
F4_EtherCAT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb2c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a4c  0800bcb4  0800bcb4  0001bcb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c700  0800c700  000205b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c700  0800c700  0001c700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c708  0800c708  000205b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c708  0800c708  0001c708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800c710  0800c710  0001c710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005b4  20000000  0800c718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000205b4  2**0
                  CONTENTS
 10 .bss          00000a28  200005b4  200005b4  000205b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000fdc  20000fdc  000205b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000205b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000369ae  00000000  00000000  000205e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000595e  00000000  00000000  00056f92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab8  00000000  00000000  0005c8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001990  00000000  00000000  0005e3a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000297ce  00000000  00000000  0005fd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026911  00000000  00000000  00089506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4e71  00000000  00000000  000afe17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00194c88  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075cc  00000000  00000000  00194cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200005b4 	.word	0x200005b4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bc9c 	.word	0x0800bc9c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200005b8 	.word	0x200005b8
 80001c4:	0800bc9c 	.word	0x0800bc9c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f001 f89a 	bl	800160c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f81c 	bl	8000514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 fb10 	bl	8000b00 <MX_GPIO_Init>
  MX_DMA_Init();
 80004e0:	f000 fac8 	bl	8000a74 <MX_DMA_Init>
  MX_I2C1_Init();
 80004e4:	f000 f98c 	bl	8000800 <MX_I2C1_Init>
  MX_SPI1_Init();
 80004e8:	f000 f9b8 	bl	800085c <MX_SPI1_Init>
  MX_SPI2_Init();
 80004ec:	f000 f9ec 	bl	80008c8 <MX_SPI2_Init>
  MX_DAC_Init();
 80004f0:	f000 f952 	bl	8000798 <MX_DAC_Init>
  MX_ADC1_Init();
 80004f4:	f000 f878 	bl	80005e8 <MX_ADC1_Init>
  MX_ADC2_Init();
 80004f8:	f000 f8c8 	bl	800068c <MX_ADC2_Init>
  MX_CAN1_Init();
 80004fc:	f000 f918 	bl	8000730 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8000500:	f000 fa64 	bl	80009cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000504:	f000 fa8c 	bl	8000a20 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000508:	f000 fa14 	bl	8000934 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  MainCpp();
 800050c:	f00a ff26 	bl	800b35c <MainCpp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000510:	e7fe      	b.n	8000510 <main+0x40>
	...

08000514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b094      	sub	sp, #80	; 0x50
 8000518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051a:	f107 0320 	add.w	r3, r7, #32
 800051e:	2230      	movs	r2, #48	; 0x30
 8000520:	2100      	movs	r1, #0
 8000522:	4618      	mov	r0, r3
 8000524:	f00b faa6 	bl	800ba74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000528:	f107 030c 	add.w	r3, r7, #12
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]
 8000530:	605a      	str	r2, [r3, #4]
 8000532:	609a      	str	r2, [r3, #8]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000538:	2300      	movs	r3, #0
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	4b28      	ldr	r3, [pc, #160]	; (80005e0 <SystemClock_Config+0xcc>)
 800053e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000540:	4a27      	ldr	r2, [pc, #156]	; (80005e0 <SystemClock_Config+0xcc>)
 8000542:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000546:	6413      	str	r3, [r2, #64]	; 0x40
 8000548:	4b25      	ldr	r3, [pc, #148]	; (80005e0 <SystemClock_Config+0xcc>)
 800054a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800054c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000550:	60bb      	str	r3, [r7, #8]
 8000552:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000554:	2300      	movs	r3, #0
 8000556:	607b      	str	r3, [r7, #4]
 8000558:	4b22      	ldr	r3, [pc, #136]	; (80005e4 <SystemClock_Config+0xd0>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a21      	ldr	r2, [pc, #132]	; (80005e4 <SystemClock_Config+0xd0>)
 800055e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000562:	6013      	str	r3, [r2, #0]
 8000564:	4b1f      	ldr	r3, [pc, #124]	; (80005e4 <SystemClock_Config+0xd0>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000570:	2302      	movs	r3, #2
 8000572:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000574:	2301      	movs	r3, #1
 8000576:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000578:	2310      	movs	r3, #16
 800057a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057c:	2302      	movs	r3, #2
 800057e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000580:	2300      	movs	r3, #0
 8000582:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000584:	2308      	movs	r3, #8
 8000586:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000588:	23a0      	movs	r3, #160	; 0xa0
 800058a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058c:	2302      	movs	r3, #2
 800058e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000590:	2304      	movs	r3, #4
 8000592:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000594:	f107 0320 	add.w	r3, r7, #32
 8000598:	4618      	mov	r0, r3
 800059a:	f002 ff3f 	bl	800341c <HAL_RCC_OscConfig>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005a4:	f000 fbc6 	bl	8000d34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a8:	230f      	movs	r3, #15
 80005aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ac:	2302      	movs	r3, #2
 80005ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2105      	movs	r1, #5
 80005c6:	4618      	mov	r0, r3
 80005c8:	f003 f9a0 	bl	800390c <HAL_RCC_ClockConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005d2:	f000 fbaf 	bl	8000d34 <Error_Handler>
  }
}
 80005d6:	bf00      	nop
 80005d8:	3750      	adds	r7, #80	; 0x50
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40023800 	.word	0x40023800
 80005e4:	40007000 	.word	0x40007000

080005e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fa:	4b22      	ldr	r3, [pc, #136]	; (8000684 <MX_ADC1_Init+0x9c>)
 80005fc:	4a22      	ldr	r2, [pc, #136]	; (8000688 <MX_ADC1_Init+0xa0>)
 80005fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000600:	4b20      	ldr	r3, [pc, #128]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000608:	4b1e      	ldr	r3, [pc, #120]	; (8000684 <MX_ADC1_Init+0x9c>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800060e:	4b1d      	ldr	r3, [pc, #116]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000614:	4b1b      	ldr	r3, [pc, #108]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000616:	2200      	movs	r2, #0
 8000618:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061a:	4b1a      	ldr	r3, [pc, #104]	; (8000684 <MX_ADC1_Init+0x9c>)
 800061c:	2200      	movs	r2, #0
 800061e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000622:	4b18      	ldr	r3, [pc, #96]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000628:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800062a:	4b16      	ldr	r3, [pc, #88]	; (8000684 <MX_ADC1_Init+0x9c>)
 800062c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_ADC1_Init+0x9c>)
 800063a:	2201      	movs	r2, #1
 800063c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000640:	2201      	movs	r2, #1
 8000642:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000646:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <MX_ADC1_Init+0x9c>)
 8000648:	2201      	movs	r2, #1
 800064a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800064c:	480d      	ldr	r0, [pc, #52]	; (8000684 <MX_ADC1_Init+0x9c>)
 800064e:	f001 f84f 	bl	80016f0 <HAL_ADC_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000658:	f000 fb6c 	bl	8000d34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800065c:	2307      	movs	r3, #7
 800065e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000660:	2301      	movs	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000664:	2301      	movs	r3, #1
 8000666:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000668:	463b      	mov	r3, r7
 800066a:	4619      	mov	r1, r3
 800066c:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_ADC1_Init+0x9c>)
 800066e:	f001 f9b1 	bl	80019d4 <HAL_ADC_ConfigChannel>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000678:	f000 fb5c 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800067c:	bf00      	nop
 800067e:	3710      	adds	r7, #16
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20000890 	.word	0x20000890
 8000688:	40012000 	.word	0x40012000

0800068c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000692:	463b      	mov	r3, r7
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800069e:	4b22      	ldr	r3, [pc, #136]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006a0:	4a22      	ldr	r2, [pc, #136]	; (800072c <MX_ADC2_Init+0xa0>)
 80006a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006a4:	4b20      	ldr	r3, [pc, #128]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006aa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006ac:	4b1e      	ldr	r3, [pc, #120]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006b8:	4b1b      	ldr	r3, [pc, #108]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006be:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80006c6:	4b18      	ldr	r3, [pc, #96]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80006ce:	4b16      	ldr	r3, [pc, #88]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006d0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006d6:	4b14      	ldr	r3, [pc, #80]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80006dc:	4b12      	ldr	r3, [pc, #72]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006de:	2201      	movs	r2, #1
 80006e0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006ea:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80006f0:	480d      	ldr	r0, [pc, #52]	; (8000728 <MX_ADC2_Init+0x9c>)
 80006f2:	f000 fffd 	bl	80016f0 <HAL_ADC_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80006fc:	f000 fb1a 	bl	8000d34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000700:	2306      	movs	r3, #6
 8000702:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000704:	2301      	movs	r3, #1
 8000706:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000708:	2301      	movs	r3, #1
 800070a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800070c:	463b      	mov	r3, r7
 800070e:	4619      	mov	r1, r3
 8000710:	4805      	ldr	r0, [pc, #20]	; (8000728 <MX_ADC2_Init+0x9c>)
 8000712:	f001 f95f 	bl	80019d4 <HAL_ADC_ConfigChannel>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800071c:	f000 fb0a 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000794 	.word	0x20000794
 800072c:	40012100 	.word	0x40012100

08000730 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000734:	4b16      	ldr	r3, [pc, #88]	; (8000790 <MX_CAN1_Init+0x60>)
 8000736:	4a17      	ldr	r2, [pc, #92]	; (8000794 <MX_CAN1_Init+0x64>)
 8000738:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <MX_CAN1_Init+0x60>)
 800073c:	2210      	movs	r2, #16
 800073e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000740:	4b13      	ldr	r3, [pc, #76]	; (8000790 <MX_CAN1_Init+0x60>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <MX_CAN1_Init+0x60>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800074c:	4b10      	ldr	r3, [pc, #64]	; (8000790 <MX_CAN1_Init+0x60>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000752:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_CAN1_Init+0x60>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000758:	4b0d      	ldr	r3, [pc, #52]	; (8000790 <MX_CAN1_Init+0x60>)
 800075a:	2200      	movs	r2, #0
 800075c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_CAN1_Init+0x60>)
 8000760:	2200      	movs	r2, #0
 8000762:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_CAN1_Init+0x60>)
 8000766:	2200      	movs	r2, #0
 8000768:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_CAN1_Init+0x60>)
 800076c:	2200      	movs	r2, #0
 800076e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <MX_CAN1_Init+0x60>)
 8000772:	2200      	movs	r2, #0
 8000774:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_CAN1_Init+0x60>)
 8000778:	2200      	movs	r2, #0
 800077a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <MX_CAN1_Init+0x60>)
 800077e:	f001 fbc9 	bl	8001f14 <HAL_CAN_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000788:	f000 fad4 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000ad4 	.word	0x20000ad4
 8000794:	40006400 	.word	0x40006400

08000798 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800079e:	463b      	mov	r3, r7
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007a6:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <MX_DAC_Init+0x60>)
 80007a8:	4a14      	ldr	r2, [pc, #80]	; (80007fc <MX_DAC_Init+0x64>)
 80007aa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007ac:	4812      	ldr	r0, [pc, #72]	; (80007f8 <MX_DAC_Init+0x60>)
 80007ae:	f001 fdbe 	bl	800232e <HAL_DAC_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007b8:	f000 fabc 	bl	8000d34 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80007bc:	2324      	movs	r3, #36	; 0x24
 80007be:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007c0:	2300      	movs	r3, #0
 80007c2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007c4:	463b      	mov	r3, r7
 80007c6:	2200      	movs	r2, #0
 80007c8:	4619      	mov	r1, r3
 80007ca:	480b      	ldr	r0, [pc, #44]	; (80007f8 <MX_DAC_Init+0x60>)
 80007cc:	f001 febe 	bl	800254c <HAL_DAC_ConfigChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007d6:	f000 faad 	bl	8000d34 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80007da:	463b      	mov	r3, r7
 80007dc:	2210      	movs	r2, #16
 80007de:	4619      	mov	r1, r3
 80007e0:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_DAC_Init+0x60>)
 80007e2:	f001 feb3 	bl	800254c <HAL_DAC_ConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80007ec:	f000 faa2 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	2000091c 	.word	0x2000091c
 80007fc:	40007400 	.word	0x40007400

08000800 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000804:	4b12      	ldr	r3, [pc, #72]	; (8000850 <MX_I2C1_Init+0x50>)
 8000806:	4a13      	ldr	r2, [pc, #76]	; (8000854 <MX_I2C1_Init+0x54>)
 8000808:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_I2C1_Init+0x50>)
 800080c:	4a12      	ldr	r2, [pc, #72]	; (8000858 <MX_I2C1_Init+0x58>)
 800080e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <MX_I2C1_Init+0x50>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_I2C1_Init+0x50>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_I2C1_Init+0x50>)
 800081e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000822:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <MX_I2C1_Init+0x50>)
 8000826:	2200      	movs	r2, #0
 8000828:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_I2C1_Init+0x50>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <MX_I2C1_Init+0x50>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_I2C1_Init+0x50>)
 8000838:	2200      	movs	r2, #0
 800083a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <MX_I2C1_Init+0x50>)
 800083e:	f002 fca9 	bl	8003194 <HAL_I2C_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000848:	f000 fa74 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200007dc 	.word	0x200007dc
 8000854:	40005400 	.word	0x40005400
 8000858:	000186a0 	.word	0x000186a0

0800085c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000860:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000862:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <MX_SPI1_Init+0x68>)
 8000864:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000868:	f44f 7282 	mov.w	r2, #260	; 0x104
 800086c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000876:	2200      	movs	r2, #0
 8000878:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_SPI1_Init+0x64>)
 800087c:	2200      	movs	r2, #0
 800087e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000882:	2200      	movs	r2, #0
 8000884:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000888:	f44f 7200 	mov.w	r2, #512	; 0x200
 800088c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800088e:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000890:	2200      	movs	r2, #0
 8000892:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <MX_SPI1_Init+0x64>)
 8000896:	2200      	movs	r2, #0
 8000898:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800089a:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <MX_SPI1_Init+0x64>)
 800089c:	2200      	movs	r2, #0
 800089e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a0:	4b07      	ldr	r3, [pc, #28]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008a8:	220a      	movs	r2, #10
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008ac:	4804      	ldr	r0, [pc, #16]	; (80008c0 <MX_SPI1_Init+0x64>)
 80008ae:	f003 fa29 	bl	8003d04 <HAL_SPI_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008b8:	f000 fa3c 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008bc:	bf00      	nop
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000990 	.word	0x20000990
 80008c4:	40013000 	.word	0x40013000

080008c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008cc:	4b17      	ldr	r3, [pc, #92]	; (800092c <MX_SPI2_Init+0x64>)
 80008ce:	4a18      	ldr	r2, [pc, #96]	; (8000930 <MX_SPI2_Init+0x68>)
 80008d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008d2:	4b16      	ldr	r3, [pc, #88]	; (800092c <MX_SPI2_Init+0x64>)
 80008d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <MX_SPI2_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e0:	4b12      	ldr	r3, [pc, #72]	; (800092c <MX_SPI2_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80008e6:	4b11      	ldr	r3, [pc, #68]	; (800092c <MX_SPI2_Init+0x64>)
 80008e8:	2202      	movs	r2, #2
 80008ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_SPI2_Init+0x64>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <MX_SPI2_Init+0x64>)
 80008f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008fa:	4b0c      	ldr	r3, [pc, #48]	; (800092c <MX_SPI2_Init+0x64>)
 80008fc:	2208      	movs	r2, #8
 80008fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000900:	4b0a      	ldr	r3, [pc, #40]	; (800092c <MX_SPI2_Init+0x64>)
 8000902:	2200      	movs	r2, #0
 8000904:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000906:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_SPI2_Init+0x64>)
 8000908:	2200      	movs	r2, #0
 800090a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <MX_SPI2_Init+0x64>)
 800090e:	2200      	movs	r2, #0
 8000910:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000912:	4b06      	ldr	r3, [pc, #24]	; (800092c <MX_SPI2_Init+0x64>)
 8000914:	220a      	movs	r2, #10
 8000916:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000918:	4804      	ldr	r0, [pc, #16]	; (800092c <MX_SPI2_Init+0x64>)
 800091a:	f003 f9f3 	bl	8003d04 <HAL_SPI_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000924:	f000 fa06 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	2000073c 	.word	0x2000073c
 8000930:	40003800 	.word	0x40003800

08000934 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093a:	f107 0308 	add.w	r3, r7, #8
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000948:	463b      	mov	r3, r7
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000950:	4b1d      	ldr	r3, [pc, #116]	; (80009c8 <MX_TIM2_Init+0x94>)
 8000952:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 40-1;
 8000958:	4b1b      	ldr	r3, [pc, #108]	; (80009c8 <MX_TIM2_Init+0x94>)
 800095a:	2227      	movs	r2, #39	; 0x27
 800095c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095e:	4b1a      	ldr	r3, [pc, #104]	; (80009c8 <MX_TIM2_Init+0x94>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8000964:	4b18      	ldr	r3, [pc, #96]	; (80009c8 <MX_TIM2_Init+0x94>)
 8000966:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800096a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800096c:	4b16      	ldr	r3, [pc, #88]	; (80009c8 <MX_TIM2_Init+0x94>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000972:	4b15      	ldr	r3, [pc, #84]	; (80009c8 <MX_TIM2_Init+0x94>)
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000978:	4813      	ldr	r0, [pc, #76]	; (80009c8 <MX_TIM2_Init+0x94>)
 800097a:	f003 fcb9 	bl	80042f0 <HAL_TIM_Base_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000984:	f000 f9d6 	bl	8000d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800098c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800098e:	f107 0308 	add.w	r3, r7, #8
 8000992:	4619      	mov	r1, r3
 8000994:	480c      	ldr	r0, [pc, #48]	; (80009c8 <MX_TIM2_Init+0x94>)
 8000996:	f003 fd6b 	bl	8004470 <HAL_TIM_ConfigClockSource>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80009a0:	f000 f9c8 	bl	8000d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80009a4:	2320      	movs	r3, #32
 80009a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009ac:	463b      	mov	r3, r7
 80009ae:	4619      	mov	r1, r3
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <MX_TIM2_Init+0x94>)
 80009b2:	f003 ff5f 	bl	8004874 <HAL_TIMEx_MasterConfigSynchronization>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009bc:	f000 f9ba 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009c0:	bf00      	nop
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	200009e8 	.word	0x200009e8

080009cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d0:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d2:	4a12      	ldr	r2, [pc, #72]	; (8000a1c <MX_USART1_UART_Init+0x50>)
 80009d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009d6:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f2:	220c      	movs	r2, #12
 80009f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <MX_USART1_UART_Init+0x4c>)
 8000a04:	f003 ffb2 	bl	800496c <HAL_UART_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a0e:	f000 f991 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	200008d8 	.word	0x200008d8
 8000a1c:	40011000 	.word	0x40011000

08000a20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a26:	4a12      	ldr	r2, [pc, #72]	; (8000a70 <MX_USART2_UART_Init+0x50>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a2a:	4b10      	ldr	r3, [pc, #64]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_USART2_UART_Init+0x4c>)
 8000a58:	f003 ff88 	bl	800496c <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a62:	f000 f967 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000a30 	.word	0x20000a30
 8000a70:	40004400 	.word	0x40004400

08000a74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <MX_DMA_Init+0x88>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a1e      	ldr	r2, [pc, #120]	; (8000afc <MX_DMA_Init+0x88>)
 8000a84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <MX_DMA_Init+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <MX_DMA_Init+0x88>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	4a17      	ldr	r2, [pc, #92]	; (8000afc <MX_DMA_Init+0x88>)
 8000aa0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa6:	4b15      	ldr	r3, [pc, #84]	; (8000afc <MX_DMA_Init+0x88>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	2010      	movs	r0, #16
 8000ab8:	f001 fc03 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000abc:	2010      	movs	r0, #16
 8000abe:	f001 fc1c 	bl	80022fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2011      	movs	r0, #17
 8000ac8:	f001 fbfb 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000acc:	2011      	movs	r0, #17
 8000ace:	f001 fc14 	bl	80022fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2038      	movs	r0, #56	; 0x38
 8000ad8:	f001 fbf3 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000adc:	2038      	movs	r0, #56	; 0x38
 8000ade:	f001 fc0c 	bl	80022fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	203a      	movs	r0, #58	; 0x3a
 8000ae8:	f001 fbeb 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000aec:	203a      	movs	r0, #58	; 0x3a
 8000aee:	f001 fc04 	bl	80022fa <HAL_NVIC_EnableIRQ>

}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	; 0x28
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	4b81      	ldr	r3, [pc, #516]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a80      	ldr	r2, [pc, #512]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b20:	f043 0304 	orr.w	r3, r3, #4
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b7e      	ldr	r3, [pc, #504]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0304 	and.w	r3, r3, #4
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b7a      	ldr	r3, [pc, #488]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3a:	4a79      	ldr	r2, [pc, #484]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b40:	6313      	str	r3, [r2, #48]	; 0x30
 8000b42:	4b77      	ldr	r3, [pc, #476]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	4b73      	ldr	r3, [pc, #460]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a72      	ldr	r2, [pc, #456]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b70      	ldr	r3, [pc, #448]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b6c      	ldr	r3, [pc, #432]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a6b      	ldr	r2, [pc, #428]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b69      	ldr	r3, [pc, #420]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b65      	ldr	r3, [pc, #404]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a64      	ldr	r2, [pc, #400]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b62      	ldr	r3, [pc, #392]	; (8000d20 <MX_GPIO_Init+0x220>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RS485_CTRL_Pin|LED7_Pin|LED6_Pin, GPIO_PIN_RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f242 0130 	movw	r1, #8240	; 0x2030
 8000ba8:	485e      	ldr	r0, [pc, #376]	; (8000d24 <MX_GPIO_Init+0x224>)
 8000baa:	f002 fab5 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f647 1103 	movw	r1, #30979	; 0x7903
 8000bb4:	485c      	ldr	r0, [pc, #368]	; (8000d28 <MX_GPIO_Init+0x228>)
 8000bb6:	f002 faaf 	bl	8003118 <HAL_GPIO_WritePin>
                          |LED1_Pin|LED0_Pin|SPI2_NSS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bc0:	485a      	ldr	r0, [pc, #360]	; (8000d2c <MX_GPIO_Init+0x22c>)
 8000bc2:	f002 faa9 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_LOADED_GPIO_Port, EEPROM_LOADED_Pin, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2104      	movs	r1, #4
 8000bca:	4859      	ldr	r0, [pc, #356]	; (8000d30 <MX_GPIO_Init+0x230>)
 8000bcc:	f002 faa4 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS485_CTRL_Pin */
  GPIO_InitStruct.Pin = RS485_CTRL_Pin;
 8000bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RS485_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	4619      	mov	r1, r3
 8000be8:	484e      	ldr	r0, [pc, #312]	; (8000d24 <MX_GPIO_Init+0x224>)
 8000bea:	f002 f8f9 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 8000bee:	f24c 0303 	movw	r3, #49155	; 0xc003
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	4848      	ldr	r0, [pc, #288]	; (8000d24 <MX_GPIO_Init+0x224>)
 8000c04:	f002 f8ec 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SYNC0_Pin SYNC1_Pin SPI2_IRQ_Pin */
  GPIO_InitStruct.Pin = SYNC0_Pin|SYNC1_Pin|SPI2_IRQ_Pin;
 8000c08:	f240 1303 	movw	r3, #259	; 0x103
 8000c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c0e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4843      	ldr	r0, [pc, #268]	; (8000d2c <MX_GPIO_Init+0x22c>)
 8000c20:	f002 f8de 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_Pin LED6_Pin */
  GPIO_InitStruct.Pin = LED7_Pin|LED6_Pin;
 8000c24:	2330      	movs	r3, #48	; 0x30
 8000c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c30:	2303      	movs	r3, #3
 8000c32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c34:	f107 0314 	add.w	r3, r7, #20
 8000c38:	4619      	mov	r1, r3
 8000c3a:	483a      	ldr	r0, [pc, #232]	; (8000d24 <MX_GPIO_Init+0x224>)
 8000c3c:	f002 f8d0 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED5_Pin LED4_Pin LED3_Pin LED2_Pin
                           LED1_Pin LED0_Pin SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin
 8000c40:	f647 1303 	movw	r3, #30979	; 0x7903
 8000c44:	617b      	str	r3, [r7, #20]
                          |LED1_Pin|LED0_Pin|SPI2_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	4619      	mov	r1, r3
 8000c58:	4833      	ldr	r0, [pc, #204]	; (8000d28 <MX_GPIO_Init+0x228>)
 8000c5a:	f002 f8c1 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9;
 8000c5e:	f44f 7301 	mov.w	r3, #516	; 0x204
 8000c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c64:	2303      	movs	r3, #3
 8000c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4619      	mov	r1, r3
 8000c72:	482d      	ldr	r0, [pc, #180]	; (8000d28 <MX_GPIO_Init+0x228>)
 8000c74:	f002 f8b4 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN7_Pin */
  GPIO_InitStruct.Pin = IN7_Pin;
 8000c78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN7_GPIO_Port, &GPIO_InitStruct);
 8000c86:	f107 0314 	add.w	r3, r7, #20
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4826      	ldr	r0, [pc, #152]	; (8000d28 <MX_GPIO_Init+0x228>)
 8000c8e:	f002 f8a7 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN6_Pin IN7C7_Pin IN4_Pin IN3_Pin
                           IN2_Pin IN1_Pin IN0_Pin */
  GPIO_InitStruct.Pin = IN6_Pin|IN7C7_Pin|IN4_Pin|IN3_Pin
 8000c92:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 8000c96:	617b      	str	r3, [r7, #20]
                          |IN2_Pin|IN1_Pin|IN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	481f      	ldr	r0, [pc, #124]	; (8000d24 <MX_GPIO_Init+0x224>)
 8000ca8:	f002 f89a 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8000cac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4819      	ldr	r0, [pc, #100]	; (8000d2c <MX_GPIO_Init+0x22c>)
 8000cc6:	f002 f88b 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : EEPROM_LOADED_Pin */
  GPIO_InitStruct.Pin = EEPROM_LOADED_Pin;
 8000cca:	2304      	movs	r3, #4
 8000ccc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EEPROM_LOADED_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4813      	ldr	r0, [pc, #76]	; (8000d30 <MX_GPIO_Init+0x230>)
 8000ce2:	f002 f87d 	bl	8002de0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2100      	movs	r1, #0
 8000cea:	2006      	movs	r0, #6
 8000cec:	f001 fae9 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000cf0:	2006      	movs	r0, #6
 8000cf2:	f001 fb02 	bl	80022fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2007      	movs	r0, #7
 8000cfc:	f001 fae1 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d00:	2007      	movs	r0, #7
 8000d02:	f001 fafa 	bl	80022fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2017      	movs	r0, #23
 8000d0c:	f001 fad9 	bl	80022c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d10:	2017      	movs	r0, #23
 8000d12:	f001 faf2 	bl	80022fa <HAL_NVIC_EnableIRQ>

}
 8000d16:	bf00      	nop
 8000d18:	3728      	adds	r7, #40	; 0x28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40020800 	.word	0x40020800
 8000d28:	40020400 	.word	0x40020400
 8000d2c:	40020000 	.word	0x40020000
 8000d30:	40020c00 	.word	0x40020c00

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <Error_Handler+0x8>
	...

08000d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4e:	4a0f      	ldr	r2, [pc, #60]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d54:	6453      	str	r3, [r2, #68]	; 0x44
 8000d56:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	603b      	str	r3, [r7, #0]
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	6413      	str	r3, [r2, #64]	; 0x40
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_MspInit+0x4c>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800

08000d90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08c      	sub	sp, #48	; 0x30
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a5e      	ldr	r2, [pc, #376]	; (8000f28 <HAL_ADC_MspInit+0x198>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d158      	bne.n	8000e64 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
 8000db6:	4b5d      	ldr	r3, [pc, #372]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dba:	4a5c      	ldr	r2, [pc, #368]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8000dc2:	4b5a      	ldr	r3, [pc, #360]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dca:	61bb      	str	r3, [r7, #24]
 8000dcc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	4b56      	ldr	r3, [pc, #344]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	4a55      	ldr	r2, [pc, #340]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dde:	4b53      	ldr	r3, [pc, #332]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dea:	2380      	movs	r3, #128	; 0x80
 8000dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dee:	2303      	movs	r3, #3
 8000df0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	484c      	ldr	r0, [pc, #304]	; (8000f30 <HAL_ADC_MspInit+0x1a0>)
 8000dfe:	f001 ffef 	bl	8002de0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000e02:	4b4c      	ldr	r3, [pc, #304]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e04:	4a4c      	ldr	r2, [pc, #304]	; (8000f38 <HAL_ADC_MspInit+0x1a8>)
 8000e06:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000e08:	4b4a      	ldr	r3, [pc, #296]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e0e:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e14:	4b47      	ldr	r3, [pc, #284]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e1a:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e22:	4b44      	ldr	r3, [pc, #272]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e2a:	4b42      	ldr	r3, [pc, #264]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e32:	4b40      	ldr	r3, [pc, #256]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e38:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e3a:	4b3e      	ldr	r3, [pc, #248]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e40:	4b3c      	ldr	r3, [pc, #240]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e46:	483b      	ldr	r0, [pc, #236]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e48:	f001 fc5a 	bl	8002700 <HAL_DMA_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000e52:	f7ff ff6f 	bl	8000d34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a36      	ldr	r2, [pc, #216]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e5a:	639a      	str	r2, [r3, #56]	; 0x38
 8000e5c:	4a35      	ldr	r2, [pc, #212]	; (8000f34 <HAL_ADC_MspInit+0x1a4>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000e62:	e05d      	b.n	8000f20 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a34      	ldr	r2, [pc, #208]	; (8000f3c <HAL_ADC_MspInit+0x1ac>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d158      	bne.n	8000f20 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
 8000e72:	4b2e      	ldr	r3, [pc, #184]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e76:	4a2d      	ldr	r2, [pc, #180]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000e7e:	4b2b      	ldr	r3, [pc, #172]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	4b27      	ldr	r3, [pc, #156]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	4a26      	ldr	r2, [pc, #152]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9a:	4b24      	ldr	r3, [pc, #144]	; (8000f2c <HAL_ADC_MspInit+0x19c>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ea6:	2340      	movs	r3, #64	; 0x40
 8000ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	481d      	ldr	r0, [pc, #116]	; (8000f30 <HAL_ADC_MspInit+0x1a0>)
 8000eba:	f001 ff91 	bl	8002de0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8000ebe:	4b20      	ldr	r3, [pc, #128]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ec0:	4a20      	ldr	r2, [pc, #128]	; (8000f44 <HAL_ADC_MspInit+0x1b4>)
 8000ec2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ec6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000eca:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ecc:	4b1c      	ldr	r3, [pc, #112]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ed2:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000ed8:	4b19      	ldr	r3, [pc, #100]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000eda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ede:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ee0:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ee6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ee8:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000eea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000eee:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000ef0:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000ef2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ef6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000efe:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000f06:	f001 fbfb 	bl	8002700 <HAL_DMA_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8000f10:	f7ff ff10 	bl	8000d34 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000f18:	639a      	str	r2, [r3, #56]	; 0x38
 8000f1a:	4a09      	ldr	r2, [pc, #36]	; (8000f40 <HAL_ADC_MspInit+0x1b0>)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000f20:	bf00      	nop
 8000f22:	3730      	adds	r7, #48	; 0x30
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40012000 	.word	0x40012000
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40020000 	.word	0x40020000
 8000f34:	20000930 	.word	0x20000930
 8000f38:	40026410 	.word	0x40026410
 8000f3c:	40012100 	.word	0x40012100
 8000f40:	20000a74 	.word	0x20000a74
 8000f44:	40026440 	.word	0x40026440

08000f48 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08a      	sub	sp, #40	; 0x28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f50:	f107 0314 	add.w	r3, r7, #20
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a19      	ldr	r2, [pc, #100]	; (8000fcc <HAL_CAN_MspInit+0x84>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d12c      	bne.n	8000fc4 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	4a17      	ldr	r2, [pc, #92]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f78:	6413      	str	r3, [r2, #64]	; 0x40
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a10      	ldr	r2, [pc, #64]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <HAL_CAN_MspInit+0x88>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fa2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000fb4:	2309      	movs	r3, #9
 8000fb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <HAL_CAN_MspInit+0x8c>)
 8000fc0:	f001 ff0e 	bl	8002de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000fc4:	bf00      	nop
 8000fc6:	3728      	adds	r7, #40	; 0x28
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40006400 	.word	0x40006400
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020000 	.word	0x40020000

08000fd8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	; 0x28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a48      	ldr	r2, [pc, #288]	; (8001118 <HAL_DAC_MspInit+0x140>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	f040 808a 	bne.w	8001110 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	4b46      	ldr	r3, [pc, #280]	; (800111c <HAL_DAC_MspInit+0x144>)
 8001002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001004:	4a45      	ldr	r2, [pc, #276]	; (800111c <HAL_DAC_MspInit+0x144>)
 8001006:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800100a:	6413      	str	r3, [r2, #64]	; 0x40
 800100c:	4b43      	ldr	r3, [pc, #268]	; (800111c <HAL_DAC_MspInit+0x144>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001014:	613b      	str	r3, [r7, #16]
 8001016:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	4b3f      	ldr	r3, [pc, #252]	; (800111c <HAL_DAC_MspInit+0x144>)
 800101e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001020:	4a3e      	ldr	r2, [pc, #248]	; (800111c <HAL_DAC_MspInit+0x144>)
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	6313      	str	r3, [r2, #48]	; 0x30
 8001028:	4b3c      	ldr	r3, [pc, #240]	; (800111c <HAL_DAC_MspInit+0x144>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001034:	2330      	movs	r3, #48	; 0x30
 8001036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001038:	2303      	movs	r3, #3
 800103a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4619      	mov	r1, r3
 8001046:	4836      	ldr	r0, [pc, #216]	; (8001120 <HAL_DAC_MspInit+0x148>)
 8001048:	f001 feca 	bl	8002de0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 800104c:	4b35      	ldr	r3, [pc, #212]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 800104e:	4a36      	ldr	r2, [pc, #216]	; (8001128 <HAL_DAC_MspInit+0x150>)
 8001050:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001052:	4b34      	ldr	r3, [pc, #208]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001054:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001058:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 800105c:	2240      	movs	r2, #64	; 0x40
 800105e:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001060:	4b30      	ldr	r3, [pc, #192]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001066:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800106c:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800106e:	4b2d      	ldr	r3, [pc, #180]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001070:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001074:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001078:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800107c:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 800107e:	4b29      	ldr	r3, [pc, #164]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001080:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001084:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001086:	4b27      	ldr	r3, [pc, #156]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800108c:	4b25      	ldr	r3, [pc, #148]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001092:	4824      	ldr	r0, [pc, #144]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 8001094:	f001 fb34 	bl	8002700 <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800109e:	f7ff fe49 	bl	8000d34 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a1f      	ldr	r2, [pc, #124]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	4a1e      	ldr	r2, [pc, #120]	; (8001124 <HAL_DAC_MspInit+0x14c>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80010ae:	4b1f      	ldr	r3, [pc, #124]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010b0:	4a1f      	ldr	r2, [pc, #124]	; (8001130 <HAL_DAC_MspInit+0x158>)
 80010b2:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80010b4:	4b1d      	ldr	r3, [pc, #116]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010b6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80010ba:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010bc:	4b1b      	ldr	r3, [pc, #108]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010be:	2240      	movs	r2, #64	; 0x40
 80010c0:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c2:	4b1a      	ldr	r3, [pc, #104]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 80010c8:	4b18      	ldr	r3, [pc, #96]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ce:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010d0:	4b16      	ldr	r3, [pc, #88]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010d6:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010de:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e6:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 80010e8:	4b10      	ldr	r3, [pc, #64]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010ee:	4b0f      	ldr	r3, [pc, #60]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80010f4:	480d      	ldr	r0, [pc, #52]	; (800112c <HAL_DAC_MspInit+0x154>)
 80010f6:	f001 fb03 	bl	8002700 <HAL_DMA_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8001100:	f7ff fe18 	bl	8000d34 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a09      	ldr	r2, [pc, #36]	; (800112c <HAL_DAC_MspInit+0x154>)
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <HAL_DAC_MspInit+0x154>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001110:	bf00      	nop
 8001112:	3728      	adds	r7, #40	; 0x28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40007400 	.word	0x40007400
 800111c:	40023800 	.word	0x40023800
 8001120:	40020000 	.word	0x40020000
 8001124:	20000830 	.word	0x20000830
 8001128:	40026088 	.word	0x40026088
 800112c:	20000afc 	.word	0x20000afc
 8001130:	400260a0 	.word	0x400260a0

08001134 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a19      	ldr	r2, [pc, #100]	; (80011b8 <HAL_I2C_MspInit+0x84>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d12b      	bne.n	80011ae <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b18      	ldr	r3, [pc, #96]	; (80011bc <HAL_I2C_MspInit+0x88>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a17      	ldr	r2, [pc, #92]	; (80011bc <HAL_I2C_MspInit+0x88>)
 8001160:	f043 0302 	orr.w	r3, r3, #2
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b15      	ldr	r3, [pc, #84]	; (80011bc <HAL_I2C_MspInit+0x88>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0302 	and.w	r3, r3, #2
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001172:	23c0      	movs	r3, #192	; 0xc0
 8001174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001176:	2312      	movs	r3, #18
 8001178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001182:	2304      	movs	r3, #4
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	480c      	ldr	r0, [pc, #48]	; (80011c0 <HAL_I2C_MspInit+0x8c>)
 800118e:	f001 fe27 	bl	8002de0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <HAL_I2C_MspInit+0x88>)
 8001198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119a:	4a08      	ldr	r2, [pc, #32]	; (80011bc <HAL_I2C_MspInit+0x88>)
 800119c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011a0:	6413      	str	r3, [r2, #64]	; 0x40
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <HAL_I2C_MspInit+0x88>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011ae:	bf00      	nop
 80011b0:	3728      	adds	r7, #40	; 0x28
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40005400 	.word	0x40005400
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020400 	.word	0x40020400

080011c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	; 0x30
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a41      	ldr	r2, [pc, #260]	; (80012e8 <HAL_SPI_MspInit+0x124>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d12c      	bne.n	8001240 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
 80011ea:	4b40      	ldr	r3, [pc, #256]	; (80012ec <HAL_SPI_MspInit+0x128>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ee:	4a3f      	ldr	r2, [pc, #252]	; (80012ec <HAL_SPI_MspInit+0x128>)
 80011f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011f4:	6453      	str	r3, [r2, #68]	; 0x44
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <HAL_SPI_MspInit+0x128>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	4b39      	ldr	r3, [pc, #228]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a38      	ldr	r2, [pc, #224]	; (80012ec <HAL_SPI_MspInit+0x128>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b36      	ldr	r3, [pc, #216]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800121e:	2338      	movs	r3, #56	; 0x38
 8001220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001222:	2302      	movs	r3, #2
 8001224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122a:	2303      	movs	r3, #3
 800122c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800122e:	2305      	movs	r3, #5
 8001230:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	4619      	mov	r1, r3
 8001238:	482d      	ldr	r0, [pc, #180]	; (80012f0 <HAL_SPI_MspInit+0x12c>)
 800123a:	f001 fdd1 	bl	8002de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800123e:	e04f      	b.n	80012e0 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a2b      	ldr	r2, [pc, #172]	; (80012f4 <HAL_SPI_MspInit+0x130>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d14a      	bne.n	80012e0 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	4a26      	ldr	r2, [pc, #152]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001258:	6413      	str	r3, [r2, #64]	; 0x40
 800125a:	4b24      	ldr	r3, [pc, #144]	; (80012ec <HAL_SPI_MspInit+0x128>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b20      	ldr	r3, [pc, #128]	; (80012ec <HAL_SPI_MspInit+0x128>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a1f      	ldr	r2, [pc, #124]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001270:	f043 0304 	orr.w	r3, r3, #4
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a18      	ldr	r2, [pc, #96]	; (80012ec <HAL_SPI_MspInit+0x128>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <HAL_SPI_MspInit+0x128>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800129e:	230c      	movs	r3, #12
 80012a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a2:	2302      	movs	r3, #2
 80012a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012aa:	2303      	movs	r3, #3
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012ae:	2305      	movs	r3, #5
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	480f      	ldr	r0, [pc, #60]	; (80012f8 <HAL_SPI_MspInit+0x134>)
 80012ba:	f001 fd91 	bl	8002de0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012d0:	2305      	movs	r3, #5
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d4:	f107 031c 	add.w	r3, r7, #28
 80012d8:	4619      	mov	r1, r3
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <HAL_SPI_MspInit+0x12c>)
 80012dc:	f001 fd80 	bl	8002de0 <HAL_GPIO_Init>
}
 80012e0:	bf00      	nop
 80012e2:	3730      	adds	r7, #48	; 0x30
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40013000 	.word	0x40013000
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40020400 	.word	0x40020400
 80012f4:	40003800 	.word	0x40003800
 80012f8:	40020800 	.word	0x40020800

080012fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800130c:	d115      	bne.n	800133a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001316:	4a0b      	ldr	r2, [pc, #44]	; (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6413      	str	r3, [r2, #64]	; 0x40
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	201c      	movs	r0, #28
 8001330:	f000 ffc7 	bl	80022c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001334:	201c      	movs	r0, #28
 8001336:	f000 ffe0 	bl	80022fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800

08001348 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08c      	sub	sp, #48	; 0x30
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 031c 	add.w	r3, r7, #28
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a32      	ldr	r2, [pc, #200]	; (8001430 <HAL_UART_MspInit+0xe8>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d12d      	bne.n	80013c6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	61bb      	str	r3, [r7, #24]
 800136e:	4b31      	ldr	r3, [pc, #196]	; (8001434 <HAL_UART_MspInit+0xec>)
 8001370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001372:	4a30      	ldr	r2, [pc, #192]	; (8001434 <HAL_UART_MspInit+0xec>)
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6453      	str	r3, [r2, #68]	; 0x44
 800137a:	4b2e      	ldr	r3, [pc, #184]	; (8001434 <HAL_UART_MspInit+0xec>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f003 0310 	and.w	r3, r3, #16
 8001382:	61bb      	str	r3, [r7, #24]
 8001384:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	4b2a      	ldr	r3, [pc, #168]	; (8001434 <HAL_UART_MspInit+0xec>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a29      	ldr	r2, [pc, #164]	; (8001434 <HAL_UART_MspInit+0xec>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b27      	ldr	r3, [pc, #156]	; (8001434 <HAL_UART_MspInit+0xec>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013a2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b0:	2303      	movs	r3, #3
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013b4:	2307      	movs	r3, #7
 80013b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b8:	f107 031c 	add.w	r3, r7, #28
 80013bc:	4619      	mov	r1, r3
 80013be:	481e      	ldr	r0, [pc, #120]	; (8001438 <HAL_UART_MspInit+0xf0>)
 80013c0:	f001 fd0e 	bl	8002de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013c4:	e030      	b.n	8001428 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a1c      	ldr	r2, [pc, #112]	; (800143c <HAL_UART_MspInit+0xf4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d12b      	bne.n	8001428 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	4a16      	ldr	r2, [pc, #88]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013de:	6413      	str	r3, [r2, #64]	; 0x40
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e8:	613b      	str	r3, [r7, #16]
 80013ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	4b10      	ldr	r3, [pc, #64]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f4:	4a0f      	ldr	r2, [pc, #60]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	6313      	str	r3, [r2, #48]	; 0x30
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <HAL_UART_MspInit+0xec>)
 80013fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001408:	230c      	movs	r3, #12
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2302      	movs	r3, #2
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001414:	2303      	movs	r3, #3
 8001416:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001418:	2307      	movs	r3, #7
 800141a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141c:	f107 031c 	add.w	r3, r7, #28
 8001420:	4619      	mov	r1, r3
 8001422:	4805      	ldr	r0, [pc, #20]	; (8001438 <HAL_UART_MspInit+0xf0>)
 8001424:	f001 fcdc 	bl	8002de0 <HAL_GPIO_Init>
}
 8001428:	bf00      	nop
 800142a:	3730      	adds	r7, #48	; 0x30
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40011000 	.word	0x40011000
 8001434:	40023800 	.word	0x40023800
 8001438:	40020000 	.word	0x40020000
 800143c:	40004400 	.word	0x40004400

08001440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <NMI_Handler+0x4>

08001446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <HardFault_Handler+0x4>

0800144c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <MemManage_Handler+0x4>

08001452 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001456:	e7fe      	b.n	8001456 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	e7fe      	b.n	800145c <UsageFault_Handler+0x4>

0800145e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800148c:	f000 f910 	bl	80016b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}

08001494 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <DMA1_Stream5_IRQHandler+0x10>)
 800149a:	f001 fa37 	bl	800290c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000830 	.word	0x20000830

080014a8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <DMA1_Stream6_IRQHandler+0x10>)
 80014ae:	f001 fa2d 	bl	800290c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000afc 	.word	0x20000afc

080014bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014c0:	4802      	ldr	r0, [pc, #8]	; (80014cc <DMA2_Stream0_IRQHandler+0x10>)
 80014c2:	f001 fa23 	bl	800290c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000930 	.word	0x20000930

080014d0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80014d4:	4802      	ldr	r0, [pc, #8]	; (80014e0 <DMA2_Stream2_IRQHandler+0x10>)
 80014d6:	f001 fa19 	bl	800290c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000a74 	.word	0x20000a74

080014e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
	return 1;
 80014e8:	2301      	movs	r3, #1
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <_kill>:

int _kill(int pid, int sig)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80014fe:	f00a fa71 	bl	800b9e4 <__errno>
 8001502:	4603      	mov	r3, r0
 8001504:	2216      	movs	r2, #22
 8001506:	601a      	str	r2, [r3, #0]
	return -1;
 8001508:	f04f 33ff 	mov.w	r3, #4294967295
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <_exit>:

void _exit (int status)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800151c:	f04f 31ff 	mov.w	r1, #4294967295
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff ffe7 	bl	80014f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001526:	e7fe      	b.n	8001526 <_exit+0x12>

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	; (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	; (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	; (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	; (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	; (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d207      	bcs.n	8001568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001558:	f00a fa44 	bl	800b9e4 <__errno>
 800155c:	4603      	mov	r3, r0
 800155e:	220c      	movs	r2, #12
 8001560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	e009      	b.n	800157c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a05      	ldr	r2, [pc, #20]	; (800158c <_sbrk+0x64>)
 8001578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20020000 	.word	0x20020000
 8001588:	00000400 	.word	0x00000400
 800158c:	200005d0 	.word	0x200005d0
 8001590:	20000fe0 	.word	0x20000fe0

08001594 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <SystemInit+0x20>)
 800159a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159e:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <SystemInit+0x20>)
 80015a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015bc:	480d      	ldr	r0, [pc, #52]	; (80015f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015be:	490e      	ldr	r1, [pc, #56]	; (80015f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015c0:	4a0e      	ldr	r2, [pc, #56]	; (80015fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c4:	e002      	b.n	80015cc <LoopCopyDataInit>

080015c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ca:	3304      	adds	r3, #4

080015cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d0:	d3f9      	bcc.n	80015c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d2:	4a0b      	ldr	r2, [pc, #44]	; (8001600 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80015d4:	4c0b      	ldr	r4, [pc, #44]	; (8001604 <LoopFillZerobss+0x26>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d8:	e001      	b.n	80015de <LoopFillZerobss>

080015da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015dc:	3204      	adds	r2, #4

080015de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e0:	d3fb      	bcc.n	80015da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015e2:	f7ff ffd7 	bl	8001594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015e6:	f00a fa03 	bl	800b9f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ea:	f7fe ff71 	bl	80004d0 <main>
  bx  lr    
 80015ee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f8:	200005b4 	.word	0x200005b4
  ldr r2, =_sidata
 80015fc:	0800c718 	.word	0x0800c718
  ldr r2, =_sbss
 8001600:	200005b4 	.word	0x200005b4
  ldr r4, =_ebss
 8001604:	20000fdc 	.word	0x20000fdc

08001608 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001608:	e7fe      	b.n	8001608 <ADC_IRQHandler>
	...

0800160c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001610:	4b0e      	ldr	r3, [pc, #56]	; (800164c <HAL_Init+0x40>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0d      	ldr	r2, [pc, #52]	; (800164c <HAL_Init+0x40>)
 8001616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800161a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <HAL_Init+0x40>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a0a      	ldr	r2, [pc, #40]	; (800164c <HAL_Init+0x40>)
 8001622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001626:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <HAL_Init+0x40>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a07      	ldr	r2, [pc, #28]	; (800164c <HAL_Init+0x40>)
 800162e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001634:	2003      	movs	r0, #3
 8001636:	f000 fe39 	bl	80022ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163a:	200f      	movs	r0, #15
 800163c:	f000 f808 	bl	8001650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001640:	f7ff fb7e 	bl	8000d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023c00 	.word	0x40023c00

08001650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <HAL_InitTick+0x54>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <HAL_InitTick+0x58>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4619      	mov	r1, r3
 8001662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001666:	fbb3 f3f1 	udiv	r3, r3, r1
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	4618      	mov	r0, r3
 8001670:	f000 fe51 	bl	8002316 <HAL_SYSTICK_Config>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e00e      	b.n	800169c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b0f      	cmp	r3, #15
 8001682:	d80a      	bhi.n	800169a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001684:	2200      	movs	r2, #0
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	f04f 30ff 	mov.w	r0, #4294967295
 800168c:	f000 fe19 	bl	80022c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001690:	4a06      	ldr	r2, [pc, #24]	; (80016ac <HAL_InitTick+0x5c>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001696:	2300      	movs	r3, #0
 8001698:	e000      	b.n	800169c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
}
 800169c:	4618      	mov	r0, r3
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000000 	.word	0x20000000
 80016a8:	20000008 	.word	0x20000008
 80016ac:	20000004 	.word	0x20000004

080016b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_IncTick+0x20>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	461a      	mov	r2, r3
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_IncTick+0x24>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4413      	add	r3, r2
 80016c0:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <HAL_IncTick+0x24>)
 80016c2:	6013      	str	r3, [r2, #0]
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000008 	.word	0x20000008
 80016d4:	20000b5c 	.word	0x20000b5c

080016d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b03      	ldr	r3, [pc, #12]	; (80016ec <HAL_GetTick+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000b5c 	.word	0x20000b5c

080016f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016f8:	2300      	movs	r3, #0
 80016fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e033      	b.n	800176e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	2b00      	cmp	r3, #0
 800170c:	d109      	bne.n	8001722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff fb3e 	bl	8000d90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001726:	f003 0310 	and.w	r3, r3, #16
 800172a:	2b00      	cmp	r3, #0
 800172c:	d118      	bne.n	8001760 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001736:	f023 0302 	bic.w	r3, r3, #2
 800173a:	f043 0202 	orr.w	r2, r3, #2
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fa68 	bl	8001c18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f023 0303 	bic.w	r3, r3, #3
 8001756:	f043 0201 	orr.w	r2, r3, #1
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	641a      	str	r2, [r3, #64]	; 0x40
 800175e:	e001      	b.n	8001764 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800176c:	7bfb      	ldrb	r3, [r7, #15]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800178e:	2b01      	cmp	r3, #1
 8001790:	d101      	bne.n	8001796 <HAL_ADC_Start_DMA+0x1e>
 8001792:	2302      	movs	r3, #2
 8001794:	e0e9      	b.n	800196a <HAL_ADC_Start_DMA+0x1f2>
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d018      	beq.n	80017de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 0201 	orr.w	r2, r2, #1
 80017ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017bc:	4b6d      	ldr	r3, [pc, #436]	; (8001974 <HAL_ADC_Start_DMA+0x1fc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a6d      	ldr	r2, [pc, #436]	; (8001978 <HAL_ADC_Start_DMA+0x200>)
 80017c2:	fba2 2303 	umull	r2, r3, r2, r3
 80017c6:	0c9a      	lsrs	r2, r3, #18
 80017c8:	4613      	mov	r3, r2
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80017d0:	e002      	b.n	80017d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f9      	bne.n	80017d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017ec:	d107      	bne.n	80017fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b01      	cmp	r3, #1
 800180a:	f040 80a1 	bne.w	8001950 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001816:	f023 0301 	bic.w	r3, r3, #1
 800181a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800182c:	2b00      	cmp	r3, #0
 800182e:	d007      	beq.n	8001840 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001834:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001838:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001844:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800184c:	d106      	bne.n	800185c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	f023 0206 	bic.w	r2, r3, #6
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	645a      	str	r2, [r3, #68]	; 0x44
 800185a:	e002      	b.n	8001862 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2200      	movs	r2, #0
 8001860:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800186a:	4b44      	ldr	r3, [pc, #272]	; (800197c <HAL_ADC_Start_DMA+0x204>)
 800186c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001872:	4a43      	ldr	r2, [pc, #268]	; (8001980 <HAL_ADC_Start_DMA+0x208>)
 8001874:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187a:	4a42      	ldr	r2, [pc, #264]	; (8001984 <HAL_ADC_Start_DMA+0x20c>)
 800187c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001882:	4a41      	ldr	r2, [pc, #260]	; (8001988 <HAL_ADC_Start_DMA+0x210>)
 8001884:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800188e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800189e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	334c      	adds	r3, #76	; 0x4c
 80018ba:	4619      	mov	r1, r3
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f000 ffcc 	bl	800285c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 031f 	and.w	r3, r3, #31
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d12a      	bne.n	8001926 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a2d      	ldr	r2, [pc, #180]	; (800198c <HAL_ADC_Start_DMA+0x214>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d015      	beq.n	8001906 <HAL_ADC_Start_DMA+0x18e>
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2c      	ldr	r2, [pc, #176]	; (8001990 <HAL_ADC_Start_DMA+0x218>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d105      	bne.n	80018f0 <HAL_ADC_Start_DMA+0x178>
 80018e4:	4b25      	ldr	r3, [pc, #148]	; (800197c <HAL_ADC_Start_DMA+0x204>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 031f 	and.w	r3, r3, #31
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d00a      	beq.n	8001906 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a27      	ldr	r2, [pc, #156]	; (8001994 <HAL_ADC_Start_DMA+0x21c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d136      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
 80018fa:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_ADC_Start_DMA+0x204>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 0310 	and.w	r3, r3, #16
 8001902:	2b00      	cmp	r3, #0
 8001904:	d130      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d129      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	e020      	b.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a18      	ldr	r2, [pc, #96]	; (800198c <HAL_ADC_Start_DMA+0x214>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d11b      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d114      	bne.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	e00b      	b.n	8001968 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001954:	f043 0210 	orr.w	r2, r3, #16
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001960:	f043 0201 	orr.w	r2, r3, #1
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000000 	.word	0x20000000
 8001978:	431bde83 	.word	0x431bde83
 800197c:	40012300 	.word	0x40012300
 8001980:	08001e11 	.word	0x08001e11
 8001984:	08001ecb 	.word	0x08001ecb
 8001988:	08001ee7 	.word	0x08001ee7
 800198c:	40012000 	.word	0x40012000
 8001990:	40012100 	.word	0x40012100
 8001994:	40012200 	.word	0x40012200

08001998 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_ADC_ConfigChannel+0x1c>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e105      	b.n	8001bfc <HAL_ADC_ConfigChannel+0x228>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b09      	cmp	r3, #9
 80019fe:	d925      	bls.n	8001a4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68d9      	ldr	r1, [r3, #12]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4613      	mov	r3, r2
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	4413      	add	r3, r2
 8001a14:	3b1e      	subs	r3, #30
 8001a16:	2207      	movs	r2, #7
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43da      	mvns	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	400a      	ands	r2, r1
 8001a24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68d9      	ldr	r1, [r3, #12]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	689a      	ldr	r2, [r3, #8]
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	4603      	mov	r3, r0
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	4403      	add	r3, r0
 8001a3e:	3b1e      	subs	r3, #30
 8001a40:	409a      	lsls	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	e022      	b.n	8001a92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	6919      	ldr	r1, [r3, #16]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	2207      	movs	r2, #7
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43da      	mvns	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	400a      	ands	r2, r1
 8001a6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6919      	ldr	r1, [r3, #16]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	4618      	mov	r0, r3
 8001a82:	4603      	mov	r3, r0
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	4403      	add	r3, r0
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b06      	cmp	r3, #6
 8001a98:	d824      	bhi.n	8001ae4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	3b05      	subs	r3, #5
 8001aac:	221f      	movs	r2, #31
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	400a      	ands	r2, r1
 8001aba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	4618      	mov	r0, r3
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	4413      	add	r3, r2
 8001ad4:	3b05      	subs	r3, #5
 8001ad6:	fa00 f203 	lsl.w	r2, r0, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ae2:	e04c      	b.n	8001b7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b0c      	cmp	r3, #12
 8001aea:	d824      	bhi.n	8001b36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	4613      	mov	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	3b23      	subs	r3, #35	; 0x23
 8001afe:	221f      	movs	r2, #31
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43da      	mvns	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	400a      	ands	r2, r1
 8001b0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	3b23      	subs	r3, #35	; 0x23
 8001b28:	fa00 f203 	lsl.w	r2, r0, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	631a      	str	r2, [r3, #48]	; 0x30
 8001b34:	e023      	b.n	8001b7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685a      	ldr	r2, [r3, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	3b41      	subs	r3, #65	; 0x41
 8001b48:	221f      	movs	r2, #31
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	400a      	ands	r2, r1
 8001b56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	4618      	mov	r0, r3
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	3b41      	subs	r3, #65	; 0x41
 8001b72:	fa00 f203 	lsl.w	r2, r0, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b7e:	4b22      	ldr	r3, [pc, #136]	; (8001c08 <HAL_ADC_ConfigChannel+0x234>)
 8001b80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a21      	ldr	r2, [pc, #132]	; (8001c0c <HAL_ADC_ConfigChannel+0x238>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d109      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x1cc>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b12      	cmp	r3, #18
 8001b92:	d105      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a19      	ldr	r2, [pc, #100]	; (8001c0c <HAL_ADC_ConfigChannel+0x238>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d123      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x21e>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2b10      	cmp	r3, #16
 8001bb0:	d003      	beq.n	8001bba <HAL_ADC_ConfigChannel+0x1e6>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b11      	cmp	r3, #17
 8001bb8:	d11b      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b10      	cmp	r3, #16
 8001bcc:	d111      	bne.n	8001bf2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <HAL_ADC_ConfigChannel+0x23c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a10      	ldr	r2, [pc, #64]	; (8001c14 <HAL_ADC_ConfigChannel+0x240>)
 8001bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd8:	0c9a      	lsrs	r2, r3, #18
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001be4:	e002      	b.n	8001bec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	3b01      	subs	r3, #1
 8001bea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1f9      	bne.n	8001be6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3714      	adds	r7, #20
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	40012300 	.word	0x40012300
 8001c0c:	40012000 	.word	0x40012000
 8001c10:	20000000 	.word	0x20000000
 8001c14:	431bde83 	.word	0x431bde83

08001c18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c20:	4b79      	ldr	r3, [pc, #484]	; (8001e08 <ADC_Init+0x1f0>)
 8001c22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6859      	ldr	r1, [r3, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	021a      	lsls	r2, r3, #8
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	685a      	ldr	r2, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001c70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6859      	ldr	r1, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6899      	ldr	r1, [r3, #8]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	4a58      	ldr	r2, [pc, #352]	; (8001e0c <ADC_Init+0x1f4>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d022      	beq.n	8001cf6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001cbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6899      	ldr	r1, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ce0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6899      	ldr	r1, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	e00f      	b.n	8001d16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0202 	bic.w	r2, r2, #2
 8001d24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	6899      	ldr	r1, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7e1b      	ldrb	r3, [r3, #24]
 8001d30:	005a      	lsls	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d01b      	beq.n	8001d7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	685a      	ldr	r2, [r3, #4]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001d62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6859      	ldr	r1, [r3, #4]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	035a      	lsls	r2, r3, #13
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	e007      	b.n	8001d8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001d9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	051a      	lsls	r2, r3, #20
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	430a      	orrs	r2, r1
 8001db0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6899      	ldr	r1, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dce:	025a      	lsls	r2, r3, #9
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001de6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6899      	ldr	r1, [r3, #8]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	029a      	lsls	r2, r3, #10
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	609a      	str	r2, [r3, #8]
}
 8001dfc:	bf00      	nop
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	40012300 	.word	0x40012300
 8001e0c:	0f000001 	.word	0x0f000001

08001e10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d13c      	bne.n	8001ea4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d12b      	bne.n	8001e9c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d127      	bne.n	8001e9c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e52:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d006      	beq.n	8001e68 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d119      	bne.n	8001e9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 0220 	bic.w	r2, r2, #32
 8001e76:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d105      	bne.n	8001e9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e94:	f043 0201 	orr.w	r2, r3, #1
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f7ff fd7b 	bl	8001998 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001ea2:	e00e      	b.n	8001ec2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	f003 0310 	and.w	r3, r3, #16
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f7ff fd85 	bl	80019c0 <HAL_ADC_ErrorCallback>
}
 8001eb6:	e004      	b.n	8001ec2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	4798      	blx	r3
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b084      	sub	sp, #16
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ed8:	68f8      	ldr	r0, [r7, #12]
 8001eda:	f7ff fd67 	bl	80019ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b084      	sub	sp, #16
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2240      	movs	r2, #64	; 0x40
 8001ef8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efe:	f043 0204 	orr.w	r2, r3, #4
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f7ff fd5a 	bl	80019c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f0c:	bf00      	nop
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e0ed      	b.n	8002102 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d102      	bne.n	8001f38 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff f808 	bl	8000f48 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0201 	orr.w	r2, r2, #1
 8001f46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f48:	f7ff fbc6 	bl	80016d8 <HAL_GetTick>
 8001f4c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f4e:	e012      	b.n	8001f76 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f50:	f7ff fbc2 	bl	80016d8 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b0a      	cmp	r3, #10
 8001f5c:	d90b      	bls.n	8001f76 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f62:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2205      	movs	r2, #5
 8001f6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e0c5      	b.n	8002102 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d0e5      	beq.n	8001f50 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 0202 	bic.w	r2, r2, #2
 8001f92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f94:	f7ff fba0 	bl	80016d8 <HAL_GetTick>
 8001f98:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f9a:	e012      	b.n	8001fc2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f9c:	f7ff fb9c 	bl	80016d8 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b0a      	cmp	r3, #10
 8001fa8:	d90b      	bls.n	8001fc2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2205      	movs	r2, #5
 8001fba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e09f      	b.n	8002102 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1e5      	bne.n	8001f9c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	7e1b      	ldrb	r3, [r3, #24]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d108      	bne.n	8001fea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	e007      	b.n	8001ffa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ff8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7e5b      	ldrb	r3, [r3, #25]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d108      	bne.n	8002014 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	e007      	b.n	8002024 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002022:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	7e9b      	ldrb	r3, [r3, #26]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d108      	bne.n	800203e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0220 	orr.w	r2, r2, #32
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	e007      	b.n	800204e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0220 	bic.w	r2, r2, #32
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	7edb      	ldrb	r3, [r3, #27]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d108      	bne.n	8002068 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 0210 	bic.w	r2, r2, #16
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	e007      	b.n	8002078 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0210 	orr.w	r2, r2, #16
 8002076:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	7f1b      	ldrb	r3, [r3, #28]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d108      	bne.n	8002092 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0208 	orr.w	r2, r2, #8
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	e007      	b.n	80020a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f022 0208 	bic.w	r2, r2, #8
 80020a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7f5b      	ldrb	r3, [r3, #29]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d108      	bne.n	80020bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0204 	orr.w	r2, r2, #4
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e007      	b.n	80020cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0204 	bic.w	r2, r2, #4
 80020ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	431a      	orrs	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	ea42 0103 	orr.w	r1, r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	1e5a      	subs	r2, r3, #1
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	430a      	orrs	r2, r1
 80020f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <__NVIC_SetPriorityGrouping+0x44>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002128:	4013      	ands	r3, r2
 800212a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002134:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800213e:	4a04      	ldr	r2, [pc, #16]	; (8002150 <__NVIC_SetPriorityGrouping+0x44>)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	60d3      	str	r3, [r2, #12]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002158:	4b04      	ldr	r3, [pc, #16]	; (800216c <__NVIC_GetPriorityGrouping+0x18>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	0a1b      	lsrs	r3, r3, #8
 800215e:	f003 0307 	and.w	r3, r3, #7
}
 8002162:	4618      	mov	r0, r3
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	2b00      	cmp	r3, #0
 8002180:	db0b      	blt.n	800219a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	f003 021f 	and.w	r2, r3, #31
 8002188:	4907      	ldr	r1, [pc, #28]	; (80021a8 <__NVIC_EnableIRQ+0x38>)
 800218a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218e:	095b      	lsrs	r3, r3, #5
 8002190:	2001      	movs	r0, #1
 8002192:	fa00 f202 	lsl.w	r2, r0, r2
 8002196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800219a:	bf00      	nop
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	e000e100 	.word	0xe000e100

080021ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	6039      	str	r1, [r7, #0]
 80021b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	db0a      	blt.n	80021d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	490c      	ldr	r1, [pc, #48]	; (80021f8 <__NVIC_SetPriority+0x4c>)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	0112      	lsls	r2, r2, #4
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	440b      	add	r3, r1
 80021d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d4:	e00a      	b.n	80021ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4908      	ldr	r1, [pc, #32]	; (80021fc <__NVIC_SetPriority+0x50>)
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	f003 030f 	and.w	r3, r3, #15
 80021e2:	3b04      	subs	r3, #4
 80021e4:	0112      	lsls	r2, r2, #4
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	440b      	add	r3, r1
 80021ea:	761a      	strb	r2, [r3, #24]
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	e000e100 	.word	0xe000e100
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002200:	b480      	push	{r7}
 8002202:	b089      	sub	sp, #36	; 0x24
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f1c3 0307 	rsb	r3, r3, #7
 800221a:	2b04      	cmp	r3, #4
 800221c:	bf28      	it	cs
 800221e:	2304      	movcs	r3, #4
 8002220:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	3304      	adds	r3, #4
 8002226:	2b06      	cmp	r3, #6
 8002228:	d902      	bls.n	8002230 <NVIC_EncodePriority+0x30>
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	3b03      	subs	r3, #3
 800222e:	e000      	b.n	8002232 <NVIC_EncodePriority+0x32>
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002234:	f04f 32ff 	mov.w	r2, #4294967295
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43da      	mvns	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	401a      	ands	r2, r3
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002248:	f04f 31ff 	mov.w	r1, #4294967295
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	fa01 f303 	lsl.w	r3, r1, r3
 8002252:	43d9      	mvns	r1, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002258:	4313      	orrs	r3, r2
         );
}
 800225a:	4618      	mov	r0, r3
 800225c:	3724      	adds	r7, #36	; 0x24
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
	...

08002268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3b01      	subs	r3, #1
 8002274:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002278:	d301      	bcc.n	800227e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800227a:	2301      	movs	r3, #1
 800227c:	e00f      	b.n	800229e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800227e:	4a0a      	ldr	r2, [pc, #40]	; (80022a8 <SysTick_Config+0x40>)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3b01      	subs	r3, #1
 8002284:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002286:	210f      	movs	r1, #15
 8002288:	f04f 30ff 	mov.w	r0, #4294967295
 800228c:	f7ff ff8e 	bl	80021ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002290:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <SysTick_Config+0x40>)
 8002292:	2200      	movs	r2, #0
 8002294:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002296:	4b04      	ldr	r3, [pc, #16]	; (80022a8 <SysTick_Config+0x40>)
 8002298:	2207      	movs	r2, #7
 800229a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	e000e010 	.word	0xe000e010

080022ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7ff ff29 	bl	800210c <__NVIC_SetPriorityGrouping>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b086      	sub	sp, #24
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	4603      	mov	r3, r0
 80022ca:	60b9      	str	r1, [r7, #8]
 80022cc:	607a      	str	r2, [r7, #4]
 80022ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022d4:	f7ff ff3e 	bl	8002154 <__NVIC_GetPriorityGrouping>
 80022d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	68b9      	ldr	r1, [r7, #8]
 80022de:	6978      	ldr	r0, [r7, #20]
 80022e0:	f7ff ff8e 	bl	8002200 <NVIC_EncodePriority>
 80022e4:	4602      	mov	r2, r0
 80022e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff5d 	bl	80021ac <__NVIC_SetPriority>
}
 80022f2:	bf00      	nop
 80022f4:	3718      	adds	r7, #24
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b082      	sub	sp, #8
 80022fe:	af00      	add	r7, sp, #0
 8002300:	4603      	mov	r3, r0
 8002302:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002304:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff ff31 	bl	8002170 <__NVIC_EnableIRQ>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b082      	sub	sp, #8
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff ffa2 	bl	8002268 <SysTick_Config>
 8002324:	4603      	mov	r3, r0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e014      	b.n	800236a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	791b      	ldrb	r3, [r3, #4]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d105      	bne.n	8002356 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7fe fe41 	bl	8000fd8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2202      	movs	r2, #2
 800235a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2201      	movs	r2, #1
 8002366:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
 8002380:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	795b      	ldrb	r3, [r3, #5]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_DAC_Start_DMA+0x22>
 8002392:	2302      	movs	r3, #2
 8002394:	e0ab      	b.n	80024ee <HAL_DAC_Start_DMA+0x17a>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2201      	movs	r2, #1
 800239a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2202      	movs	r2, #2
 80023a0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d12f      	bne.n	8002408 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	4a52      	ldr	r2, [pc, #328]	; (80024f8 <HAL_DAC_Start_DMA+0x184>)
 80023ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	4a51      	ldr	r2, [pc, #324]	; (80024fc <HAL_DAC_Start_DMA+0x188>)
 80023b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4a50      	ldr	r2, [pc, #320]	; (8002500 <HAL_DAC_Start_DMA+0x18c>)
 80023be:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023ce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d013      	beq.n	80023fe <HAL_DAC_Start_DMA+0x8a>
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	2b08      	cmp	r3, #8
 80023da:	d845      	bhi.n	8002468 <HAL_DAC_Start_DMA+0xf4>
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d003      	beq.n	80023ea <HAL_DAC_Start_DMA+0x76>
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d005      	beq.n	80023f4 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80023e8:	e03e      	b.n	8002468 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	3308      	adds	r3, #8
 80023f0:	613b      	str	r3, [r7, #16]
        break;
 80023f2:	e03c      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	330c      	adds	r3, #12
 80023fa:	613b      	str	r3, [r7, #16]
        break;
 80023fc:	e037      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	3310      	adds	r3, #16
 8002404:	613b      	str	r3, [r7, #16]
        break;
 8002406:	e032      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	4a3d      	ldr	r2, [pc, #244]	; (8002504 <HAL_DAC_Start_DMA+0x190>)
 800240e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	4a3c      	ldr	r2, [pc, #240]	; (8002508 <HAL_DAC_Start_DMA+0x194>)
 8002416:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a3b      	ldr	r2, [pc, #236]	; (800250c <HAL_DAC_Start_DMA+0x198>)
 800241e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800242e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	2b08      	cmp	r3, #8
 8002434:	d013      	beq.n	800245e <HAL_DAC_Start_DMA+0xea>
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	2b08      	cmp	r3, #8
 800243a:	d817      	bhi.n	800246c <HAL_DAC_Start_DMA+0xf8>
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d003      	beq.n	800244a <HAL_DAC_Start_DMA+0xd6>
 8002442:	6a3b      	ldr	r3, [r7, #32]
 8002444:	2b04      	cmp	r3, #4
 8002446:	d005      	beq.n	8002454 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002448:	e010      	b.n	800246c <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	3314      	adds	r3, #20
 8002450:	613b      	str	r3, [r7, #16]
        break;
 8002452:	e00c      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	3318      	adds	r3, #24
 800245a:	613b      	str	r3, [r7, #16]
        break;
 800245c:	e007      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	331c      	adds	r3, #28
 8002464:	613b      	str	r3, [r7, #16]
        break;
 8002466:	e002      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        break;
 8002468:	bf00      	nop
 800246a:	e000      	b.n	800246e <HAL_DAC_Start_DMA+0xfa>
        break;
 800246c:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d111      	bne.n	8002498 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002482:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6898      	ldr	r0, [r3, #8]
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	f000 f9e5 	bl	800285c <HAL_DMA_Start_IT>
 8002492:	4603      	mov	r3, r0
 8002494:	75fb      	strb	r3, [r7, #23]
 8002496:	e010      	b.n	80024ba <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80024a6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	68d8      	ldr	r0, [r3, #12]
 80024ac:	6879      	ldr	r1, [r7, #4]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	f000 f9d3 	bl	800285c <HAL_DMA_Start_IT>
 80024b6:	4603      	mov	r3, r0
 80024b8:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80024c0:	7dfb      	ldrb	r3, [r7, #23]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10c      	bne.n	80024e0 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6819      	ldr	r1, [r3, #0]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	2201      	movs	r2, #1
 80024d4:	409a      	lsls	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	e005      	b.n	80024ec <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	f043 0204 	orr.w	r2, r3, #4
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80024ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	080025eb 	.word	0x080025eb
 80024fc:	0800260d 	.word	0x0800260d
 8002500:	08002629 	.word	0x08002629
 8002504:	08002693 	.word	0x08002693
 8002508:	080026b5 	.word	0x080026b5
 800250c:	080026d1 	.word	0x080026d1

08002510 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	795b      	ldrb	r3, [r3, #5]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <HAL_DAC_ConfigChannel+0x18>
 8002560:	2302      	movs	r3, #2
 8002562:	e03c      	b.n	80025de <HAL_DAC_ConfigChannel+0x92>
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2201      	movs	r2, #1
 8002568:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2202      	movs	r2, #2
 800256e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43db      	mvns	r3, r3
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	4013      	ands	r3, r2
 800258c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4313      	orrs	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	697a      	ldr	r2, [r7, #20]
 80025b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6819      	ldr	r1, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	22c0      	movs	r2, #192	; 0xc0
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43da      	mvns	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	400a      	ands	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2201      	movs	r2, #1
 80025d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	371c      	adds	r7, #28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr

080025ea <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b084      	sub	sp, #16
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f7ff ff89 	bl	8002510 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	711a      	strb	r2, [r3, #4]
}
 8002604:	bf00      	nop
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002618:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f7ff ff82 	bl	8002524 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002634:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	f043 0204 	orr.w	r2, r3, #4
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f7ff ff78 	bl	8002538 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2201      	movs	r2, #1
 800264c:	711a      	strb	r2, [r3, #4]
}
 800264e:	bf00      	nop
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002692:	b580      	push	{r7, lr}
 8002694:	b084      	sub	sp, #16
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800269e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f7ff ffd8 	bl	8002656 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2201      	movs	r2, #1
 80026aa:	711a      	strb	r2, [r3, #4]
}
 80026ac:	bf00      	nop
 80026ae:	3710      	adds	r7, #16
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c0:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f7ff ffd1 	bl	800266a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80026c8:	bf00      	nop
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026dc:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	f043 0204 	orr.w	r2, r3, #4
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f7ff ffc7 	bl	800267e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2201      	movs	r2, #1
 80026f4:	711a      	strb	r2, [r3, #4]
}
 80026f6:	bf00      	nop
 80026f8:	3710      	adds	r7, #16
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800270c:	f7fe ffe4 	bl	80016d8 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e099      	b.n	8002850 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2202      	movs	r2, #2
 8002720:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800273c:	e00f      	b.n	800275e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800273e:	f7fe ffcb 	bl	80016d8 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b05      	cmp	r3, #5
 800274a:	d908      	bls.n	800275e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2220      	movs	r2, #32
 8002750:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2203      	movs	r2, #3
 8002756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e078      	b.n	8002850 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1e8      	bne.n	800273e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	4b38      	ldr	r3, [pc, #224]	; (8002858 <HAL_DMA_Init+0x158>)
 8002778:	4013      	ands	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800278a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d107      	bne.n	80027c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	4313      	orrs	r3, r2
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f023 0307 	bic.w	r3, r3, #7
 80027de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d117      	bne.n	8002822 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00e      	beq.n	8002822 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 fa6f 	bl	8002ce8 <DMA_CheckFifoParam>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d008      	beq.n	8002822 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2240      	movs	r2, #64	; 0x40
 8002814:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800281e:	2301      	movs	r3, #1
 8002820:	e016      	b.n	8002850 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 fa26 	bl	8002c7c <DMA_CalcBaseAndBitshift>
 8002830:	4603      	mov	r3, r0
 8002832:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002838:	223f      	movs	r2, #63	; 0x3f
 800283a:	409a      	lsls	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	f010803f 	.word	0xf010803f

0800285c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
 8002868:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002872:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_DMA_Start_IT+0x26>
 800287e:	2302      	movs	r3, #2
 8002880:	e040      	b.n	8002904 <HAL_DMA_Start_IT+0xa8>
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b01      	cmp	r3, #1
 8002894:	d12f      	bne.n	80028f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2202      	movs	r2, #2
 800289a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	68b9      	ldr	r1, [r7, #8]
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 f9b8 	bl	8002c20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b4:	223f      	movs	r2, #63	; 0x3f
 80028b6:	409a      	lsls	r2, r3
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0216 	orr.w	r2, r2, #22
 80028ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d007      	beq.n	80028e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0208 	orr.w	r2, r2, #8
 80028e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	e005      	b.n	8002902 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
 8002900:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002902:	7dfb      	ldrb	r3, [r7, #23]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002918:	4b92      	ldr	r3, [pc, #584]	; (8002b64 <HAL_DMA_IRQHandler+0x258>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a92      	ldr	r2, [pc, #584]	; (8002b68 <HAL_DMA_IRQHandler+0x25c>)
 800291e:	fba2 2303 	umull	r2, r3, r2, r3
 8002922:	0a9b      	lsrs	r3, r3, #10
 8002924:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002936:	2208      	movs	r2, #8
 8002938:	409a      	lsls	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	4013      	ands	r3, r2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d01a      	beq.n	8002978 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	2b00      	cmp	r3, #0
 800294e:	d013      	beq.n	8002978 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0204 	bic.w	r2, r2, #4
 800295e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002964:	2208      	movs	r2, #8
 8002966:	409a      	lsls	r2, r3
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002970:	f043 0201 	orr.w	r2, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800297c:	2201      	movs	r2, #1
 800297e:	409a      	lsls	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4013      	ands	r3, r2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d012      	beq.n	80029ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00b      	beq.n	80029ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299a:	2201      	movs	r2, #1
 800299c:	409a      	lsls	r2, r3
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029a6:	f043 0202 	orr.w	r2, r3, #2
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029b2:	2204      	movs	r2, #4
 80029b4:	409a      	lsls	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d012      	beq.n	80029e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00b      	beq.n	80029e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d0:	2204      	movs	r2, #4
 80029d2:	409a      	lsls	r2, r3
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029dc:	f043 0204 	orr.w	r2, r3, #4
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e8:	2210      	movs	r2, #16
 80029ea:	409a      	lsls	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d043      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d03c      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a06:	2210      	movs	r2, #16
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d018      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d108      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d024      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	4798      	blx	r3
 8002a3a:	e01f      	b.n	8002a7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01b      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	4798      	blx	r3
 8002a4c:	e016      	b.n	8002a7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d107      	bne.n	8002a6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0208 	bic.w	r2, r2, #8
 8002a6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a80:	2220      	movs	r2, #32
 8002a82:	409a      	lsls	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 808e 	beq.w	8002baa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 8086 	beq.w	8002baa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b05      	cmp	r3, #5
 8002ab4:	d136      	bne.n	8002b24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0216 	bic.w	r2, r2, #22
 8002ac4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	695a      	ldr	r2, [r3, #20]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d103      	bne.n	8002ae6 <HAL_DMA_IRQHandler+0x1da>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d007      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0208 	bic.w	r2, r2, #8
 8002af4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afa:	223f      	movs	r2, #63	; 0x3f
 8002afc:	409a      	lsls	r2, r3
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d07d      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	4798      	blx	r3
        }
        return;
 8002b22:	e078      	b.n	8002c16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d01c      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d108      	bne.n	8002b52 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d030      	beq.n	8002baa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	4798      	blx	r3
 8002b50:	e02b      	b.n	8002baa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d027      	beq.n	8002baa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	4798      	blx	r3
 8002b62:	e022      	b.n	8002baa <HAL_DMA_IRQHandler+0x29e>
 8002b64:	20000000 	.word	0x20000000
 8002b68:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10f      	bne.n	8002b9a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0210 	bic.w	r2, r2, #16
 8002b88:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d032      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d022      	beq.n	8002c04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2205      	movs	r2, #5
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0201 	bic.w	r2, r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d307      	bcc.n	8002bf2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f2      	bne.n	8002bd6 <HAL_DMA_IRQHandler+0x2ca>
 8002bf0:	e000      	b.n	8002bf4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002bf2:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d005      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	4798      	blx	r3
 8002c14:	e000      	b.n	8002c18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002c16:	bf00      	nop
    }
  }
}
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop

08002c20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	683a      	ldr	r2, [r7, #0]
 8002c44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b40      	cmp	r3, #64	; 0x40
 8002c4c:	d108      	bne.n	8002c60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c5e:	e007      	b.n	8002c70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	60da      	str	r2, [r3, #12]
}
 8002c70:	bf00      	nop
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	3b10      	subs	r3, #16
 8002c8c:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c92:	091b      	lsrs	r3, r3, #4
 8002c94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c96:	4a13      	ldr	r2, [pc, #76]	; (8002ce4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	d909      	bls.n	8002cbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cb2:	f023 0303 	bic.w	r3, r3, #3
 8002cb6:	1d1a      	adds	r2, r3, #4
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	659a      	str	r2, [r3, #88]	; 0x58
 8002cbc:	e007      	b.n	8002cce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cc6:	f023 0303 	bic.w	r3, r3, #3
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	aaaaaaab 	.word	0xaaaaaaab
 8002ce4:	0800bccc 	.word	0x0800bccc

08002ce8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d11f      	bne.n	8002d42 <DMA_CheckFifoParam+0x5a>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d856      	bhi.n	8002db6 <DMA_CheckFifoParam+0xce>
 8002d08:	a201      	add	r2, pc, #4	; (adr r2, 8002d10 <DMA_CheckFifoParam+0x28>)
 8002d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0e:	bf00      	nop
 8002d10:	08002d21 	.word	0x08002d21
 8002d14:	08002d33 	.word	0x08002d33
 8002d18:	08002d21 	.word	0x08002d21
 8002d1c:	08002db7 	.word	0x08002db7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d046      	beq.n	8002dba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d30:	e043      	b.n	8002dba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d3a:	d140      	bne.n	8002dbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d40:	e03d      	b.n	8002dbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d4a:	d121      	bne.n	8002d90 <DMA_CheckFifoParam+0xa8>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d837      	bhi.n	8002dc2 <DMA_CheckFifoParam+0xda>
 8002d52:	a201      	add	r2, pc, #4	; (adr r2, 8002d58 <DMA_CheckFifoParam+0x70>)
 8002d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d58:	08002d69 	.word	0x08002d69
 8002d5c:	08002d6f 	.word	0x08002d6f
 8002d60:	08002d69 	.word	0x08002d69
 8002d64:	08002d81 	.word	0x08002d81
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d6c:	e030      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d025      	beq.n	8002dc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d7e:	e022      	b.n	8002dc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d88:	d11f      	bne.n	8002dca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d8e:	e01c      	b.n	8002dca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d903      	bls.n	8002d9e <DMA_CheckFifoParam+0xb6>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b03      	cmp	r3, #3
 8002d9a:	d003      	beq.n	8002da4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d9c:	e018      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	73fb      	strb	r3, [r7, #15]
      break;
 8002da2:	e015      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00e      	beq.n	8002dce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      break;
 8002db4:	e00b      	b.n	8002dce <DMA_CheckFifoParam+0xe6>
      break;
 8002db6:	bf00      	nop
 8002db8:	e00a      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dba:	bf00      	nop
 8002dbc:	e008      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dbe:	bf00      	nop
 8002dc0:	e006      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc2:	bf00      	nop
 8002dc4:	e004      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dc6:	bf00      	nop
 8002dc8:	e002      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dca:	bf00      	nop
 8002dcc:	e000      	b.n	8002dd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dce:	bf00      	nop
    }
  } 
  
  return status; 
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop

08002de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b089      	sub	sp, #36	; 0x24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002df6:	2300      	movs	r3, #0
 8002df8:	61fb      	str	r3, [r7, #28]
 8002dfa:	e16b      	b.n	80030d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	f040 815a 	bne.w	80030ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d005      	beq.n	8002e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d130      	bne.n	8002e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4013      	ands	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e68:	2201      	movs	r2, #1
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 0201 	and.w	r2, r3, #1
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 0303 	and.w	r3, r3, #3
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d017      	beq.n	8002ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	2203      	movs	r2, #3
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d123      	bne.n	8002f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	08da      	lsrs	r2, r3, #3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3208      	adds	r2, #8
 8002ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	220f      	movs	r2, #15
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	08da      	lsrs	r2, r3, #3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	3208      	adds	r2, #8
 8002f1e:	69b9      	ldr	r1, [r7, #24]
 8002f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	2203      	movs	r2, #3
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f003 0203 	and.w	r2, r3, #3
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 80b4 	beq.w	80030ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	4b60      	ldr	r3, [pc, #384]	; (80030ec <HAL_GPIO_Init+0x30c>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	4a5f      	ldr	r2, [pc, #380]	; (80030ec <HAL_GPIO_Init+0x30c>)
 8002f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f74:	6453      	str	r3, [r2, #68]	; 0x44
 8002f76:	4b5d      	ldr	r3, [pc, #372]	; (80030ec <HAL_GPIO_Init+0x30c>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f82:	4a5b      	ldr	r2, [pc, #364]	; (80030f0 <HAL_GPIO_Init+0x310>)
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	3302      	adds	r3, #2
 8002f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	220f      	movs	r2, #15
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a52      	ldr	r2, [pc, #328]	; (80030f4 <HAL_GPIO_Init+0x314>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d02b      	beq.n	8003006 <HAL_GPIO_Init+0x226>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a51      	ldr	r2, [pc, #324]	; (80030f8 <HAL_GPIO_Init+0x318>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d025      	beq.n	8003002 <HAL_GPIO_Init+0x222>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a50      	ldr	r2, [pc, #320]	; (80030fc <HAL_GPIO_Init+0x31c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d01f      	beq.n	8002ffe <HAL_GPIO_Init+0x21e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4f      	ldr	r2, [pc, #316]	; (8003100 <HAL_GPIO_Init+0x320>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d019      	beq.n	8002ffa <HAL_GPIO_Init+0x21a>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4e      	ldr	r2, [pc, #312]	; (8003104 <HAL_GPIO_Init+0x324>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d013      	beq.n	8002ff6 <HAL_GPIO_Init+0x216>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4d      	ldr	r2, [pc, #308]	; (8003108 <HAL_GPIO_Init+0x328>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d00d      	beq.n	8002ff2 <HAL_GPIO_Init+0x212>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4c      	ldr	r2, [pc, #304]	; (800310c <HAL_GPIO_Init+0x32c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d007      	beq.n	8002fee <HAL_GPIO_Init+0x20e>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4b      	ldr	r2, [pc, #300]	; (8003110 <HAL_GPIO_Init+0x330>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d101      	bne.n	8002fea <HAL_GPIO_Init+0x20a>
 8002fe6:	2307      	movs	r3, #7
 8002fe8:	e00e      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002fea:	2308      	movs	r3, #8
 8002fec:	e00c      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002fee:	2306      	movs	r3, #6
 8002ff0:	e00a      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002ff2:	2305      	movs	r3, #5
 8002ff4:	e008      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002ff6:	2304      	movs	r3, #4
 8002ff8:	e006      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e004      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e002      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8003002:	2301      	movs	r3, #1
 8003004:	e000      	b.n	8003008 <HAL_GPIO_Init+0x228>
 8003006:	2300      	movs	r3, #0
 8003008:	69fa      	ldr	r2, [r7, #28]
 800300a:	f002 0203 	and.w	r2, r2, #3
 800300e:	0092      	lsls	r2, r2, #2
 8003010:	4093      	lsls	r3, r2
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4313      	orrs	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003018:	4935      	ldr	r1, [pc, #212]	; (80030f0 <HAL_GPIO_Init+0x310>)
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	089b      	lsrs	r3, r3, #2
 800301e:	3302      	adds	r3, #2
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003026:	4b3b      	ldr	r3, [pc, #236]	; (8003114 <HAL_GPIO_Init+0x334>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	43db      	mvns	r3, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4013      	ands	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d003      	beq.n	800304a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800304a:	4a32      	ldr	r2, [pc, #200]	; (8003114 <HAL_GPIO_Init+0x334>)
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003050:	4b30      	ldr	r3, [pc, #192]	; (8003114 <HAL_GPIO_Init+0x334>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	43db      	mvns	r3, r3
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4013      	ands	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	4313      	orrs	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003074:	4a27      	ldr	r2, [pc, #156]	; (8003114 <HAL_GPIO_Init+0x334>)
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800307a:	4b26      	ldr	r3, [pc, #152]	; (8003114 <HAL_GPIO_Init+0x334>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	43db      	mvns	r3, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4013      	ands	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	4313      	orrs	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800309e:	4a1d      	ldr	r2, [pc, #116]	; (8003114 <HAL_GPIO_Init+0x334>)
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a4:	4b1b      	ldr	r3, [pc, #108]	; (8003114 <HAL_GPIO_Init+0x334>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	43db      	mvns	r3, r3
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	4013      	ands	r3, r2
 80030b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030c8:	4a12      	ldr	r2, [pc, #72]	; (8003114 <HAL_GPIO_Init+0x334>)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	3301      	adds	r3, #1
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	2b0f      	cmp	r3, #15
 80030d8:	f67f ae90 	bls.w	8002dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030dc:	bf00      	nop
 80030de:	bf00      	nop
 80030e0:	3724      	adds	r7, #36	; 0x24
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40013800 	.word	0x40013800
 80030f4:	40020000 	.word	0x40020000
 80030f8:	40020400 	.word	0x40020400
 80030fc:	40020800 	.word	0x40020800
 8003100:	40020c00 	.word	0x40020c00
 8003104:	40021000 	.word	0x40021000
 8003108:	40021400 	.word	0x40021400
 800310c:	40021800 	.word	0x40021800
 8003110:	40021c00 	.word	0x40021c00
 8003114:	40013c00 	.word	0x40013c00

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003134:	e003      	b.n	800313e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003136:	887b      	ldrh	r3, [r7, #2]
 8003138:	041a      	lsls	r2, r3, #16
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	619a      	str	r2, [r3, #24]
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003156:	4b08      	ldr	r3, [pc, #32]	; (8003178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003158:	695a      	ldr	r2, [r3, #20]
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	4013      	ands	r3, r2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d006      	beq.n	8003170 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003162:	4a05      	ldr	r2, [pc, #20]	; (8003178 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	4618      	mov	r0, r3
 800316c:	f000 f806 	bl	800317c <HAL_GPIO_EXTI_Callback>
  }
}
 8003170:	bf00      	nop
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40013c00 	.word	0x40013c00

0800317c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
	...

08003194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e12b      	b.n	80033fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fd ffba 	bl	8001134 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2224      	movs	r2, #36	; 0x24
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 0201 	bic.w	r2, r2, #1
 80031d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031f8:	f000 fd5c 	bl	8003cb4 <HAL_RCC_GetPCLK1Freq>
 80031fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	4a81      	ldr	r2, [pc, #516]	; (8003408 <HAL_I2C_Init+0x274>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d807      	bhi.n	8003218 <HAL_I2C_Init+0x84>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a80      	ldr	r2, [pc, #512]	; (800340c <HAL_I2C_Init+0x278>)
 800320c:	4293      	cmp	r3, r2
 800320e:	bf94      	ite	ls
 8003210:	2301      	movls	r3, #1
 8003212:	2300      	movhi	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	e006      	b.n	8003226 <HAL_I2C_Init+0x92>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4a7d      	ldr	r2, [pc, #500]	; (8003410 <HAL_I2C_Init+0x27c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	bf94      	ite	ls
 8003220:	2301      	movls	r3, #1
 8003222:	2300      	movhi	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e0e7      	b.n	80033fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	4a78      	ldr	r2, [pc, #480]	; (8003414 <HAL_I2C_Init+0x280>)
 8003232:	fba2 2303 	umull	r2, r3, r2, r3
 8003236:	0c9b      	lsrs	r3, r3, #18
 8003238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	430a      	orrs	r2, r1
 800324c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	4a6a      	ldr	r2, [pc, #424]	; (8003408 <HAL_I2C_Init+0x274>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d802      	bhi.n	8003268 <HAL_I2C_Init+0xd4>
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	3301      	adds	r3, #1
 8003266:	e009      	b.n	800327c <HAL_I2C_Init+0xe8>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	4a69      	ldr	r2, [pc, #420]	; (8003418 <HAL_I2C_Init+0x284>)
 8003274:	fba2 2303 	umull	r2, r3, r2, r3
 8003278:	099b      	lsrs	r3, r3, #6
 800327a:	3301      	adds	r3, #1
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	430b      	orrs	r3, r1
 8003282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800328e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	495c      	ldr	r1, [pc, #368]	; (8003408 <HAL_I2C_Init+0x274>)
 8003298:	428b      	cmp	r3, r1
 800329a:	d819      	bhi.n	80032d0 <HAL_I2C_Init+0x13c>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1e59      	subs	r1, r3, #1
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80032aa:	1c59      	adds	r1, r3, #1
 80032ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032b0:	400b      	ands	r3, r1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00a      	beq.n	80032cc <HAL_I2C_Init+0x138>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1e59      	subs	r1, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032c4:	3301      	adds	r3, #1
 80032c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ca:	e051      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 80032cc:	2304      	movs	r3, #4
 80032ce:	e04f      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d111      	bne.n	80032fc <HAL_I2C_Init+0x168>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	1e58      	subs	r0, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	440b      	add	r3, r1
 80032e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ea:	3301      	adds	r3, #1
 80032ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf0c      	ite	eq
 80032f4:	2301      	moveq	r3, #1
 80032f6:	2300      	movne	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	e012      	b.n	8003322 <HAL_I2C_Init+0x18e>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	0099      	lsls	r1, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003312:	3301      	adds	r3, #1
 8003314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <HAL_I2C_Init+0x196>
 8003326:	2301      	movs	r3, #1
 8003328:	e022      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10e      	bne.n	8003350 <HAL_I2C_Init+0x1bc>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	1e58      	subs	r0, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6859      	ldr	r1, [r3, #4]
 800333a:	460b      	mov	r3, r1
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	440b      	add	r3, r1
 8003340:	fbb0 f3f3 	udiv	r3, r0, r3
 8003344:	3301      	adds	r3, #1
 8003346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800334e:	e00f      	b.n	8003370 <HAL_I2C_Init+0x1dc>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	1e58      	subs	r0, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6859      	ldr	r1, [r3, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	0099      	lsls	r1, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	fbb0 f3f3 	udiv	r3, r0, r3
 8003366:	3301      	adds	r3, #1
 8003368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	6809      	ldr	r1, [r1, #0]
 8003374:	4313      	orrs	r3, r2
 8003376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69da      	ldr	r2, [r3, #28]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800339e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6911      	ldr	r1, [r2, #16]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68d2      	ldr	r2, [r2, #12]
 80033aa:	4311      	orrs	r1, r2
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695a      	ldr	r2, [r3, #20]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0201 	orr.w	r2, r2, #1
 80033de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2220      	movs	r2, #32
 80033ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3710      	adds	r7, #16
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	000186a0 	.word	0x000186a0
 800340c:	001e847f 	.word	0x001e847f
 8003410:	003d08ff 	.word	0x003d08ff
 8003414:	431bde83 	.word	0x431bde83
 8003418:	10624dd3 	.word	0x10624dd3

0800341c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e264      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d075      	beq.n	8003526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800343a:	4ba3      	ldr	r3, [pc, #652]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 030c 	and.w	r3, r3, #12
 8003442:	2b04      	cmp	r3, #4
 8003444:	d00c      	beq.n	8003460 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003446:	4ba0      	ldr	r3, [pc, #640]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800344e:	2b08      	cmp	r3, #8
 8003450:	d112      	bne.n	8003478 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003452:	4b9d      	ldr	r3, [pc, #628]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800345a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800345e:	d10b      	bne.n	8003478 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003460:	4b99      	ldr	r3, [pc, #612]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d05b      	beq.n	8003524 <HAL_RCC_OscConfig+0x108>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d157      	bne.n	8003524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e23f      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003480:	d106      	bne.n	8003490 <HAL_RCC_OscConfig+0x74>
 8003482:	4b91      	ldr	r3, [pc, #580]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a90      	ldr	r2, [pc, #576]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	e01d      	b.n	80034cc <HAL_RCC_OscConfig+0xb0>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003498:	d10c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x98>
 800349a:	4b8b      	ldr	r3, [pc, #556]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a8a      	ldr	r2, [pc, #552]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034a4:	6013      	str	r3, [r2, #0]
 80034a6:	4b88      	ldr	r3, [pc, #544]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a87      	ldr	r2, [pc, #540]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	e00b      	b.n	80034cc <HAL_RCC_OscConfig+0xb0>
 80034b4:	4b84      	ldr	r3, [pc, #528]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a83      	ldr	r2, [pc, #524]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	4b81      	ldr	r3, [pc, #516]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a80      	ldr	r2, [pc, #512]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d013      	beq.n	80034fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d4:	f7fe f900 	bl	80016d8 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034dc:	f7fe f8fc 	bl	80016d8 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b64      	cmp	r3, #100	; 0x64
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e204      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ee:	4b76      	ldr	r3, [pc, #472]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0xc0>
 80034fa:	e014      	b.n	8003526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fe f8ec 	bl	80016d8 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003504:	f7fe f8e8 	bl	80016d8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e1f0      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003516:	4b6c      	ldr	r3, [pc, #432]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0xe8>
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d063      	beq.n	80035fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003532:	4b65      	ldr	r3, [pc, #404]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 030c 	and.w	r3, r3, #12
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00b      	beq.n	8003556 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800353e:	4b62      	ldr	r3, [pc, #392]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003546:	2b08      	cmp	r3, #8
 8003548:	d11c      	bne.n	8003584 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800354a:	4b5f      	ldr	r3, [pc, #380]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d116      	bne.n	8003584 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003556:	4b5c      	ldr	r3, [pc, #368]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d005      	beq.n	800356e <HAL_RCC_OscConfig+0x152>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d001      	beq.n	800356e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e1c4      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800356e:	4b56      	ldr	r3, [pc, #344]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	4952      	ldr	r1, [pc, #328]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800357e:	4313      	orrs	r3, r2
 8003580:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003582:	e03a      	b.n	80035fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d020      	beq.n	80035ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800358c:	4b4f      	ldr	r3, [pc, #316]	; (80036cc <HAL_RCC_OscConfig+0x2b0>)
 800358e:	2201      	movs	r2, #1
 8003590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003592:	f7fe f8a1 	bl	80016d8 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800359a:	f7fe f89d 	bl	80016d8 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e1a5      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ac:	4b46      	ldr	r3, [pc, #280]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f0      	beq.n	800359a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b8:	4b43      	ldr	r3, [pc, #268]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	00db      	lsls	r3, r3, #3
 80035c6:	4940      	ldr	r1, [pc, #256]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	600b      	str	r3, [r1, #0]
 80035cc:	e015      	b.n	80035fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ce:	4b3f      	ldr	r3, [pc, #252]	; (80036cc <HAL_RCC_OscConfig+0x2b0>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d4:	f7fe f880 	bl	80016d8 <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035dc:	f7fe f87c 	bl	80016d8 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e184      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ee:	4b36      	ldr	r3, [pc, #216]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f0      	bne.n	80035dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d030      	beq.n	8003668 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d016      	beq.n	800363c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800360e:	4b30      	ldr	r3, [pc, #192]	; (80036d0 <HAL_RCC_OscConfig+0x2b4>)
 8003610:	2201      	movs	r2, #1
 8003612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003614:	f7fe f860 	bl	80016d8 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800361c:	f7fe f85c 	bl	80016d8 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e164      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800362e:	4b26      	ldr	r3, [pc, #152]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003630:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d0f0      	beq.n	800361c <HAL_RCC_OscConfig+0x200>
 800363a:	e015      	b.n	8003668 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800363c:	4b24      	ldr	r3, [pc, #144]	; (80036d0 <HAL_RCC_OscConfig+0x2b4>)
 800363e:	2200      	movs	r2, #0
 8003640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003642:	f7fe f849 	bl	80016d8 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800364a:	f7fe f845 	bl	80016d8 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e14d      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800365c:	4b1a      	ldr	r3, [pc, #104]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800365e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1f0      	bne.n	800364a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0304 	and.w	r3, r3, #4
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 80a0 	beq.w	80037b6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003676:	2300      	movs	r3, #0
 8003678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800367a:	4b13      	ldr	r3, [pc, #76]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10f      	bne.n	80036a6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003686:	2300      	movs	r3, #0
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368e:	4a0e      	ldr	r2, [pc, #56]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003694:	6413      	str	r3, [r2, #64]	; 0x40
 8003696:	4b0c      	ldr	r3, [pc, #48]	; (80036c8 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369e:	60bb      	str	r3, [r7, #8]
 80036a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036a2:	2301      	movs	r3, #1
 80036a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <HAL_RCC_OscConfig+0x2b8>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d121      	bne.n	80036f6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036b2:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <HAL_RCC_OscConfig+0x2b8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a07      	ldr	r2, [pc, #28]	; (80036d4 <HAL_RCC_OscConfig+0x2b8>)
 80036b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036be:	f7fe f80b 	bl	80016d8 <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036c4:	e011      	b.n	80036ea <HAL_RCC_OscConfig+0x2ce>
 80036c6:	bf00      	nop
 80036c8:	40023800 	.word	0x40023800
 80036cc:	42470000 	.word	0x42470000
 80036d0:	42470e80 	.word	0x42470e80
 80036d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d8:	f7fd fffe 	bl	80016d8 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e106      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ea:	4b85      	ldr	r3, [pc, #532]	; (8003900 <HAL_RCC_OscConfig+0x4e4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d106      	bne.n	800370c <HAL_RCC_OscConfig+0x2f0>
 80036fe:	4b81      	ldr	r3, [pc, #516]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003702:	4a80      	ldr	r2, [pc, #512]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6713      	str	r3, [r2, #112]	; 0x70
 800370a:	e01c      	b.n	8003746 <HAL_RCC_OscConfig+0x32a>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	2b05      	cmp	r3, #5
 8003712:	d10c      	bne.n	800372e <HAL_RCC_OscConfig+0x312>
 8003714:	4b7b      	ldr	r3, [pc, #492]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003718:	4a7a      	ldr	r2, [pc, #488]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800371a:	f043 0304 	orr.w	r3, r3, #4
 800371e:	6713      	str	r3, [r2, #112]	; 0x70
 8003720:	4b78      	ldr	r3, [pc, #480]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003724:	4a77      	ldr	r2, [pc, #476]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	6713      	str	r3, [r2, #112]	; 0x70
 800372c:	e00b      	b.n	8003746 <HAL_RCC_OscConfig+0x32a>
 800372e:	4b75      	ldr	r3, [pc, #468]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003732:	4a74      	ldr	r2, [pc, #464]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003734:	f023 0301 	bic.w	r3, r3, #1
 8003738:	6713      	str	r3, [r2, #112]	; 0x70
 800373a:	4b72      	ldr	r3, [pc, #456]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800373c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800373e:	4a71      	ldr	r2, [pc, #452]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003740:	f023 0304 	bic.w	r3, r3, #4
 8003744:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d015      	beq.n	800377a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374e:	f7fd ffc3 	bl	80016d8 <HAL_GetTick>
 8003752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003754:	e00a      	b.n	800376c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003756:	f7fd ffbf 	bl	80016d8 <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	f241 3288 	movw	r2, #5000	; 0x1388
 8003764:	4293      	cmp	r3, r2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e0c5      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800376c:	4b65      	ldr	r3, [pc, #404]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800376e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0ee      	beq.n	8003756 <HAL_RCC_OscConfig+0x33a>
 8003778:	e014      	b.n	80037a4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377a:	f7fd ffad 	bl	80016d8 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003780:	e00a      	b.n	8003798 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003782:	f7fd ffa9 	bl	80016d8 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003790:	4293      	cmp	r3, r2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e0af      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003798:	4b5a      	ldr	r3, [pc, #360]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800379a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1ee      	bne.n	8003782 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037a4:	7dfb      	ldrb	r3, [r7, #23]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d105      	bne.n	80037b6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037aa:	4b56      	ldr	r3, [pc, #344]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 80037ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ae:	4a55      	ldr	r2, [pc, #340]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 80037b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 809b 	beq.w	80038f6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037c0:	4b50      	ldr	r3, [pc, #320]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 030c 	and.w	r3, r3, #12
 80037c8:	2b08      	cmp	r3, #8
 80037ca:	d05c      	beq.n	8003886 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d141      	bne.n	8003858 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037d4:	4b4c      	ldr	r3, [pc, #304]	; (8003908 <HAL_RCC_OscConfig+0x4ec>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037da:	f7fd ff7d 	bl	80016d8 <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e0:	e008      	b.n	80037f4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037e2:	f7fd ff79 	bl	80016d8 <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e081      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037f4:	4b43      	ldr	r3, [pc, #268]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1f0      	bne.n	80037e2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	69da      	ldr	r2, [r3, #28]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	019b      	lsls	r3, r3, #6
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	3b01      	subs	r3, #1
 800381a:	041b      	lsls	r3, r3, #16
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003822:	061b      	lsls	r3, r3, #24
 8003824:	4937      	ldr	r1, [pc, #220]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003826:	4313      	orrs	r3, r2
 8003828:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800382a:	4b37      	ldr	r3, [pc, #220]	; (8003908 <HAL_RCC_OscConfig+0x4ec>)
 800382c:	2201      	movs	r2, #1
 800382e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003830:	f7fd ff52 	bl	80016d8 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003836:	e008      	b.n	800384a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003838:	f7fd ff4e 	bl	80016d8 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	2b02      	cmp	r3, #2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e056      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800384a:	4b2e      	ldr	r3, [pc, #184]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d0f0      	beq.n	8003838 <HAL_RCC_OscConfig+0x41c>
 8003856:	e04e      	b.n	80038f6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003858:	4b2b      	ldr	r3, [pc, #172]	; (8003908 <HAL_RCC_OscConfig+0x4ec>)
 800385a:	2200      	movs	r2, #0
 800385c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385e:	f7fd ff3b 	bl	80016d8 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003864:	e008      	b.n	8003878 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003866:	f7fd ff37 	bl	80016d8 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d901      	bls.n	8003878 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e03f      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003878:	4b22      	ldr	r3, [pc, #136]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f0      	bne.n	8003866 <HAL_RCC_OscConfig+0x44a>
 8003884:	e037      	b.n	80038f6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e032      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003892:	4b1c      	ldr	r3, [pc, #112]	; (8003904 <HAL_RCC_OscConfig+0x4e8>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d028      	beq.n	80038f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d121      	bne.n	80038f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d11a      	bne.n	80038f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038c2:	4013      	ands	r3, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038c8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d111      	bne.n	80038f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d8:	085b      	lsrs	r3, r3, #1
 80038da:	3b01      	subs	r3, #1
 80038dc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038de:	429a      	cmp	r2, r3
 80038e0:	d107      	bne.n	80038f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d001      	beq.n	80038f6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3718      	adds	r7, #24
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40007000 	.word	0x40007000
 8003904:	40023800 	.word	0x40023800
 8003908:	42470060 	.word	0x42470060

0800390c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d101      	bne.n	8003920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e0cc      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003920:	4b68      	ldr	r3, [pc, #416]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	d90c      	bls.n	8003948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392e:	4b65      	ldr	r3, [pc, #404]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003936:	4b63      	ldr	r3, [pc, #396]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	d001      	beq.n	8003948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0b8      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d020      	beq.n	8003996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003960:	4b59      	ldr	r3, [pc, #356]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	4a58      	ldr	r2, [pc, #352]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800396a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b00      	cmp	r3, #0
 8003976:	d005      	beq.n	8003984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003978:	4b53      	ldr	r3, [pc, #332]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	4a52      	ldr	r2, [pc, #328]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800397e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003984:	4b50      	ldr	r3, [pc, #320]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	494d      	ldr	r1, [pc, #308]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003992:	4313      	orrs	r3, r2
 8003994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d044      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d107      	bne.n	80039ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039aa:	4b47      	ldr	r3, [pc, #284]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d119      	bne.n	80039ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e07f      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d003      	beq.n	80039ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	d107      	bne.n	80039da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ca:	4b3f      	ldr	r3, [pc, #252]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d109      	bne.n	80039ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e06f      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039da:	4b3b      	ldr	r3, [pc, #236]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e067      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ea:	4b37      	ldr	r3, [pc, #220]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f023 0203 	bic.w	r2, r3, #3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	4934      	ldr	r1, [pc, #208]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039fc:	f7fd fe6c 	bl	80016d8 <HAL_GetTick>
 8003a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a02:	e00a      	b.n	8003a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a04:	f7fd fe68 	bl	80016d8 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e04f      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a1a:	4b2b      	ldr	r3, [pc, #172]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 020c 	and.w	r2, r3, #12
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d1eb      	bne.n	8003a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a2c:	4b25      	ldr	r3, [pc, #148]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d20c      	bcs.n	8003a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a3a:	4b22      	ldr	r3, [pc, #136]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	b2d2      	uxtb	r2, r2
 8003a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a42:	4b20      	ldr	r3, [pc, #128]	; (8003ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e032      	b.n	8003aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d008      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a60:	4b19      	ldr	r3, [pc, #100]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	4916      	ldr	r1, [pc, #88]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0308 	and.w	r3, r3, #8
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d009      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a7e:	4b12      	ldr	r3, [pc, #72]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	490e      	ldr	r1, [pc, #56]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a92:	f000 f821 	bl	8003ad8 <HAL_RCC_GetSysClockFreq>
 8003a96:	4602      	mov	r2, r0
 8003a98:	4b0b      	ldr	r3, [pc, #44]	; (8003ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	091b      	lsrs	r3, r3, #4
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	490a      	ldr	r1, [pc, #40]	; (8003acc <HAL_RCC_ClockConfig+0x1c0>)
 8003aa4:	5ccb      	ldrb	r3, [r1, r3]
 8003aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aaa:	4a09      	ldr	r2, [pc, #36]	; (8003ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8003aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003aae:	4b09      	ldr	r3, [pc, #36]	; (8003ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f7fd fdcc 	bl	8001650 <HAL_InitTick>

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40023c00 	.word	0x40023c00
 8003ac8:	40023800 	.word	0x40023800
 8003acc:	0800bcb4 	.word	0x0800bcb4
 8003ad0:	20000000 	.word	0x20000000
 8003ad4:	20000004 	.word	0x20000004

08003ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ad8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003adc:	b084      	sub	sp, #16
 8003ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	2300      	movs	r3, #0
 8003aea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003af0:	4b67      	ldr	r3, [pc, #412]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 030c 	and.w	r3, r3, #12
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d00d      	beq.n	8003b18 <HAL_RCC_GetSysClockFreq+0x40>
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	f200 80bd 	bhi.w	8003c7c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d002      	beq.n	8003b0c <HAL_RCC_GetSysClockFreq+0x34>
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d003      	beq.n	8003b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b0a:	e0b7      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b0c:	4b61      	ldr	r3, [pc, #388]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b0e:	60bb      	str	r3, [r7, #8]
       break;
 8003b10:	e0b7      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b12:	4b61      	ldr	r3, [pc, #388]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003b14:	60bb      	str	r3, [r7, #8]
      break;
 8003b16:	e0b4      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b18:	4b5d      	ldr	r3, [pc, #372]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b20:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b22:	4b5b      	ldr	r3, [pc, #364]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d04d      	beq.n	8003bca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b2e:	4b58      	ldr	r3, [pc, #352]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	099b      	lsrs	r3, r3, #6
 8003b34:	461a      	mov	r2, r3
 8003b36:	f04f 0300 	mov.w	r3, #0
 8003b3a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b3e:	f04f 0100 	mov.w	r1, #0
 8003b42:	ea02 0800 	and.w	r8, r2, r0
 8003b46:	ea03 0901 	and.w	r9, r3, r1
 8003b4a:	4640      	mov	r0, r8
 8003b4c:	4649      	mov	r1, r9
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	014b      	lsls	r3, r1, #5
 8003b58:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b5c:	0142      	lsls	r2, r0, #5
 8003b5e:	4610      	mov	r0, r2
 8003b60:	4619      	mov	r1, r3
 8003b62:	ebb0 0008 	subs.w	r0, r0, r8
 8003b66:	eb61 0109 	sbc.w	r1, r1, r9
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	018b      	lsls	r3, r1, #6
 8003b74:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b78:	0182      	lsls	r2, r0, #6
 8003b7a:	1a12      	subs	r2, r2, r0
 8003b7c:	eb63 0301 	sbc.w	r3, r3, r1
 8003b80:	f04f 0000 	mov.w	r0, #0
 8003b84:	f04f 0100 	mov.w	r1, #0
 8003b88:	00d9      	lsls	r1, r3, #3
 8003b8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b8e:	00d0      	lsls	r0, r2, #3
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	eb12 0208 	adds.w	r2, r2, r8
 8003b98:	eb43 0309 	adc.w	r3, r3, r9
 8003b9c:	f04f 0000 	mov.w	r0, #0
 8003ba0:	f04f 0100 	mov.w	r1, #0
 8003ba4:	0259      	lsls	r1, r3, #9
 8003ba6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003baa:	0250      	lsls	r0, r2, #9
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4610      	mov	r0, r2
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	f04f 0300 	mov.w	r3, #0
 8003bbc:	f7fc fb0c 	bl	80001d8 <__aeabi_uldivmod>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	e04a      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bca:	4b31      	ldr	r3, [pc, #196]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	099b      	lsrs	r3, r3, #6
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	f04f 0300 	mov.w	r3, #0
 8003bd6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003bda:	f04f 0100 	mov.w	r1, #0
 8003bde:	ea02 0400 	and.w	r4, r2, r0
 8003be2:	ea03 0501 	and.w	r5, r3, r1
 8003be6:	4620      	mov	r0, r4
 8003be8:	4629      	mov	r1, r5
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	f04f 0300 	mov.w	r3, #0
 8003bf2:	014b      	lsls	r3, r1, #5
 8003bf4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003bf8:	0142      	lsls	r2, r0, #5
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	1b00      	subs	r0, r0, r4
 8003c00:	eb61 0105 	sbc.w	r1, r1, r5
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	018b      	lsls	r3, r1, #6
 8003c0e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c12:	0182      	lsls	r2, r0, #6
 8003c14:	1a12      	subs	r2, r2, r0
 8003c16:	eb63 0301 	sbc.w	r3, r3, r1
 8003c1a:	f04f 0000 	mov.w	r0, #0
 8003c1e:	f04f 0100 	mov.w	r1, #0
 8003c22:	00d9      	lsls	r1, r3, #3
 8003c24:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c28:	00d0      	lsls	r0, r2, #3
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	1912      	adds	r2, r2, r4
 8003c30:	eb45 0303 	adc.w	r3, r5, r3
 8003c34:	f04f 0000 	mov.w	r0, #0
 8003c38:	f04f 0100 	mov.w	r1, #0
 8003c3c:	0299      	lsls	r1, r3, #10
 8003c3e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c42:	0290      	lsls	r0, r2, #10
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	4610      	mov	r0, r2
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	f04f 0300 	mov.w	r3, #0
 8003c54:	f7fc fac0 	bl	80001d8 <__aeabi_uldivmod>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c60:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	0c1b      	lsrs	r3, r3, #16
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	60bb      	str	r3, [r7, #8]
      break;
 8003c7a:	e002      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c7e:	60bb      	str	r3, [r7, #8]
      break;
 8003c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c82:	68bb      	ldr	r3, [r7, #8]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003c8e:	bf00      	nop
 8003c90:	40023800 	.word	0x40023800
 8003c94:	00f42400 	.word	0x00f42400
 8003c98:	007a1200 	.word	0x007a1200

08003c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	20000000 	.word	0x20000000

08003cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003cb8:	f7ff fff0 	bl	8003c9c <HAL_RCC_GetHCLKFreq>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	0a9b      	lsrs	r3, r3, #10
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	4903      	ldr	r1, [pc, #12]	; (8003cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cca:	5ccb      	ldrb	r3, [r1, r3]
 8003ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	0800bcc4 	.word	0x0800bcc4

08003cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ce0:	f7ff ffdc 	bl	8003c9c <HAL_RCC_GetHCLKFreq>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	0b5b      	lsrs	r3, r3, #13
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	4903      	ldr	r1, [pc, #12]	; (8003d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cf2:	5ccb      	ldrb	r3, [r1, r3]
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	0800bcc4 	.word	0x0800bcc4

08003d04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e07b      	b.n	8003e0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d108      	bne.n	8003d30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d26:	d009      	beq.n	8003d3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	61da      	str	r2, [r3, #28]
 8003d2e:	e005      	b.n	8003d3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fd fa34 	bl	80011c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2202      	movs	r2, #2
 8003d60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d72:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d84:	431a      	orrs	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc0:	ea42 0103 	orr.w	r1, r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	0c1b      	lsrs	r3, r3, #16
 8003dda:	f003 0104 	and.w	r1, r3, #4
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de2:	f003 0210 	and.w	r2, r3, #16
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69da      	ldr	r2, [r3, #28]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dfc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b08c      	sub	sp, #48	; 0x30
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	60f8      	str	r0, [r7, #12]
 8003e1e:	60b9      	str	r1, [r7, #8]
 8003e20:	607a      	str	r2, [r7, #4]
 8003e22:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e24:	2301      	movs	r3, #1
 8003e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_SPI_TransmitReceive+0x26>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e18a      	b.n	8004152 <HAL_SPI_TransmitReceive+0x33c>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e44:	f7fd fc48 	bl	80016d8 <HAL_GetTick>
 8003e48:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003e5a:	887b      	ldrh	r3, [r7, #2]
 8003e5c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e5e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d00f      	beq.n	8003e86 <HAL_SPI_TransmitReceive+0x70>
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e6c:	d107      	bne.n	8003e7e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d103      	bne.n	8003e7e <HAL_SPI_TransmitReceive+0x68>
 8003e76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d003      	beq.n	8003e86 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003e7e:	2302      	movs	r3, #2
 8003e80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e84:	e15b      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <HAL_SPI_TransmitReceive+0x82>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d002      	beq.n	8003e98 <HAL_SPI_TransmitReceive+0x82>
 8003e92:	887b      	ldrh	r3, [r7, #2]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d103      	bne.n	8003ea0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e9e:	e14e      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b04      	cmp	r3, #4
 8003eaa:	d003      	beq.n	8003eb4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2205      	movs	r2, #5
 8003eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	887a      	ldrh	r2, [r7, #2]
 8003ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	887a      	ldrh	r2, [r7, #2]
 8003eca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	68ba      	ldr	r2, [r7, #8]
 8003ed0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	887a      	ldrh	r2, [r7, #2]
 8003ed6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	887a      	ldrh	r2, [r7, #2]
 8003edc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef4:	2b40      	cmp	r3, #64	; 0x40
 8003ef6:	d007      	beq.n	8003f08 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f10:	d178      	bne.n	8004004 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d002      	beq.n	8003f20 <HAL_SPI_TransmitReceive+0x10a>
 8003f1a:	8b7b      	ldrh	r3, [r7, #26]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d166      	bne.n	8003fee <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f24:	881a      	ldrh	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f30:	1c9a      	adds	r2, r3, #2
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f44:	e053      	b.n	8003fee <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d11b      	bne.n	8003f8c <HAL_SPI_TransmitReceive+0x176>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d016      	beq.n	8003f8c <HAL_SPI_TransmitReceive+0x176>
 8003f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d113      	bne.n	8003f8c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	881a      	ldrh	r2, [r3, #0]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	1c9a      	adds	r2, r3, #2
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d119      	bne.n	8003fce <HAL_SPI_TransmitReceive+0x1b8>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d014      	beq.n	8003fce <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fae:	b292      	uxth	r2, r2
 8003fb0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb6:	1c9a      	adds	r2, r3, #2
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003fce:	f7fd fb83 	bl	80016d8 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d807      	bhi.n	8003fee <HAL_SPI_TransmitReceive+0x1d8>
 8003fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe4:	d003      	beq.n	8003fee <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003fec:	e0a7      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1a6      	bne.n	8003f46 <HAL_SPI_TransmitReceive+0x130>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1a1      	bne.n	8003f46 <HAL_SPI_TransmitReceive+0x130>
 8004002:	e07c      	b.n	80040fe <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d002      	beq.n	8004012 <HAL_SPI_TransmitReceive+0x1fc>
 800400c:	8b7b      	ldrh	r3, [r7, #26]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d16b      	bne.n	80040ea <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	330c      	adds	r3, #12
 800401c:	7812      	ldrb	r2, [r2, #0]
 800401e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004024:	1c5a      	adds	r2, r3, #1
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800402e:	b29b      	uxth	r3, r3
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004038:	e057      	b.n	80040ea <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b02      	cmp	r3, #2
 8004046:	d11c      	bne.n	8004082 <HAL_SPI_TransmitReceive+0x26c>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d017      	beq.n	8004082 <HAL_SPI_TransmitReceive+0x26c>
 8004052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004054:	2b01      	cmp	r3, #1
 8004056:	d114      	bne.n	8004082 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	330c      	adds	r3, #12
 8004062:	7812      	ldrb	r2, [r2, #0]
 8004064:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	1c5a      	adds	r2, r3, #1
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800407e:	2300      	movs	r3, #0
 8004080:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	d119      	bne.n	80040c4 <HAL_SPI_TransmitReceive+0x2ae>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d014      	beq.n	80040c4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a4:	b2d2      	uxtb	r2, r2
 80040a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	3b01      	subs	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040c0:	2301      	movs	r3, #1
 80040c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040c4:	f7fd fb08 	bl	80016d8 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d803      	bhi.n	80040dc <HAL_SPI_TransmitReceive+0x2c6>
 80040d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040da:	d102      	bne.n	80040e2 <HAL_SPI_TransmitReceive+0x2cc>
 80040dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80040e8:	e029      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1a2      	bne.n	800403a <HAL_SPI_TransmitReceive+0x224>
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d19d      	bne.n	800403a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004100:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 f8b2 	bl	800426c <SPI_EndRxTxTransaction>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d006      	beq.n	800411c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2220      	movs	r2, #32
 8004118:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800411a:	e010      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10b      	bne.n	800413c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	e000      	b.n	800413e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800413c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800414e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004152:	4618      	mov	r0, r3
 8004154:	3730      	adds	r7, #48	; 0x30
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
	...

0800415c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	4613      	mov	r3, r2
 800416a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800416c:	f7fd fab4 	bl	80016d8 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	683a      	ldr	r2, [r7, #0]
 8004178:	4413      	add	r3, r2
 800417a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800417c:	f7fd faac 	bl	80016d8 <HAL_GetTick>
 8004180:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004182:	4b39      	ldr	r3, [pc, #228]	; (8004268 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	015b      	lsls	r3, r3, #5
 8004188:	0d1b      	lsrs	r3, r3, #20
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	fb02 f303 	mul.w	r3, r2, r3
 8004190:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004192:	e054      	b.n	800423e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d050      	beq.n	800423e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800419c:	f7fd fa9c 	bl	80016d8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	69fa      	ldr	r2, [r7, #28]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d902      	bls.n	80041b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d13d      	bne.n	800422e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685a      	ldr	r2, [r3, #4]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ca:	d111      	bne.n	80041f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041d4:	d004      	beq.n	80041e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041de:	d107      	bne.n	80041f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f8:	d10f      	bne.n	800421a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004218:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e017      	b.n	800425e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004234:	2300      	movs	r3, #0
 8004236:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3b01      	subs	r3, #1
 800423c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	4013      	ands	r3, r2
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	429a      	cmp	r2, r3
 800424c:	bf0c      	ite	eq
 800424e:	2301      	moveq	r3, #1
 8004250:	2300      	movne	r3, #0
 8004252:	b2db      	uxtb	r3, r3
 8004254:	461a      	mov	r2, r3
 8004256:	79fb      	ldrb	r3, [r7, #7]
 8004258:	429a      	cmp	r2, r3
 800425a:	d19b      	bne.n	8004194 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3720      	adds	r7, #32
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20000000 	.word	0x20000000

0800426c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004278:	4b1b      	ldr	r3, [pc, #108]	; (80042e8 <SPI_EndRxTxTransaction+0x7c>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a1b      	ldr	r2, [pc, #108]	; (80042ec <SPI_EndRxTxTransaction+0x80>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	0d5b      	lsrs	r3, r3, #21
 8004284:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004288:	fb02 f303 	mul.w	r3, r2, r3
 800428c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004296:	d112      	bne.n	80042be <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2200      	movs	r2, #0
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f7ff ff5a 	bl	800415c <SPI_WaitFlagStateUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d016      	beq.n	80042dc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b2:	f043 0220 	orr.w	r2, r3, #32
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e00f      	b.n	80042de <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042d4:	2b80      	cmp	r3, #128	; 0x80
 80042d6:	d0f2      	beq.n	80042be <SPI_EndRxTxTransaction+0x52>
 80042d8:	e000      	b.n	80042dc <SPI_EndRxTxTransaction+0x70>
        break;
 80042da:	bf00      	nop
  }

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000000 	.word	0x20000000
 80042ec:	165e9f81 	.word	0x165e9f81

080042f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d101      	bne.n	8004302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e041      	b.n	8004386 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d106      	bne.n	800431c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7fc fff0 	bl	80012fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3304      	adds	r3, #4
 800432c:	4619      	mov	r1, r3
 800432e:	4610      	mov	r0, r2
 8004330:	f000 f966 	bl	8004600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
	...

08004390 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d001      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e04e      	b.n	8004446 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a23      	ldr	r2, [pc, #140]	; (8004454 <HAL_TIM_Base_Start_IT+0xc4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d022      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043d2:	d01d      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a1f      	ldr	r2, [pc, #124]	; (8004458 <HAL_TIM_Base_Start_IT+0xc8>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d018      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1e      	ldr	r2, [pc, #120]	; (800445c <HAL_TIM_Base_Start_IT+0xcc>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d013      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1c      	ldr	r2, [pc, #112]	; (8004460 <HAL_TIM_Base_Start_IT+0xd0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d00e      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1b      	ldr	r2, [pc, #108]	; (8004464 <HAL_TIM_Base_Start_IT+0xd4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d009      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a19      	ldr	r2, [pc, #100]	; (8004468 <HAL_TIM_Base_Start_IT+0xd8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d004      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x80>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a18      	ldr	r2, [pc, #96]	; (800446c <HAL_TIM_Base_Start_IT+0xdc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d111      	bne.n	8004434 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b06      	cmp	r3, #6
 8004420:	d010      	beq.n	8004444 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f042 0201 	orr.w	r2, r2, #1
 8004430:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004432:	e007      	b.n	8004444 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0201 	orr.w	r2, r2, #1
 8004442:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40010000 	.word	0x40010000
 8004458:	40000400 	.word	0x40000400
 800445c:	40000800 	.word	0x40000800
 8004460:	40000c00 	.word	0x40000c00
 8004464:	40010400 	.word	0x40010400
 8004468:	40014000 	.word	0x40014000
 800446c:	40001800 	.word	0x40001800

08004470 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_TIM_ConfigClockSource+0x1c>
 8004488:	2302      	movs	r3, #2
 800448a:	e0b4      	b.n	80045f6 <HAL_TIM_ConfigClockSource+0x186>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044c4:	d03e      	beq.n	8004544 <HAL_TIM_ConfigClockSource+0xd4>
 80044c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044ca:	f200 8087 	bhi.w	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044d2:	f000 8086 	beq.w	80045e2 <HAL_TIM_ConfigClockSource+0x172>
 80044d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044da:	d87f      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044dc:	2b70      	cmp	r3, #112	; 0x70
 80044de:	d01a      	beq.n	8004516 <HAL_TIM_ConfigClockSource+0xa6>
 80044e0:	2b70      	cmp	r3, #112	; 0x70
 80044e2:	d87b      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044e4:	2b60      	cmp	r3, #96	; 0x60
 80044e6:	d050      	beq.n	800458a <HAL_TIM_ConfigClockSource+0x11a>
 80044e8:	2b60      	cmp	r3, #96	; 0x60
 80044ea:	d877      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044ec:	2b50      	cmp	r3, #80	; 0x50
 80044ee:	d03c      	beq.n	800456a <HAL_TIM_ConfigClockSource+0xfa>
 80044f0:	2b50      	cmp	r3, #80	; 0x50
 80044f2:	d873      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044f4:	2b40      	cmp	r3, #64	; 0x40
 80044f6:	d058      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x13a>
 80044f8:	2b40      	cmp	r3, #64	; 0x40
 80044fa:	d86f      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 80044fc:	2b30      	cmp	r3, #48	; 0x30
 80044fe:	d064      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x15a>
 8004500:	2b30      	cmp	r3, #48	; 0x30
 8004502:	d86b      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 8004504:	2b20      	cmp	r3, #32
 8004506:	d060      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x15a>
 8004508:	2b20      	cmp	r3, #32
 800450a:	d867      	bhi.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
 800450c:	2b00      	cmp	r3, #0
 800450e:	d05c      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x15a>
 8004510:	2b10      	cmp	r3, #16
 8004512:	d05a      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x15a>
 8004514:	e062      	b.n	80045dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	6899      	ldr	r1, [r3, #8]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f000 f985 	bl	8004834 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004538:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	609a      	str	r2, [r3, #8]
      break;
 8004542:	e04f      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6818      	ldr	r0, [r3, #0]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	6899      	ldr	r1, [r3, #8]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f000 f96e 	bl	8004834 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004566:	609a      	str	r2, [r3, #8]
      break;
 8004568:	e03c      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6818      	ldr	r0, [r3, #0]
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	6859      	ldr	r1, [r3, #4]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	461a      	mov	r2, r3
 8004578:	f000 f8e2 	bl	8004740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2150      	movs	r1, #80	; 0x50
 8004582:	4618      	mov	r0, r3
 8004584:	f000 f93b 	bl	80047fe <TIM_ITRx_SetConfig>
      break;
 8004588:	e02c      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	6859      	ldr	r1, [r3, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	461a      	mov	r2, r3
 8004598:	f000 f901 	bl	800479e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2160      	movs	r1, #96	; 0x60
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 f92b 	bl	80047fe <TIM_ITRx_SetConfig>
      break;
 80045a8:	e01c      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 f8c2 	bl	8004740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2140      	movs	r1, #64	; 0x40
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f91b 	bl	80047fe <TIM_ITRx_SetConfig>
      break;
 80045c8:	e00c      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4619      	mov	r1, r3
 80045d4:	4610      	mov	r0, r2
 80045d6:	f000 f912 	bl	80047fe <TIM_ITRx_SetConfig>
      break;
 80045da:	e003      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
      break;
 80045e0:	e000      	b.n	80045e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}
	...

08004600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a40      	ldr	r2, [pc, #256]	; (8004714 <TIM_Base_SetConfig+0x114>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d013      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461e:	d00f      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a3d      	ldr	r2, [pc, #244]	; (8004718 <TIM_Base_SetConfig+0x118>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d00b      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a3c      	ldr	r2, [pc, #240]	; (800471c <TIM_Base_SetConfig+0x11c>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d007      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a3b      	ldr	r2, [pc, #236]	; (8004720 <TIM_Base_SetConfig+0x120>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d003      	beq.n	8004640 <TIM_Base_SetConfig+0x40>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a3a      	ldr	r2, [pc, #232]	; (8004724 <TIM_Base_SetConfig+0x124>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d108      	bne.n	8004652 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004646:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a2f      	ldr	r2, [pc, #188]	; (8004714 <TIM_Base_SetConfig+0x114>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d02b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004660:	d027      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a2c      	ldr	r2, [pc, #176]	; (8004718 <TIM_Base_SetConfig+0x118>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d023      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a2b      	ldr	r2, [pc, #172]	; (800471c <TIM_Base_SetConfig+0x11c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01f      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a2a      	ldr	r2, [pc, #168]	; (8004720 <TIM_Base_SetConfig+0x120>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d01b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a29      	ldr	r2, [pc, #164]	; (8004724 <TIM_Base_SetConfig+0x124>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d017      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a28      	ldr	r2, [pc, #160]	; (8004728 <TIM_Base_SetConfig+0x128>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d013      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a27      	ldr	r2, [pc, #156]	; (800472c <TIM_Base_SetConfig+0x12c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d00f      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a26      	ldr	r2, [pc, #152]	; (8004730 <TIM_Base_SetConfig+0x130>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d00b      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a25      	ldr	r2, [pc, #148]	; (8004734 <TIM_Base_SetConfig+0x134>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d007      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a24      	ldr	r2, [pc, #144]	; (8004738 <TIM_Base_SetConfig+0x138>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d003      	beq.n	80046b2 <TIM_Base_SetConfig+0xb2>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a23      	ldr	r2, [pc, #140]	; (800473c <TIM_Base_SetConfig+0x13c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d108      	bne.n	80046c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a0a      	ldr	r2, [pc, #40]	; (8004714 <TIM_Base_SetConfig+0x114>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d003      	beq.n	80046f8 <TIM_Base_SetConfig+0xf8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a0c      	ldr	r2, [pc, #48]	; (8004724 <TIM_Base_SetConfig+0x124>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d103      	bne.n	8004700 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	615a      	str	r2, [r3, #20]
}
 8004706:	bf00      	nop
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	40010000 	.word	0x40010000
 8004718:	40000400 	.word	0x40000400
 800471c:	40000800 	.word	0x40000800
 8004720:	40000c00 	.word	0x40000c00
 8004724:	40010400 	.word	0x40010400
 8004728:	40014000 	.word	0x40014000
 800472c:	40014400 	.word	0x40014400
 8004730:	40014800 	.word	0x40014800
 8004734:	40001800 	.word	0x40001800
 8004738:	40001c00 	.word	0x40001c00
 800473c:	40002000 	.word	0x40002000

08004740 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	f023 0201 	bic.w	r2, r3, #1
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800476a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	f023 030a 	bic.w	r3, r3, #10
 800477c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	621a      	str	r2, [r3, #32]
}
 8004792:	bf00      	nop
 8004794:	371c      	adds	r7, #28
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800479e:	b480      	push	{r7}
 80047a0:	b087      	sub	sp, #28
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	60f8      	str	r0, [r7, #12]
 80047a6:	60b9      	str	r1, [r7, #8]
 80047a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	f023 0210 	bic.w	r2, r3, #16
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	031b      	lsls	r3, r3, #12
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	011b      	lsls	r3, r3, #4
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	621a      	str	r2, [r3, #32]
}
 80047f2:	bf00      	nop
 80047f4:	371c      	adds	r7, #28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr

080047fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047fe:	b480      	push	{r7}
 8004800:	b085      	sub	sp, #20
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
 8004806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004814:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004816:	683a      	ldr	r2, [r7, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	f043 0307 	orr.w	r3, r3, #7
 8004820:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	609a      	str	r2, [r3, #8]
}
 8004828:	bf00      	nop
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800484e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	021a      	lsls	r2, r3, #8
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	431a      	orrs	r2, r3
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	4313      	orrs	r3, r2
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	609a      	str	r2, [r3, #8]
}
 8004868:	bf00      	nop
 800486a:	371c      	adds	r7, #28
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004888:	2302      	movs	r3, #2
 800488a:	e05a      	b.n	8004942 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a21      	ldr	r2, [pc, #132]	; (8004950 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d022      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d8:	d01d      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1d      	ldr	r2, [pc, #116]	; (8004954 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d018      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a1b      	ldr	r2, [pc, #108]	; (8004958 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1a      	ldr	r2, [pc, #104]	; (800495c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d00e      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a18      	ldr	r2, [pc, #96]	; (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d009      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a17      	ldr	r2, [pc, #92]	; (8004964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d004      	beq.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a15      	ldr	r2, [pc, #84]	; (8004968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d10c      	bne.n	8004930 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800491c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	4313      	orrs	r3, r2
 8004926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40010000 	.word	0x40010000
 8004954:	40000400 	.word	0x40000400
 8004958:	40000800 	.word	0x40000800
 800495c:	40000c00 	.word	0x40000c00
 8004960:	40010400 	.word	0x40010400
 8004964:	40014000 	.word	0x40014000
 8004968:	40001800 	.word	0x40001800

0800496c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e03f      	b.n	80049fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d106      	bne.n	8004998 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7fc fcd8 	bl	8001348 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2224      	movs	r2, #36	; 0x24
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 f829 	bl	8004a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68da      	ldr	r2, [r3, #12]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3708      	adds	r7, #8
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
	...

08004a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0c:	b09f      	sub	sp, #124	; 0x7c
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a1e:	68d9      	ldr	r1, [r3, #12]
 8004a20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	ea40 0301 	orr.w	r3, r0, r1
 8004a28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a2c:	689a      	ldr	r2, [r3, #8]
 8004a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	431a      	orrs	r2, r3
 8004a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004a4c:	f021 010c 	bic.w	r1, r1, #12
 8004a50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a56:	430b      	orrs	r3, r1
 8004a58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a66:	6999      	ldr	r1, [r3, #24]
 8004a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	ea40 0301 	orr.w	r3, r0, r1
 8004a70:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	4bc5      	ldr	r3, [pc, #788]	; (8004d8c <UART_SetConfig+0x384>)
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d004      	beq.n	8004a86 <UART_SetConfig+0x7e>
 8004a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4bc3      	ldr	r3, [pc, #780]	; (8004d90 <UART_SetConfig+0x388>)
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d103      	bne.n	8004a8e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a86:	f7ff f929 	bl	8003cdc <HAL_RCC_GetPCLK2Freq>
 8004a8a:	6778      	str	r0, [r7, #116]	; 0x74
 8004a8c:	e002      	b.n	8004a94 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a8e:	f7ff f911 	bl	8003cb4 <HAL_RCC_GetPCLK1Freq>
 8004a92:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a9c:	f040 80b6 	bne.w	8004c0c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004aa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004aa2:	461c      	mov	r4, r3
 8004aa4:	f04f 0500 	mov.w	r5, #0
 8004aa8:	4622      	mov	r2, r4
 8004aaa:	462b      	mov	r3, r5
 8004aac:	1891      	adds	r1, r2, r2
 8004aae:	6439      	str	r1, [r7, #64]	; 0x40
 8004ab0:	415b      	adcs	r3, r3
 8004ab2:	647b      	str	r3, [r7, #68]	; 0x44
 8004ab4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ab8:	1912      	adds	r2, r2, r4
 8004aba:	eb45 0303 	adc.w	r3, r5, r3
 8004abe:	f04f 0000 	mov.w	r0, #0
 8004ac2:	f04f 0100 	mov.w	r1, #0
 8004ac6:	00d9      	lsls	r1, r3, #3
 8004ac8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004acc:	00d0      	lsls	r0, r2, #3
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	1911      	adds	r1, r2, r4
 8004ad4:	6639      	str	r1, [r7, #96]	; 0x60
 8004ad6:	416b      	adcs	r3, r5
 8004ad8:	667b      	str	r3, [r7, #100]	; 0x64
 8004ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	f04f 0300 	mov.w	r3, #0
 8004ae4:	1891      	adds	r1, r2, r2
 8004ae6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ae8:	415b      	adcs	r3, r3
 8004aea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004af0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004af4:	f7fb fb70 	bl	80001d8 <__aeabi_uldivmod>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4ba5      	ldr	r3, [pc, #660]	; (8004d94 <UART_SetConfig+0x38c>)
 8004afe:	fba3 2302 	umull	r2, r3, r3, r2
 8004b02:	095b      	lsrs	r3, r3, #5
 8004b04:	011e      	lsls	r6, r3, #4
 8004b06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b08:	461c      	mov	r4, r3
 8004b0a:	f04f 0500 	mov.w	r5, #0
 8004b0e:	4622      	mov	r2, r4
 8004b10:	462b      	mov	r3, r5
 8004b12:	1891      	adds	r1, r2, r2
 8004b14:	6339      	str	r1, [r7, #48]	; 0x30
 8004b16:	415b      	adcs	r3, r3
 8004b18:	637b      	str	r3, [r7, #52]	; 0x34
 8004b1a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b1e:	1912      	adds	r2, r2, r4
 8004b20:	eb45 0303 	adc.w	r3, r5, r3
 8004b24:	f04f 0000 	mov.w	r0, #0
 8004b28:	f04f 0100 	mov.w	r1, #0
 8004b2c:	00d9      	lsls	r1, r3, #3
 8004b2e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b32:	00d0      	lsls	r0, r2, #3
 8004b34:	4602      	mov	r2, r0
 8004b36:	460b      	mov	r3, r1
 8004b38:	1911      	adds	r1, r2, r4
 8004b3a:	65b9      	str	r1, [r7, #88]	; 0x58
 8004b3c:	416b      	adcs	r3, r5
 8004b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	461a      	mov	r2, r3
 8004b46:	f04f 0300 	mov.w	r3, #0
 8004b4a:	1891      	adds	r1, r2, r2
 8004b4c:	62b9      	str	r1, [r7, #40]	; 0x28
 8004b4e:	415b      	adcs	r3, r3
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b56:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004b5a:	f7fb fb3d 	bl	80001d8 <__aeabi_uldivmod>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	460b      	mov	r3, r1
 8004b62:	4b8c      	ldr	r3, [pc, #560]	; (8004d94 <UART_SetConfig+0x38c>)
 8004b64:	fba3 1302 	umull	r1, r3, r3, r2
 8004b68:	095b      	lsrs	r3, r3, #5
 8004b6a:	2164      	movs	r1, #100	; 0x64
 8004b6c:	fb01 f303 	mul.w	r3, r1, r3
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	3332      	adds	r3, #50	; 0x32
 8004b76:	4a87      	ldr	r2, [pc, #540]	; (8004d94 <UART_SetConfig+0x38c>)
 8004b78:	fba2 2303 	umull	r2, r3, r2, r3
 8004b7c:	095b      	lsrs	r3, r3, #5
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b84:	441e      	add	r6, r3
 8004b86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f04f 0100 	mov.w	r1, #0
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	1894      	adds	r4, r2, r2
 8004b94:	623c      	str	r4, [r7, #32]
 8004b96:	415b      	adcs	r3, r3
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b9e:	1812      	adds	r2, r2, r0
 8004ba0:	eb41 0303 	adc.w	r3, r1, r3
 8004ba4:	f04f 0400 	mov.w	r4, #0
 8004ba8:	f04f 0500 	mov.w	r5, #0
 8004bac:	00dd      	lsls	r5, r3, #3
 8004bae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004bb2:	00d4      	lsls	r4, r2, #3
 8004bb4:	4622      	mov	r2, r4
 8004bb6:	462b      	mov	r3, r5
 8004bb8:	1814      	adds	r4, r2, r0
 8004bba:	653c      	str	r4, [r7, #80]	; 0x50
 8004bbc:	414b      	adcs	r3, r1
 8004bbe:	657b      	str	r3, [r7, #84]	; 0x54
 8004bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	f04f 0300 	mov.w	r3, #0
 8004bca:	1891      	adds	r1, r2, r2
 8004bcc:	61b9      	str	r1, [r7, #24]
 8004bce:	415b      	adcs	r3, r3
 8004bd0:	61fb      	str	r3, [r7, #28]
 8004bd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bd6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004bda:	f7fb fafd 	bl	80001d8 <__aeabi_uldivmod>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4b6c      	ldr	r3, [pc, #432]	; (8004d94 <UART_SetConfig+0x38c>)
 8004be4:	fba3 1302 	umull	r1, r3, r3, r2
 8004be8:	095b      	lsrs	r3, r3, #5
 8004bea:	2164      	movs	r1, #100	; 0x64
 8004bec:	fb01 f303 	mul.w	r3, r1, r3
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	3332      	adds	r3, #50	; 0x32
 8004bf6:	4a67      	ldr	r2, [pc, #412]	; (8004d94 <UART_SetConfig+0x38c>)
 8004bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfc:	095b      	lsrs	r3, r3, #5
 8004bfe:	f003 0207 	and.w	r2, r3, #7
 8004c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4432      	add	r2, r6
 8004c08:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c0a:	e0b9      	b.n	8004d80 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c0e:	461c      	mov	r4, r3
 8004c10:	f04f 0500 	mov.w	r5, #0
 8004c14:	4622      	mov	r2, r4
 8004c16:	462b      	mov	r3, r5
 8004c18:	1891      	adds	r1, r2, r2
 8004c1a:	6139      	str	r1, [r7, #16]
 8004c1c:	415b      	adcs	r3, r3
 8004c1e:	617b      	str	r3, [r7, #20]
 8004c20:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004c24:	1912      	adds	r2, r2, r4
 8004c26:	eb45 0303 	adc.w	r3, r5, r3
 8004c2a:	f04f 0000 	mov.w	r0, #0
 8004c2e:	f04f 0100 	mov.w	r1, #0
 8004c32:	00d9      	lsls	r1, r3, #3
 8004c34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c38:	00d0      	lsls	r0, r2, #3
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	eb12 0804 	adds.w	r8, r2, r4
 8004c42:	eb43 0905 	adc.w	r9, r3, r5
 8004c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f04f 0100 	mov.w	r1, #0
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	008b      	lsls	r3, r1, #2
 8004c5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004c5e:	0082      	lsls	r2, r0, #2
 8004c60:	4640      	mov	r0, r8
 8004c62:	4649      	mov	r1, r9
 8004c64:	f7fb fab8 	bl	80001d8 <__aeabi_uldivmod>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4b49      	ldr	r3, [pc, #292]	; (8004d94 <UART_SetConfig+0x38c>)
 8004c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c72:	095b      	lsrs	r3, r3, #5
 8004c74:	011e      	lsls	r6, r3, #4
 8004c76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f04f 0100 	mov.w	r1, #0
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	1894      	adds	r4, r2, r2
 8004c84:	60bc      	str	r4, [r7, #8]
 8004c86:	415b      	adcs	r3, r3
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c8e:	1812      	adds	r2, r2, r0
 8004c90:	eb41 0303 	adc.w	r3, r1, r3
 8004c94:	f04f 0400 	mov.w	r4, #0
 8004c98:	f04f 0500 	mov.w	r5, #0
 8004c9c:	00dd      	lsls	r5, r3, #3
 8004c9e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004ca2:	00d4      	lsls	r4, r2, #3
 8004ca4:	4622      	mov	r2, r4
 8004ca6:	462b      	mov	r3, r5
 8004ca8:	1814      	adds	r4, r2, r0
 8004caa:	64bc      	str	r4, [r7, #72]	; 0x48
 8004cac:	414b      	adcs	r3, r1
 8004cae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f04f 0100 	mov.w	r1, #0
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	008b      	lsls	r3, r1, #2
 8004cc4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004cc8:	0082      	lsls	r2, r0, #2
 8004cca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004cce:	f7fb fa83 	bl	80001d8 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4b2f      	ldr	r3, [pc, #188]	; (8004d94 <UART_SetConfig+0x38c>)
 8004cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	2164      	movs	r1, #100	; 0x64
 8004ce0:	fb01 f303 	mul.w	r3, r1, r3
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	3332      	adds	r3, #50	; 0x32
 8004cea:	4a2a      	ldr	r2, [pc, #168]	; (8004d94 <UART_SetConfig+0x38c>)
 8004cec:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf0:	095b      	lsrs	r3, r3, #5
 8004cf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cf6:	441e      	add	r6, r3
 8004cf8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f04f 0100 	mov.w	r1, #0
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	1894      	adds	r4, r2, r2
 8004d06:	603c      	str	r4, [r7, #0]
 8004d08:	415b      	adcs	r3, r3
 8004d0a:	607b      	str	r3, [r7, #4]
 8004d0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d10:	1812      	adds	r2, r2, r0
 8004d12:	eb41 0303 	adc.w	r3, r1, r3
 8004d16:	f04f 0400 	mov.w	r4, #0
 8004d1a:	f04f 0500 	mov.w	r5, #0
 8004d1e:	00dd      	lsls	r5, r3, #3
 8004d20:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004d24:	00d4      	lsls	r4, r2, #3
 8004d26:	4622      	mov	r2, r4
 8004d28:	462b      	mov	r3, r5
 8004d2a:	eb12 0a00 	adds.w	sl, r2, r0
 8004d2e:	eb43 0b01 	adc.w	fp, r3, r1
 8004d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f04f 0100 	mov.w	r1, #0
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	f04f 0300 	mov.w	r3, #0
 8004d44:	008b      	lsls	r3, r1, #2
 8004d46:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004d4a:	0082      	lsls	r2, r0, #2
 8004d4c:	4650      	mov	r0, sl
 8004d4e:	4659      	mov	r1, fp
 8004d50:	f7fb fa42 	bl	80001d8 <__aeabi_uldivmod>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4b0e      	ldr	r3, [pc, #56]	; (8004d94 <UART_SetConfig+0x38c>)
 8004d5a:	fba3 1302 	umull	r1, r3, r3, r2
 8004d5e:	095b      	lsrs	r3, r3, #5
 8004d60:	2164      	movs	r1, #100	; 0x64
 8004d62:	fb01 f303 	mul.w	r3, r1, r3
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	011b      	lsls	r3, r3, #4
 8004d6a:	3332      	adds	r3, #50	; 0x32
 8004d6c:	4a09      	ldr	r2, [pc, #36]	; (8004d94 <UART_SetConfig+0x38c>)
 8004d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	f003 020f 	and.w	r2, r3, #15
 8004d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4432      	add	r2, r6
 8004d7e:	609a      	str	r2, [r3, #8]
}
 8004d80:	bf00      	nop
 8004d82:	377c      	adds	r7, #124	; 0x7c
 8004d84:	46bd      	mov	sp, r7
 8004d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d8a:	bf00      	nop
 8004d8c:	40011000 	.word	0x40011000
 8004d90:	40011400 	.word	0x40011400
 8004d94:	51eb851f 	.word	0x51eb851f

08004d98 <APPL_AckErrorInd>:
 \brief    The function is called when an error state was acknowledged by the master

*////////////////////////////////////////////////////////////////////////////////////////

void    APPL_AckErrorInd(UINT16 stateTrans)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	80fb      	strh	r3, [r7, #6]
}
 8004da2:	bf00      	nop
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <APPL_StartMailboxHandler>:
           the transition by calling ECAT_StateChange.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartMailboxHandler(void)
{
 8004dae:	b480      	push	{r7}
 8004db0:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <APPL_StopMailboxHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopMailboxHandler(void)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <APPL_StartInputHandler>:
            the state transition immediately, in that case the application need to be complete
            the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartInputHandler(UINT16 *pIntMask)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b083      	sub	sp, #12
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
    return ALSTATUSCODE_NOERROR;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <APPL_StopInputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopInputHandler(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <APPL_StartOutputHandler>:
           the state transition immediately, in that case the application need to be complete
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartOutputHandler(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <APPL_StopOutputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopOutputHandler(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
/*ECATCHANGE_START(V5.11) EL9800 1*/
    sDOOutputs.bLED1 = 0;
 8004e08:	4a32      	ldr	r2, [pc, #200]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e0a:	7893      	ldrb	r3, [r2, #2]
 8004e0c:	f36f 0300 	bfc	r3, #0, #1
 8004e10:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED2 = 0;
 8004e12:	4a30      	ldr	r2, [pc, #192]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e14:	7893      	ldrb	r3, [r2, #2]
 8004e16:	f36f 0341 	bfc	r3, #1, #1
 8004e1a:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED3 = 0;
 8004e1c:	4a2d      	ldr	r2, [pc, #180]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e1e:	7893      	ldrb	r3, [r2, #2]
 8004e20:	f36f 0382 	bfc	r3, #2, #1
 8004e24:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED4 = 0;
 8004e26:	4a2b      	ldr	r2, [pc, #172]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e28:	7893      	ldrb	r3, [r2, #2]
 8004e2a:	f36f 03c3 	bfc	r3, #3, #1
 8004e2e:	7093      	strb	r3, [r2, #2]
#if _STM32_IO8
    sDOOutputs.bLED5 = 0;
 8004e30:	4a28      	ldr	r2, [pc, #160]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e32:	7893      	ldrb	r3, [r2, #2]
 8004e34:	f36f 1304 	bfc	r3, #4, #1
 8004e38:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED7 = 0;
 8004e3a:	4a26      	ldr	r2, [pc, #152]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e3c:	7893      	ldrb	r3, [r2, #2]
 8004e3e:	f36f 1386 	bfc	r3, #6, #1
 8004e42:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED6 = 0;
 8004e44:	4a23      	ldr	r2, [pc, #140]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e46:	7893      	ldrb	r3, [r2, #2]
 8004e48:	f36f 1345 	bfc	r3, #5, #1
 8004e4c:	7093      	strb	r3, [r2, #2]
    sDOOutputs.bLED8 = 0;
 8004e4e:	4a21      	ldr	r2, [pc, #132]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e50:	7893      	ldrb	r3, [r2, #2]
 8004e52:	f36f 13c7 	bfc	r3, #7, #1
 8004e56:	7093      	strb	r3, [r2, #2]
#endif

    LED_1                        = sDOOutputs.bLED1;
 8004e58:	4b1e      	ldr	r3, [pc, #120]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e5a:	789b      	ldrb	r3, [r3, #2]
 8004e5c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	4b1d      	ldr	r3, [pc, #116]	; (8004ed8 <APPL_StopOutputHandler+0xd4>)
 8004e64:	601a      	str	r2, [r3, #0]
    LED_2                        = sDOOutputs.bLED2;
 8004e66:	4b1b      	ldr	r3, [pc, #108]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e68:	789b      	ldrb	r3, [r3, #2]
 8004e6a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	4b1a      	ldr	r3, [pc, #104]	; (8004edc <APPL_StopOutputHandler+0xd8>)
 8004e72:	601a      	str	r2, [r3, #0]
    LED_3                        = sDOOutputs.bLED3;
 8004e74:	4b17      	ldr	r3, [pc, #92]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e76:	789b      	ldrb	r3, [r3, #2]
 8004e78:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	4b18      	ldr	r3, [pc, #96]	; (8004ee0 <APPL_StopOutputHandler+0xdc>)
 8004e80:	601a      	str	r2, [r3, #0]
    LED_4                        = sDOOutputs.bLED4;
 8004e82:	4b14      	ldr	r3, [pc, #80]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e84:	789b      	ldrb	r3, [r3, #2]
 8004e86:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	4b15      	ldr	r3, [pc, #84]	; (8004ee4 <APPL_StopOutputHandler+0xe0>)
 8004e8e:	601a      	str	r2, [r3, #0]
#if _STM32_IO8
    LED_5                        = sDOOutputs.bLED5;
 8004e90:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004e92:	789b      	ldrb	r3, [r3, #2]
 8004e94:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004e98:	b2da      	uxtb	r2, r3
 8004e9a:	4b13      	ldr	r3, [pc, #76]	; (8004ee8 <APPL_StopOutputHandler+0xe4>)
 8004e9c:	601a      	str	r2, [r3, #0]
    LED_7                        = sDOOutputs.bLED7;
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004ea0:	789b      	ldrb	r3, [r3, #2]
 8004ea2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	4b10      	ldr	r3, [pc, #64]	; (8004eec <APPL_StopOutputHandler+0xe8>)
 8004eaa:	601a      	str	r2, [r3, #0]
    LED_6                        = sDOOutputs.bLED6;
 8004eac:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004eae:	789b      	ldrb	r3, [r3, #2]
 8004eb0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <APPL_StopOutputHandler+0xec>)
 8004eb8:	601a      	str	r2, [r3, #0]
    LED_8                        = sDOOutputs.bLED8;
 8004eba:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <APPL_StopOutputHandler+0xd0>)
 8004ebc:	789b      	ldrb	r3, [r3, #2]
 8004ebe:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	4b0b      	ldr	r3, [pc, #44]	; (8004ef4 <APPL_StopOutputHandler+0xf0>)
 8004ec6:	601a      	str	r2, [r3, #0]
#endif
/*ECATCHANGE_END(V5.11) EL9800 1*/
    return ALSTATUSCODE_NOERROR;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	200000a0 	.word	0x200000a0
 8004ed8:	424082b8 	.word	0x424082b8
 8004edc:	424082b4 	.word	0x424082b4
 8004ee0:	424082b0 	.word	0x424082b0
 8004ee4:	424082ac 	.word	0x424082ac
 8004ee8:	42408284 	.word	0x42408284
 8004eec:	42410294 	.word	0x42410294
 8004ef0:	42408280 	.word	0x42408280
 8004ef4:	42410290 	.word	0x42410290

08004ef8 <APPL_GenerateMapping>:

\brief    This function calculates the process data sizes from the actual SM-PDO-Assign
            and PDO mapping
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 APPL_GenerateMapping(UINT16* pInputSize,UINT16* pOutputSize)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b089      	sub	sp, #36	; 0x24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
#if COE_SUPPORTED
    UINT16 result = ALSTATUSCODE_NOERROR;
 8004f02:	2300      	movs	r3, #0
 8004f04:	83fb      	strh	r3, [r7, #30]
    UINT16 PDOAssignEntryCnt = 0;
 8004f06:	2300      	movs	r3, #0
 8004f08:	83bb      	strh	r3, [r7, #28]
    OBJCONST TOBJECT OBJMEM * pPDO = NULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	613b      	str	r3, [r7, #16]
    UINT16 PDOSubindex0 = 0;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	81fb      	strh	r3, [r7, #14]
    UINT32 *pPDOEntry = NULL;
 8004f12:	2300      	movs	r3, #0
 8004f14:	60bb      	str	r3, [r7, #8]
    UINT16 PDOEntryCnt = 0;
 8004f16:	2300      	movs	r3, #0
 8004f18:	837b      	strh	r3, [r7, #26]
    UINT16 InputSize = 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	833b      	strh	r3, [r7, #24]
    UINT16 OutputSize = 0;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	82fb      	strh	r3, [r7, #22]

    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8004f22:	2300      	movs	r3, #0
 8004f24:	83bb      	strh	r3, [r7, #28]
 8004f26:	e039      	b.n	8004f9c <APPL_GenerateMapping+0xa4>
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
 8004f28:	8bbb      	ldrh	r3, [r7, #28]
 8004f2a:	4a4b      	ldr	r2, [pc, #300]	; (8005058 <APPL_GenerateMapping+0x160>)
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	4413      	add	r3, r2
 8004f30:	885b      	ldrh	r3, [r3, #2]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f003 fe2a 	bl	8008b8c <OBJ_GetObjectHandle>
 8004f38:	6138      	str	r0, [r7, #16]
        if(pPDO != NULL)
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d025      	beq.n	8004f8c <APPL_GenerateMapping+0x94>
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	881b      	ldrh	r3, [r3, #0]
 8004f46:	81fb      	strh	r3, [r7, #14]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8004f48:	2300      	movs	r3, #0
 8004f4a:	837b      	strh	r3, [r7, #26]
 8004f4c:	e019      	b.n	8004f82 <APPL_GenerateMapping+0x8a>
            {
			//				result = *(UINT8 *)pPDO->pVarPtr;
			//				result=(OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3);
                pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	699c      	ldr	r4, [r3, #24]
 8004f52:	8b7b      	ldrh	r3, [r7, #26]
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	3301      	adds	r3, #1
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	6939      	ldr	r1, [r7, #16]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f004 f895 	bl	800908c <OBJ_GetEntryOffset>
 8004f62:	4603      	mov	r3, r0
 8004f64:	08db      	lsrs	r3, r3, #3
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	4423      	add	r3, r4
 8004f6a:	60bb      	str	r3, [r7, #8]
                // we increment the expected output size depending on the mapped Entry
                OutputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	8afb      	ldrh	r3, [r7, #22]
 8004f78:	4413      	add	r3, r2
 8004f7a:	82fb      	strh	r3, [r7, #22]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8004f7c:	8b7b      	ldrh	r3, [r7, #26]
 8004f7e:	3301      	adds	r3, #1
 8004f80:	837b      	strh	r3, [r7, #26]
 8004f82:	8b7a      	ldrh	r2, [r7, #26]
 8004f84:	89fb      	ldrh	r3, [r7, #14]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d3e1      	bcc.n	8004f4e <APPL_GenerateMapping+0x56>
 8004f8a:	e004      	b.n	8004f96 <APPL_GenerateMapping+0x9e>
            }
        }
        else
        {
            /*assigned PDO was not found in object dictionary. return invalid mapping*/
            OutputSize = 0;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	82fb      	strh	r3, [r7, #22]
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
 8004f90:	2325      	movs	r3, #37	; 0x25
 8004f92:	83fb      	strh	r3, [r7, #30]
            break;
 8004f94:	e007      	b.n	8004fa6 <APPL_GenerateMapping+0xae>
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8004f96:	8bbb      	ldrh	r3, [r7, #28]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	83bb      	strh	r3, [r7, #28]
 8004f9c:	4b2e      	ldr	r3, [pc, #184]	; (8005058 <APPL_GenerateMapping+0x160>)
 8004f9e:	881b      	ldrh	r3, [r3, #0]
 8004fa0:	8bba      	ldrh	r2, [r7, #28]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d3c0      	bcc.n	8004f28 <APPL_GenerateMapping+0x30>
        }
    }

    OutputSize = (OutputSize + 7) >> 3;
 8004fa6:	8afb      	ldrh	r3, [r7, #22]
 8004fa8:	3307      	adds	r3, #7
 8004faa:	10db      	asrs	r3, r3, #3
 8004fac:	82fb      	strh	r3, [r7, #22]

    if(result == 0)
 8004fae:	8bfb      	ldrh	r3, [r7, #30]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d141      	bne.n	8005038 <APPL_GenerateMapping+0x140>
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	83bb      	strh	r3, [r7, #28]
 8004fb8:	e039      	b.n	800502e <APPL_GenerateMapping+0x136>
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
 8004fba:	8bbb      	ldrh	r3, [r7, #28]
 8004fbc:	4a27      	ldr	r2, [pc, #156]	; (800505c <APPL_GenerateMapping+0x164>)
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	4413      	add	r3, r2
 8004fc2:	885b      	ldrh	r3, [r3, #2]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f003 fde1 	bl	8008b8c <OBJ_GetObjectHandle>
 8004fca:	6138      	str	r0, [r7, #16]
            if(pPDO != NULL)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d025      	beq.n	800501e <APPL_GenerateMapping+0x126>
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	699b      	ldr	r3, [r3, #24]
 8004fd6:	881b      	ldrh	r3, [r3, #0]
 8004fd8:	81fb      	strh	r3, [r7, #14]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8004fda:	2300      	movs	r3, #0
 8004fdc:	837b      	strh	r3, [r7, #26]
 8004fde:	e019      	b.n	8005014 <APPL_GenerateMapping+0x11c>
                {
                    pPDOEntry = (UINT32 *)((UINT8 *)pPDO->pVarPtr + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>3));    //goto PDO entry
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	699c      	ldr	r4, [r3, #24]
 8004fe4:	8b7b      	ldrh	r3, [r7, #26]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	3301      	adds	r3, #1
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	6939      	ldr	r1, [r7, #16]
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f004 f84c 	bl	800908c <OBJ_GetEntryOffset>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	08db      	lsrs	r3, r3, #3
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	4423      	add	r3, r4
 8004ffc:	60bb      	str	r3, [r7, #8]
                    // we increment the expected output size depending on the mapped Entry
                    InputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	b29b      	uxth	r3, r3
 8005004:	b2db      	uxtb	r3, r3
 8005006:	b29a      	uxth	r2, r3
 8005008:	8b3b      	ldrh	r3, [r7, #24]
 800500a:	4413      	add	r3, r2
 800500c:	833b      	strh	r3, [r7, #24]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 800500e:	8b7b      	ldrh	r3, [r7, #26]
 8005010:	3301      	adds	r3, #1
 8005012:	837b      	strh	r3, [r7, #26]
 8005014:	8b7a      	ldrh	r2, [r7, #26]
 8005016:	89fb      	ldrh	r3, [r7, #14]
 8005018:	429a      	cmp	r2, r3
 800501a:	d3e1      	bcc.n	8004fe0 <APPL_GenerateMapping+0xe8>
 800501c:	e004      	b.n	8005028 <APPL_GenerateMapping+0x130>
                }
            }
            else
            {
                /*assigned PDO was not found in object dictionary. return invalid mapping*/
                InputSize = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	833b      	strh	r3, [r7, #24]
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
 8005022:	2324      	movs	r3, #36	; 0x24
 8005024:	83fb      	strh	r3, [r7, #30]
                break;
 8005026:	e007      	b.n	8005038 <APPL_GenerateMapping+0x140>
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8005028:	8bbb      	ldrh	r3, [r7, #28]
 800502a:	3301      	adds	r3, #1
 800502c:	83bb      	strh	r3, [r7, #28]
 800502e:	4b0b      	ldr	r3, [pc, #44]	; (800505c <APPL_GenerateMapping+0x164>)
 8005030:	881b      	ldrh	r3, [r3, #0]
 8005032:	8bba      	ldrh	r2, [r7, #28]
 8005034:	429a      	cmp	r2, r3
 8005036:	d3c0      	bcc.n	8004fba <APPL_GenerateMapping+0xc2>
            }
        }
    }
    InputSize = (InputSize + 7) >> 3;
 8005038:	8b3b      	ldrh	r3, [r7, #24]
 800503a:	3307      	adds	r3, #7
 800503c:	10db      	asrs	r3, r3, #3
 800503e:	833b      	strh	r3, [r7, #24]

    *pInputSize = InputSize;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	8b3a      	ldrh	r2, [r7, #24]
 8005044:	801a      	strh	r2, [r3, #0]
    *pOutputSize = OutputSize;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	8afa      	ldrh	r2, [r7, #22]
 800504a:	801a      	strh	r2, [r3, #0]
    return result;
 800504c:	8bfb      	ldrh	r3, [r7, #30]
    *pInputSize = 6;
    *pOutputSize = 2;
    return ALSTATUSCODE_NOERROR;
#endif

}
 800504e:	4618      	mov	r0, r3
 8005050:	3724      	adds	r7, #36	; 0x24
 8005052:	46bd      	mov	sp, r7
 8005054:	bd90      	pop	{r4, r7, pc}
 8005056:	bf00      	nop
 8005058:	20000088 	.word	0x20000088
 800505c:	2000008c 	.word	0x2000008c

08005060 <APPL_InputMapping>:
/* the pragma interrupt_level is used to tell the compiler that these functions will not
   be called at the same time from the main function and the interrupt routine */
#pragma interrupt_level 1
#endif
void APPL_InputMapping(UINT16* pData)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
    UINT16 j = 0;
 8005068:	2300      	movs	r3, #0
 800506a:	81fb      	strh	r3, [r7, #14]
    UINT16 *pTmpData = (UINT16 *)pData;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	60bb      	str	r3, [r7, #8]

    /* we go through all entries of the TxPDO Assign object to get the assigned TxPDOs */
   for (j = 0; j < sTxPDOassign.u16SubIndex0; j++)
 8005070:	2300      	movs	r3, #0
 8005072:	81fb      	strh	r3, [r7, #14]
 8005074:	e029      	b.n	80050ca <APPL_InputMapping+0x6a>
   {
      switch (sTxPDOassign.aEntries[j])
 8005076:	89fb      	ldrh	r3, [r7, #14]
 8005078:	4a1a      	ldr	r2, [pc, #104]	; (80050e4 <APPL_InputMapping+0x84>)
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	4413      	add	r3, r2
 800507e:	885b      	ldrh	r3, [r3, #2]
 8005080:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8005084:	d004      	beq.n	8005090 <APPL_InputMapping+0x30>
 8005086:	f641 2202 	movw	r2, #6658	; 0x1a02
 800508a:	4293      	cmp	r3, r2
 800508c:	d007      	beq.n	800509e <APPL_InputMapping+0x3e>
 800508e:	e019      	b.n	80050c4 <APPL_InputMapping+0x64>
      {
		  /* TxPDO 1 */
		  case 0x1A00:
			 *pTmpData++ = SWAPWORD(((UINT16 *) &sDIInputs)[1]);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	1c9a      	adds	r2, r3, #2
 8005094:	60ba      	str	r2, [r7, #8]
 8005096:	4a14      	ldr	r2, [pc, #80]	; (80050e8 <APPL_InputMapping+0x88>)
 8005098:	8852      	ldrh	r2, [r2, #2]
 800509a:	801a      	strh	r2, [r3, #0]
			 break;
 800509c:	e012      	b.n	80050c4 <APPL_InputMapping+0x64>
		  /* TxPDO 3 */
		  case 0x1A02:
			 *pTmpData++ = SWAPWORD(((UINT16 *) &sAIInputs)[1]);
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	1c9a      	adds	r2, r3, #2
 80050a2:	60ba      	str	r2, [r7, #8]
 80050a4:	4a11      	ldr	r2, [pc, #68]	; (80050ec <APPL_InputMapping+0x8c>)
 80050a6:	8852      	ldrh	r2, [r2, #2]
 80050a8:	801a      	strh	r2, [r3, #0]
			 *pTmpData++ = SWAPWORD(((UINT16 *) &sAIInputs)[2]);
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	1c9a      	adds	r2, r3, #2
 80050ae:	60ba      	str	r2, [r7, #8]
 80050b0:	4a0e      	ldr	r2, [pc, #56]	; (80050ec <APPL_InputMapping+0x8c>)
 80050b2:	8892      	ldrh	r2, [r2, #4]
 80050b4:	801a      	strh	r2, [r3, #0]

			 //TODO:ADC2
			 *pTmpData++ = SWAPWORD(((UINT16 *) &sAIInputs)[3]);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	1c9a      	adds	r2, r3, #2
 80050ba:	60ba      	str	r2, [r7, #8]
 80050bc:	4a0b      	ldr	r2, [pc, #44]	; (80050ec <APPL_InputMapping+0x8c>)
 80050be:	88d2      	ldrh	r2, [r2, #6]
 80050c0:	801a      	strh	r2, [r3, #0]
			 break;
 80050c2:	bf00      	nop
   for (j = 0; j < sTxPDOassign.u16SubIndex0; j++)
 80050c4:	89fb      	ldrh	r3, [r7, #14]
 80050c6:	3301      	adds	r3, #1
 80050c8:	81fb      	strh	r3, [r7, #14]
 80050ca:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <APPL_InputMapping+0x84>)
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	89fa      	ldrh	r2, [r7, #14]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d3d0      	bcc.n	8005076 <APPL_InputMapping+0x16>
      }
   }
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	2000008c 	.word	0x2000008c
 80050e8:	20000094 	.word	0x20000094
 80050ec:	20000098 	.word	0x20000098

080050f0 <APPL_OutputMapping>:
/* the pragma interrupt_level is used to tell the compiler that these functions will not
   be called at the same time from the main function and the interrupt routine */
#pragma interrupt_level 1
#endif
void APPL_OutputMapping(UINT16* pData)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b085      	sub	sp, #20
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
    UINT16 j = 0;
 80050f8:	2300      	movs	r3, #0
 80050fa:	81fb      	strh	r3, [r7, #14]
    UINT16 *pTmpData = (UINT16 *)pData;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	60bb      	str	r3, [r7, #8]

    /* we go through all entries of the RxPDO Assign object to get the assigned RxPDOs */
    for (j = 0; j < sRxPDOassign.u16SubIndex0; j++)
 8005100:	2300      	movs	r3, #0
 8005102:	81fb      	strh	r3, [r7, #14]
 8005104:	e013      	b.n	800512e <APPL_OutputMapping+0x3e>
    {
        switch (sRxPDOassign.aEntries[j])
 8005106:	89fb      	ldrh	r3, [r7, #14]
 8005108:	4a0f      	ldr	r2, [pc, #60]	; (8005148 <APPL_OutputMapping+0x58>)
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4413      	add	r3, r2
 800510e:	885b      	ldrh	r3, [r3, #2]
 8005110:	461a      	mov	r2, r3
 8005112:	f241 6301 	movw	r3, #5633	; 0x1601
 8005116:	429a      	cmp	r2, r3
 8005118:	d106      	bne.n	8005128 <APPL_OutputMapping+0x38>
        {
        /* RxPDO 2 */
        case 0x1601:
            ((UINT16 *) &sDOOutputs)[1] = SWAPWORD(*pTmpData++);
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	1c9a      	adds	r2, r3, #2
 800511e:	60ba      	str	r2, [r7, #8]
 8005120:	4a0a      	ldr	r2, [pc, #40]	; (800514c <APPL_OutputMapping+0x5c>)
 8005122:	881b      	ldrh	r3, [r3, #0]
 8005124:	8013      	strh	r3, [r2, #0]
            break;
 8005126:	bf00      	nop
    for (j = 0; j < sRxPDOassign.u16SubIndex0; j++)
 8005128:	89fb      	ldrh	r3, [r7, #14]
 800512a:	3301      	adds	r3, #1
 800512c:	81fb      	strh	r3, [r7, #14]
 800512e:	4b06      	ldr	r3, [pc, #24]	; (8005148 <APPL_OutputMapping+0x58>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	89fa      	ldrh	r2, [r7, #14]
 8005134:	429a      	cmp	r2, r3
 8005136:	d3e6      	bcc.n	8005106 <APPL_OutputMapping+0x16>
        }
    }
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	20000088 	.word	0x20000088
 800514c:	200000a2 	.word	0x200000a2

08005150 <APPL_Application>:
/**
\brief    This function will called from the synchronisation ISR
            or from the mainloop if no synchronisation is supported
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_Application(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0

#if _STM32_IO4
    UINT16 analogValue;
#endif

    LED_1                        = sDOOutputs.bLED1;
 8005154:	4b5a      	ldr	r3, [pc, #360]	; (80052c0 <APPL_Application+0x170>)
 8005156:	789b      	ldrb	r3, [r3, #2]
 8005158:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800515c:	b2da      	uxtb	r2, r3
 800515e:	4b59      	ldr	r3, [pc, #356]	; (80052c4 <APPL_Application+0x174>)
 8005160:	601a      	str	r2, [r3, #0]
    LED_2                        = sDOOutputs.bLED2;
 8005162:	4b57      	ldr	r3, [pc, #348]	; (80052c0 <APPL_Application+0x170>)
 8005164:	789b      	ldrb	r3, [r3, #2]
 8005166:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800516a:	b2da      	uxtb	r2, r3
 800516c:	4b56      	ldr	r3, [pc, #344]	; (80052c8 <APPL_Application+0x178>)
 800516e:	601a      	str	r2, [r3, #0]
    LED_3                        = sDOOutputs.bLED3;
 8005170:	4b53      	ldr	r3, [pc, #332]	; (80052c0 <APPL_Application+0x170>)
 8005172:	789b      	ldrb	r3, [r3, #2]
 8005174:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005178:	b2da      	uxtb	r2, r3
 800517a:	4b54      	ldr	r3, [pc, #336]	; (80052cc <APPL_Application+0x17c>)
 800517c:	601a      	str	r2, [r3, #0]
    LED_4                        = sDOOutputs.bLED4;
 800517e:	4b50      	ldr	r3, [pc, #320]	; (80052c0 <APPL_Application+0x170>)
 8005180:	789b      	ldrb	r3, [r3, #2]
 8005182:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005186:	b2da      	uxtb	r2, r3
 8005188:	4b51      	ldr	r3, [pc, #324]	; (80052d0 <APPL_Application+0x180>)
 800518a:	601a      	str	r2, [r3, #0]
#if _STM32_IO8
    LED_5                        = sDOOutputs.bLED5;
 800518c:	4b4c      	ldr	r3, [pc, #304]	; (80052c0 <APPL_Application+0x170>)
 800518e:	789b      	ldrb	r3, [r3, #2]
 8005190:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005194:	b2da      	uxtb	r2, r3
 8005196:	4b4f      	ldr	r3, [pc, #316]	; (80052d4 <APPL_Application+0x184>)
 8005198:	601a      	str	r2, [r3, #0]
    LED_7                        = sDOOutputs.bLED7;
 800519a:	4b49      	ldr	r3, [pc, #292]	; (80052c0 <APPL_Application+0x170>)
 800519c:	789b      	ldrb	r3, [r3, #2]
 800519e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	4b4c      	ldr	r3, [pc, #304]	; (80052d8 <APPL_Application+0x188>)
 80051a6:	601a      	str	r2, [r3, #0]
    LED_6                        = sDOOutputs.bLED6;
 80051a8:	4b45      	ldr	r3, [pc, #276]	; (80052c0 <APPL_Application+0x170>)
 80051aa:	789b      	ldrb	r3, [r3, #2]
 80051ac:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	4b4a      	ldr	r3, [pc, #296]	; (80052dc <APPL_Application+0x18c>)
 80051b4:	601a      	str	r2, [r3, #0]
    LED_8                        = sDOOutputs.bLED8;
 80051b6:	4b42      	ldr	r3, [pc, #264]	; (80052c0 <APPL_Application+0x170>)
 80051b8:	789b      	ldrb	r3, [r3, #2]
 80051ba:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80051be:	b2da      	uxtb	r2, r3
 80051c0:	4b47      	ldr	r3, [pc, #284]	; (80052e0 <APPL_Application+0x190>)
 80051c2:	601a      	str	r2, [r3, #0]
//	else
//	{
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
//	}

    sDIInputs.bSwitch1    = SWITCH_1;
 80051c4:	4b47      	ldr	r3, [pc, #284]	; (80052e4 <APPL_Application+0x194>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	b2d9      	uxtb	r1, r3
 80051ce:	4a46      	ldr	r2, [pc, #280]	; (80052e8 <APPL_Application+0x198>)
 80051d0:	7893      	ldrb	r3, [r2, #2]
 80051d2:	f361 0300 	bfi	r3, r1, #0, #1
 80051d6:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch2    = SWITCH_2;
 80051d8:	4b44      	ldr	r3, [pc, #272]	; (80052ec <APPL_Application+0x19c>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0301 	and.w	r3, r3, #1
 80051e0:	b2d9      	uxtb	r1, r3
 80051e2:	4a41      	ldr	r2, [pc, #260]	; (80052e8 <APPL_Application+0x198>)
 80051e4:	7893      	ldrb	r3, [r2, #2]
 80051e6:	f361 0341 	bfi	r3, r1, #1, #1
 80051ea:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch3    = SWITCH_3;
 80051ec:	4b40      	ldr	r3, [pc, #256]	; (80052f0 <APPL_Application+0x1a0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	b2d9      	uxtb	r1, r3
 80051f6:	4a3c      	ldr	r2, [pc, #240]	; (80052e8 <APPL_Application+0x198>)
 80051f8:	7893      	ldrb	r3, [r2, #2]
 80051fa:	f361 0382 	bfi	r3, r1, #2, #1
 80051fe:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch4    = SWITCH_4;
 8005200:	4b3c      	ldr	r3, [pc, #240]	; (80052f4 <APPL_Application+0x1a4>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0301 	and.w	r3, r3, #1
 8005208:	b2d9      	uxtb	r1, r3
 800520a:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <APPL_Application+0x198>)
 800520c:	7893      	ldrb	r3, [r2, #2]
 800520e:	f361 03c3 	bfi	r3, r1, #3, #1
 8005212:	7093      	strb	r3, [r2, #2]
#if _STM32_IO8
    sDIInputs.bSwitch5    = SWITCH_5;
 8005214:	4b38      	ldr	r3, [pc, #224]	; (80052f8 <APPL_Application+0x1a8>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	b2d9      	uxtb	r1, r3
 800521e:	4a32      	ldr	r2, [pc, #200]	; (80052e8 <APPL_Application+0x198>)
 8005220:	7893      	ldrb	r3, [r2, #2]
 8005222:	f361 1304 	bfi	r3, r1, #4, #1
 8005226:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch6    = SWITCH_6;
 8005228:	4b34      	ldr	r3, [pc, #208]	; (80052fc <APPL_Application+0x1ac>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	b2d9      	uxtb	r1, r3
 8005232:	4a2d      	ldr	r2, [pc, #180]	; (80052e8 <APPL_Application+0x198>)
 8005234:	7893      	ldrb	r3, [r2, #2]
 8005236:	f361 1345 	bfi	r3, r1, #5, #1
 800523a:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch7    = SWITCH_7;
 800523c:	4b30      	ldr	r3, [pc, #192]	; (8005300 <APPL_Application+0x1b0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	b2d9      	uxtb	r1, r3
 8005246:	4a28      	ldr	r2, [pc, #160]	; (80052e8 <APPL_Application+0x198>)
 8005248:	7893      	ldrb	r3, [r2, #2]
 800524a:	f361 1386 	bfi	r3, r1, #6, #1
 800524e:	7093      	strb	r3, [r2, #2]
    sDIInputs.bSwitch8    = SWITCH_8;
 8005250:	4b2c      	ldr	r3, [pc, #176]	; (8005304 <APPL_Application+0x1b4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	b2d9      	uxtb	r1, r3
 800525a:	4a23      	ldr	r2, [pc, #140]	; (80052e8 <APPL_Application+0x198>)
 800525c:	7893      	ldrb	r3, [r2, #2]
 800525e:	f361 13c7 	bfi	r3, r1, #7, #1
 8005262:	7093      	strb	r3, [r2, #2]

//	sAIInputs.i16Analoginput  = uhADCxConvertedValue;
    extern uint16_t adc1Data[];
    extern uint16_t adc2Data[];

    sAIInputs.i16Analoginput  = adc1Data[0];
 8005264:	4b28      	ldr	r3, [pc, #160]	; (8005308 <APPL_Application+0x1b8>)
 8005266:	881b      	ldrh	r3, [r3, #0]
 8005268:	b21a      	sxth	r2, r3
 800526a:	4b28      	ldr	r3, [pc, #160]	; (800530c <APPL_Application+0x1bc>)
 800526c:	809a      	strh	r2, [r3, #4]
//    sAIInputs.i16Analoginput  = 1111;
    sAIInputs.i16Analoginput2 = adc2Data[0];
 800526e:	4b28      	ldr	r3, [pc, #160]	; (8005310 <APPL_Application+0x1c0>)
 8005270:	881b      	ldrh	r3, [r3, #0]
 8005272:	b21a      	sxth	r2, r3
 8005274:	4b25      	ldr	r3, [pc, #148]	; (800530c <APPL_Application+0x1bc>)
 8005276:	80da      	strh	r2, [r3, #6]

    /* we toggle the TxPDO Toggle after updating the data of the corresponding TxPDO */
    sAIInputs.bTxPDOToggle ^= 1;
 8005278:	4b24      	ldr	r3, [pc, #144]	; (800530c <APPL_Application+0x1bc>)
 800527a:	78db      	ldrb	r3, [r3, #3]
 800527c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005280:	b2db      	uxtb	r3, r3
 8005282:	f083 0301 	eor.w	r3, r3, #1
 8005286:	b2d9      	uxtb	r1, r3
 8005288:	4a20      	ldr	r2, [pc, #128]	; (800530c <APPL_Application+0x1bc>)
 800528a:	78d3      	ldrb	r3, [r2, #3]
 800528c:	f361 13c7 	bfi	r3, r1, #7, #1
 8005290:	70d3      	strb	r3, [r2, #3]

    /* we simulate a problem of the analog input, if the Switch4 is on in this example,
       in this case the TxPDO State has to set to indicate the problem to the master */
    if ( sDIInputs.bSwitch4 )
 8005292:	4b15      	ldr	r3, [pc, #84]	; (80052e8 <APPL_Application+0x198>)
 8005294:	789b      	ldrb	r3, [r3, #2]
 8005296:	f003 0308 	and.w	r3, r3, #8
 800529a:	b2db      	uxtb	r3, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	d005      	beq.n	80052ac <APPL_Application+0x15c>
        sAIInputs.bTxPDOState = 1;
 80052a0:	4a1a      	ldr	r2, [pc, #104]	; (800530c <APPL_Application+0x1bc>)
 80052a2:	78d3      	ldrb	r3, [r2, #3]
 80052a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052a8:	70d3      	strb	r3, [r2, #3]
    else
        sAIInputs.bTxPDOState = 0;
}
 80052aa:	e004      	b.n	80052b6 <APPL_Application+0x166>
        sAIInputs.bTxPDOState = 0;
 80052ac:	4a17      	ldr	r2, [pc, #92]	; (800530c <APPL_Application+0x1bc>)
 80052ae:	78d3      	ldrb	r3, [r2, #3]
 80052b0:	f36f 1386 	bfc	r3, #6, #1
 80052b4:	70d3      	strb	r3, [r2, #3]
}
 80052b6:	bf00      	nop
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	200000a0 	.word	0x200000a0
 80052c4:	424082b8 	.word	0x424082b8
 80052c8:	424082b4 	.word	0x424082b4
 80052cc:	424082b0 	.word	0x424082b0
 80052d0:	424082ac 	.word	0x424082ac
 80052d4:	42408284 	.word	0x42408284
 80052d8:	42410294 	.word	0x42410294
 80052dc:	42408280 	.word	0x42408280
 80052e0:	42410290 	.word	0x42410290
 80052e4:	42410230 	.word	0x42410230
 80052e8:	20000094 	.word	0x20000094
 80052ec:	4241022c 	.word	0x4241022c
 80052f0:	42410228 	.word	0x42410228
 80052f4:	42410224 	.word	0x42410224
 80052f8:	42410220 	.word	0x42410220
 80052fc:	4241021c 	.word	0x4241021c
 8005300:	42410218 	.word	0x42410218
 8005304:	4240823c 	.word	0x4240823c
 8005308:	200005e4 	.word	0x200005e4
 800530c:	20000098 	.word	0x20000098
 8005310:	200005e8 	.word	0x200005e8

08005314 <ReadObject0x1802>:
 \return    ABORTIDX_XXX

 \brief     Handles SDO read requests to TxPDO Parameter
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 ReadObject0x1802( UINT16 index, UINT8 subindex, UINT32 dataSize, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	60ba      	str	r2, [r7, #8]
 800531c:	607b      	str	r3, [r7, #4]
 800531e:	4603      	mov	r3, r0
 8005320:	81fb      	strh	r3, [r7, #14]
 8005322:	460b      	mov	r3, r1
 8005324:	737b      	strb	r3, [r7, #13]

    if(bCompleteAccess)
 8005326:	f897 3020 	ldrb.w	r3, [r7, #32]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <ReadObject0x1802+0x1e>
        return ABORTIDX_UNSUPPORTED_ACCESS;
 800532e:	2305      	movs	r3, #5
 8005330:	e038      	b.n	80053a4 <ReadObject0x1802+0x90>

    if(subindex == 0)
 8005332:	7b7b      	ldrb	r3, [r7, #13]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d104      	bne.n	8005342 <ReadObject0x1802+0x2e>
    {
        *pData = TxPDO1802Subindex0;
 8005338:	4b1c      	ldr	r3, [pc, #112]	; (80053ac <ReadObject0x1802+0x98>)
 800533a:	881a      	ldrh	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	801a      	strh	r2, [r3, #0]
 8005340:	e02f      	b.n	80053a2 <ReadObject0x1802+0x8e>
    }
    else if(subindex == 6)
 8005342:	7b7b      	ldrb	r3, [r7, #13]
 8005344:	2b06      	cmp	r3, #6
 8005346:	d108      	bne.n	800535a <ReadObject0x1802+0x46>
    {
        /*clear destination buffer (no excluded TxPDO set)*/
        if(dataSize > 0)
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d029      	beq.n	80053a2 <ReadObject0x1802+0x8e>
        {
            MBXMEMSET(pData,0x00,dataSize);
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	2100      	movs	r1, #0
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f006 fb8e 	bl	800ba74 <memset>
 8005358:	e023      	b.n	80053a2 <ReadObject0x1802+0x8e>
        }
    }
    else if(subindex == 7)
 800535a:	7b7b      	ldrb	r3, [r7, #13]
 800535c:	2b07      	cmp	r3, #7
 800535e:	d10d      	bne.n	800537c <ReadObject0x1802+0x68>
    {
        /*min size is one Byte*/
        UINT8 *pu8Data = (UINT8*)pData;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	613b      	str	r3, [r7, #16]

        //Reset Buffer
        *pu8Data = 0;
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	2200      	movs	r2, #0
 8005368:	701a      	strb	r2, [r3, #0]

        *pu8Data = sAIInputs.bTxPDOState;
 800536a:	4b11      	ldr	r3, [pc, #68]	; (80053b0 <ReadObject0x1802+0x9c>)
 800536c:	78db      	ldrb	r3, [r3, #3]
 800536e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005372:	b2db      	uxtb	r3, r3
 8005374:	461a      	mov	r2, r3
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	701a      	strb	r2, [r3, #0]
 800537a:	e012      	b.n	80053a2 <ReadObject0x1802+0x8e>
    }
    else if(subindex == 9)
 800537c:	7b7b      	ldrb	r3, [r7, #13]
 800537e:	2b09      	cmp	r3, #9
 8005380:	d10d      	bne.n	800539e <ReadObject0x1802+0x8a>
    {
        /*min size is one Byte*/
        UINT8 *pu8Data = (UINT8*)pData;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	617b      	str	r3, [r7, #20]

        //Reset Buffer
        *pu8Data = 0;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	2200      	movs	r2, #0
 800538a:	701a      	strb	r2, [r3, #0]

        *pu8Data = sAIInputs.bTxPDOToggle;
 800538c:	4b08      	ldr	r3, [pc, #32]	; (80053b0 <ReadObject0x1802+0x9c>)
 800538e:	78db      	ldrb	r3, [r3, #3]
 8005390:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005394:	b2db      	uxtb	r3, r3
 8005396:	461a      	mov	r2, r3
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	e001      	b.n	80053a2 <ReadObject0x1802+0x8e>
    }
    else
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 800539e:	2311      	movs	r3, #17
 80053a0:	e000      	b.n	80053a4 <ReadObject0x1802+0x90>

    return 0;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	20000034 	.word	0x20000034
 80053b0:	20000098 	.word	0x20000098

080053b4 <MainEtherCAT>:

int MainEtherCAT(void)
#else
void MainEtherCAT(void)
#endif
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
    /* initialize the Hardware and the EtherCAT Slave Controller */
    HW_Init();
 80053b8:	f000 f8f6 	bl	80055a8 <HW_Init>

    MainInit();
 80053bc:	f000 fece 	bl	800615c <MainInit>

    bRunApplication = TRUE;
 80053c0:	4b06      	ldr	r3, [pc, #24]	; (80053dc <MainEtherCAT+0x28>)
 80053c2:	2201      	movs	r2, #1
 80053c4:	701a      	strb	r2, [r3, #0]

    do
    {

        MainLoop();
 80053c6:	f000 feeb 	bl	80061a0 <MainLoop>

    } while (bRunApplication == TRUE);
 80053ca:	4b04      	ldr	r3, [pc, #16]	; (80053dc <MainEtherCAT+0x28>)
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d0f9      	beq.n	80053c6 <MainEtherCAT+0x12>

    HW_Release();
 80053d2:	f000 f91d 	bl	8005610 <HW_Release>
#if _STM32_IO8
    return 0;
 80053d6:	2300      	movs	r3, #0
#endif
}
 80053d8:	4618      	mov	r0, r3
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	20000b74 	.word	0x20000b74

080053e0 <__NVIC_EnableIRQ>:
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	4603      	mov	r3, r0
 80053e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	db0b      	blt.n	800540a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	f003 021f 	and.w	r2, r3, #31
 80053f8:	4907      	ldr	r1, [pc, #28]	; (8005418 <__NVIC_EnableIRQ+0x38>)
 80053fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053fe:	095b      	lsrs	r3, r3, #5
 8005400:	2001      	movs	r0, #1
 8005402:	fa00 f202 	lsl.w	r2, r0, r2
 8005406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800540a:	bf00      	nop
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	e000e100 	.word	0xe000e100

0800541c <__NVIC_DisableIRQ>:
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	4603      	mov	r3, r0
 8005424:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800542a:	2b00      	cmp	r3, #0
 800542c:	db12      	blt.n	8005454 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800542e:	79fb      	ldrb	r3, [r7, #7]
 8005430:	f003 021f 	and.w	r2, r3, #31
 8005434:	490a      	ldr	r1, [pc, #40]	; (8005460 <__NVIC_DisableIRQ+0x44>)
 8005436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800543a:	095b      	lsrs	r3, r3, #5
 800543c:	2001      	movs	r0, #1
 800543e:	fa00 f202 	lsl.w	r2, r0, r2
 8005442:	3320      	adds	r3, #32
 8005444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005448:	f3bf 8f4f 	dsb	sy
}
 800544c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800544e:	f3bf 8f6f 	isb	sy
}
 8005452:	bf00      	nop
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	e000e100 	.word	0xe000e100

08005464 <WR_CMD>:

#define	SELECT_SPI		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET)
#define DESELECT_SPI	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET)

uint8_t WR_CMD (uint8_t cmd)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af02      	add	r7, sp, #8
 800546a:	4603      	mov	r3, r0
 800546c:	71fb      	strb	r3, [r7, #7]
	uint8_t rxData = 0;
 800546e:	2300      	movs	r3, #0
 8005470:	73fb      	strb	r3, [r7, #15]

//	SELECT_SPI;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t *)&cmd, (uint8_t *)&rxData, 1, 100);
 8005472:	f107 020f 	add.w	r2, r7, #15
 8005476:	1df9      	adds	r1, r7, #7
 8005478:	2364      	movs	r3, #100	; 0x64
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	2301      	movs	r3, #1
 800547e:	4804      	ldr	r0, [pc, #16]	; (8005490 <WR_CMD+0x2c>)
 8005480:	f7fe fcc9 	bl	8003e16 <HAL_SPI_TransmitReceive>
//	DESELECT_SPI;

	return rxData;
 8005484:	7bfb      	ldrb	r3, [r7, #15]
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	2000073c 	.word	0x2000073c

08005494 <GetInterruptRegister>:

        The first two bytes of an access to the EtherCAT ASIC always deliver the AL_Event register (0x220).
        It will be saved in the global "EscALEvent"
*////////////////////////////////////////////////////////////////////////////////////////
static void GetInterruptRegister(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005498:	b672      	cpsid	i
}
 800549a:	bf00      	nop
#if AL_EVENT_ENABLED
    DISABLE_AL_EVENT_INT;
#endif

    /* select the SPI */
    SELECT_SPI;
 800549c:	2200      	movs	r2, #0
 800549e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054a2:	4809      	ldr	r0, [pc, #36]	; (80054c8 <GetInterruptRegister+0x34>)
 80054a4:	f7fd fe38 	bl	8003118 <HAL_GPIO_WritePin>

	 HW_EscReadIsr((MEM_ADDR *)&EscALEvent.Word, 0x220, 2);
 80054a8:	2202      	movs	r2, #2
 80054aa:	f44f 7108 	mov.w	r1, #544	; 0x220
 80054ae:	4807      	ldr	r0, [pc, #28]	; (80054cc <GetInterruptRegister+0x38>)
 80054b0:	f000 f8fe 	bl	80056b0 <HW_EscReadIsr>

	/* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */
	DESELECT_SPI;
 80054b4:	2201      	movs	r2, #1
 80054b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054ba:	4803      	ldr	r0, [pc, #12]	; (80054c8 <GetInterruptRegister+0x34>)
 80054bc:	f7fd fe2c 	bl	8003118 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80054c0:	b662      	cpsie	i
}
 80054c2:	bf00      	nop
#if AL_EVENT_ENABLED
    ENABLE_AL_EVENT_INT;
#endif

}
 80054c4:	bf00      	nop
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40020400 	.word	0x40020400
 80054cc:	20000b60 	.word	0x20000b60

080054d0 <ISR_GetInterruptRegister>:
*////////////////////////////////////////////////////////////////////////////////////////
#if !INTERRUPTS_SUPPORTED
#define ISR_GetInterruptRegister GetInterruptRegister
#else
static void ISR_GetInterruptRegister(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
    /* SPI should be deactivated to interrupt a possible transmission */
    DESELECT_SPI;
 80054d4:	2201      	movs	r2, #1
 80054d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054da:	480b      	ldr	r0, [pc, #44]	; (8005508 <ISR_GetInterruptRegister+0x38>)
 80054dc:	f7fd fe1c 	bl	8003118 <HAL_GPIO_WritePin>

    /* select the SPI */
    SELECT_SPI;
 80054e0:	2200      	movs	r2, #0
 80054e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054e6:	4808      	ldr	r0, [pc, #32]	; (8005508 <ISR_GetInterruptRegister+0x38>)
 80054e8:	f7fd fe16 	bl	8003118 <HAL_GPIO_WritePin>

    HW_EscReadIsr((MEM_ADDR *)&EscALEvent.Word, 0x220, 2);
 80054ec:	2202      	movs	r2, #2
 80054ee:	f44f 7108 	mov.w	r1, #544	; 0x220
 80054f2:	4806      	ldr	r0, [pc, #24]	; (800550c <ISR_GetInterruptRegister+0x3c>)
 80054f4:	f000 f8dc 	bl	80056b0 <HW_EscReadIsr>

	/* 	if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
		done here */

    DESELECT_SPI;
 80054f8:	2201      	movs	r2, #1
 80054fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054fe:	4802      	ldr	r0, [pc, #8]	; (8005508 <ISR_GetInterruptRegister+0x38>)
 8005500:	f7fd fe0a 	bl	8003118 <HAL_GPIO_WritePin>
}
 8005504:	bf00      	nop
 8005506:	bd80      	pop	{r7, pc}
 8005508:	40020400 	.word	0x40020400
 800550c:	20000b60 	.word	0x20000b60

08005510 <AddressingEsc>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
 \brief The function addresses the EtherCAT ASIC via SPI for a following SPI access.
*////////////////////////////////////////////////////////////////////////////////////////
static void AddressingEsc( UINT16 Address, UINT8 Command )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	460a      	mov	r2, r1
 800551a:	80fb      	strh	r3, [r7, #6]
 800551c:	4613      	mov	r3, r2
 800551e:	717b      	strb	r3, [r7, #5]
    UBYTETOWORD tmp;

//    VARVOLATILE UINT8 dummy;

    tmp.Word = ( Address << 3 ) | Command;
 8005520:	88fb      	ldrh	r3, [r7, #6]
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	b21a      	sxth	r2, r3
 8005526:	797b      	ldrb	r3, [r7, #5]
 8005528:	b21b      	sxth	r3, r3
 800552a:	4313      	orrs	r3, r2
 800552c:	b21b      	sxth	r3, r3
 800552e:	b29b      	uxth	r3, r3
 8005530:	81bb      	strh	r3, [r7, #12]
    /* select the SPI */
    SELECT_SPI;
 8005532:	2200      	movs	r2, #0
 8005534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005538:	4807      	ldr	r0, [pc, #28]	; (8005558 <AddressingEsc+0x48>)
 800553a:	f7fd fded 	bl	8003118 <HAL_GPIO_WritePin>

    /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
       the transmission shall be started */
    /* send the first address/command byte to the ESC */
//	dummy = WR_CMD(tmp.Byte[1]);
	WR_CMD(tmp.Byte[1]);
 800553e:	7b7b      	ldrb	r3, [r7, #13]
 8005540:	4618      	mov	r0, r3
 8005542:	f7ff ff8f 	bl	8005464 <WR_CMD>
    /* send the second address/command byte to the ESC */

//	dummy =	WR_CMD(tmp.Byte[0]);
	WR_CMD(tmp.Byte[0]);
 8005546:	7b3b      	ldrb	r3, [r7, #12]
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff ff8b 	bl	8005464 <WR_CMD>
    /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */
}
 800554e:	bf00      	nop
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	40020400 	.word	0x40020400

0800555c <ISR_AddressingEsc>:

#if !INTERRUPTS_SUPPORTED
#define ISR_AddressingEsc AddressingEsc
#else
static void ISR_AddressingEsc( UINT16 Address, UINT8 Command )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	4603      	mov	r3, r0
 8005564:	460a      	mov	r2, r1
 8005566:	80fb      	strh	r3, [r7, #6]
 8005568:	4613      	mov	r3, r2
 800556a:	717b      	strb	r3, [r7, #5]
//    VARVOLATILE UINT8 dummy;

    UBYTETOWORD tmp;
    tmp.Word = ( Address << 3 ) | Command;
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	00db      	lsls	r3, r3, #3
 8005570:	b21a      	sxth	r2, r3
 8005572:	797b      	ldrb	r3, [r7, #5]
 8005574:	b21b      	sxth	r3, r3
 8005576:	4313      	orrs	r3, r2
 8005578:	b21b      	sxth	r3, r3
 800557a:	b29b      	uxth	r3, r3
 800557c:	81bb      	strh	r3, [r7, #12]

    /* select the SPI */
    SELECT_SPI;
 800557e:	2200      	movs	r2, #0
 8005580:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005584:	4807      	ldr	r0, [pc, #28]	; (80055a4 <ISR_AddressingEsc+0x48>)
 8005586:	f7fd fdc7 	bl	8003118 <HAL_GPIO_WritePin>
    /* there have to be at least 15 ns after the SPI1_SEL signal was active (0) before
      the transmission shall be started */

    /* send the first address/command byte to the ESC */
//	dummy = WR_CMD(tmp.Byte[1]);
	WR_CMD(tmp.Byte[1]);
 800558a:	7b7b      	ldrb	r3, [r7, #13]
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff ff69 	bl	8005464 <WR_CMD>
   /* send the second address/command byte to the ESC */

//	dummy = WR_CMD(tmp.Byte[0]);
	WR_CMD(tmp.Byte[0]);
 8005592:	7b3b      	ldrb	r3, [r7, #12]
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff ff65 	bl	8005464 <WR_CMD>
    /* if the SPI transmission rate is higher than 15 MBaud, the Busy detection shall be
       done here */
}
 800559a:	bf00      	nop
 800559c:	3710      	adds	r7, #16
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40020400 	.word	0x40020400

080055a8 <HW_Init>:
\return     0 if initialization was successful

 \brief    This function intialize the Process Data Interface (PDI) and the host controller.
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 HW_Init(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
/*initialize ADC configration*/
//	ADC_Configuration();

	do
    {
        intMask = 0x93;
 80055ae:	2393      	movs	r3, #147	; 0x93
 80055b0:	80fb      	strh	r3, [r7, #6]
        HW_EscWriteWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 80055b2:	1dbb      	adds	r3, r7, #6
 80055b4:	2202      	movs	r2, #2
 80055b6:	f44f 7101 	mov.w	r1, #516	; 0x204
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 f8ac 	bl	8005718 <HW_EscWrite>
        intMask = 0;
 80055c0:	2300      	movs	r3, #0
 80055c2:	80fb      	strh	r3, [r7, #6]
        HW_EscReadWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 80055c4:	1dbb      	adds	r3, r7, #6
 80055c6:	2202      	movs	r2, #2
 80055c8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80055cc:	4618      	mov	r0, r3
 80055ce:	f000 f83b 	bl	8005648 <HW_EscRead>

    } while (intMask != 0x93);
 80055d2:	88fb      	ldrh	r3, [r7, #6]
 80055d4:	2b93      	cmp	r3, #147	; 0x93
 80055d6:	d1ea      	bne.n	80055ae <HW_Init+0x6>

	intMask = 0x00;
 80055d8:	2300      	movs	r3, #0
 80055da:	80fb      	strh	r3, [r7, #6]

    HW_EscWriteDWord(intMask, ESC_AL_EVENTMASK_OFFSET);
 80055dc:	1dbb      	adds	r3, r7, #6
 80055de:	2204      	movs	r2, #4
 80055e0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80055e4:	4618      	mov	r0, r3
 80055e6:	f000 f897 	bl	8005718 <HW_EscWrite>

#if AL_EVENT_ENABLED
//    INIT_ESC_INT;
    ENABLE_ESC_INT();
 80055ea:	2017      	movs	r0, #23
 80055ec:	f7ff fef8 	bl	80053e0 <__NVIC_EnableIRQ>

#if DC_SUPPORTED && _STM32_IO8
//    INIT_SYNC0_INT
//    INIT_SYNC1_INT

    ENABLE_SYNC0_INT;
 80055f0:	2006      	movs	r0, #6
 80055f2:	f7ff fef5 	bl	80053e0 <__NVIC_EnableIRQ>
    ENABLE_SYNC1_INT;
 80055f6:	2007      	movs	r0, #7
 80055f8:	f7ff fef2 	bl	80053e0 <__NVIC_EnableIRQ>
#endif

//    INIT_ECAT_TIMER;
    START_ECAT_TIMER;
 80055fc:	201c      	movs	r0, #28
 80055fe:	f7ff feef 	bl	80053e0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8005602:	b662      	cpsie	i
}
 8005604:	bf00      	nop
#if INTERRUPTS_SUPPORTED
    /* enable all interrupts */
    ENABLE_GLOBAL_INT;
#endif

    return 0;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <HW_Release>:
/**
 \brief    This function shall be implemented if hardware resources need to be release
        when the sample application stops
*////////////////////////////////////////////////////////////////////////////////////////
void HW_Release(void)
{
 8005610:	b480      	push	{r7}
 8005612:	af00      	add	r7, sp, #0

}
 8005614:	bf00      	nop
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
	...

08005620 <HW_GetALEventRegister>:
 \return    first two Bytes of ALEvent register (0x220)

 \brief  This function gets the current content of ALEvent register
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 HW_GetALEventRegister(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	af00      	add	r7, sp, #0
    GetInterruptRegister();
 8005624:	f7ff ff36 	bl	8005494 <GetInterruptRegister>
    return EscALEvent.Word;
 8005628:	4b01      	ldr	r3, [pc, #4]	; (8005630 <HW_GetALEventRegister+0x10>)
 800562a:	881b      	ldrh	r3, [r3, #0]
}
 800562c:	4618      	mov	r0, r3
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000b60 	.word	0x20000b60

08005634 <HW_GetALEventRegister_Isr>:
   be called at the same time from the main function and the interrupt routine */
//#pragma interrupt_level 1
#endif

UINT16 HW_GetALEventRegister_Isr(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
     ISR_GetInterruptRegister();
 8005638:	f7ff ff4a 	bl	80054d0 <ISR_GetInterruptRegister>
    return EscALEvent.Word;
 800563c:	4b01      	ldr	r3, [pc, #4]	; (8005644 <HW_GetALEventRegister_Isr+0x10>)
 800563e:	881b      	ldrh	r3, [r3, #0]
}
 8005640:	4618      	mov	r0, r3
 8005642:	bd80      	pop	{r7, pc}
 8005644:	20000b60 	.word	0x20000b60

08005648 <HW_EscRead>:
 \param Len            Access size in Bytes.

 \brief  This function operates the SPI read access to the EtherCAT ASIC.
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscRead( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	460b      	mov	r3, r1
 8005652:	807b      	strh	r3, [r7, #2]
 8005654:	4613      	mov	r3, r2
 8005656:	803b      	strh	r3, [r7, #0]
    /* HBu 24.01.06: if the SPI will be read by an interrupt routine too the
                     mailbox reading may be interrupted but an interrupted
                     reading will remain in a SPI transmission fault that will
                     reset the internal Sync Manager status. Therefore the reading
                     will be divided in 1-byte reads with disabled interrupt */
    UINT16 i = Len;
 8005658:	883b      	ldrh	r3, [r7, #0]
 800565a:	81fb      	strh	r3, [r7, #14]
    UINT8 *pTmpData = (UINT8 *)pData;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	60bb      	str	r3, [r7, #8]

    /* loop for all bytes to be read */
    while ( i-- > 0 )
 8005660:	e019      	b.n	8005696 <HW_EscRead+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8005662:	b672      	cpsid	i
}
 8005664:	bf00      	nop
           in that case the status flag will indicate an error because
           the reading operation was interrupted without setting the last
           sent byte to 0xFF */
        DISABLE_AL_EVENT_INT;
#endif
         AddressingEsc( Address, ESC_RD );
 8005666:	887b      	ldrh	r3, [r7, #2]
 8005668:	2102      	movs	r1, #2
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff ff50 	bl	8005510 <AddressingEsc>

        /* when reading the last byte the DI pin shall be 1 */
			*pTmpData++= WR_CMD(0xFF);
 8005670:	68bc      	ldr	r4, [r7, #8]
 8005672:	1c63      	adds	r3, r4, #1
 8005674:	60bb      	str	r3, [r7, #8]
 8005676:	20ff      	movs	r0, #255	; 0xff
 8005678:	f7ff fef4 	bl	8005464 <WR_CMD>
 800567c:	4603      	mov	r3, r0
 800567e:	7023      	strb	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005680:	b662      	cpsie	i
}
 8005682:	bf00      	nop
   #if AL_EVENT_ENABLED
        ENABLE_AL_EVENT_INT;
#endif
        /* there has to be at least 15 ns + CLK/2 after the transmission is finished
           before the SPI1_SEL signal shall be 1 */
        DESELECT_SPI;
 8005684:	2201      	movs	r2, #1
 8005686:	f44f 7180 	mov.w	r1, #256	; 0x100
 800568a:	4808      	ldr	r0, [pc, #32]	; (80056ac <HW_EscRead+0x64>)
 800568c:	f7fd fd44 	bl	8003118 <HAL_GPIO_WritePin>
        /* next address */
        Address++;
 8005690:	887b      	ldrh	r3, [r7, #2]
 8005692:	3301      	adds	r3, #1
 8005694:	807b      	strh	r3, [r7, #2]
    while ( i-- > 0 )
 8005696:	89fb      	ldrh	r3, [r7, #14]
 8005698:	1e5a      	subs	r2, r3, #1
 800569a:	81fa      	strh	r2, [r7, #14]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e0      	bne.n	8005662 <HW_EscRead+0x1a>
//        /* reset transmission flag */
//        SPI1_IF = 0;
    }
}
 80056a0:	bf00      	nop
 80056a2:	bf00      	nop
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd90      	pop	{r4, r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40020400 	.word	0x40020400

080056b0 <HW_EscReadIsr>:
/* the pragma interrupt_level is used to tell the compiler that these functions will not
   be called at the same time from the main function and the interrupt routine */
//#pragma interrupt_level 1
#endif
void HW_EscReadIsr( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 80056b0:	b590      	push	{r4, r7, lr}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	460b      	mov	r3, r1
 80056ba:	807b      	strh	r3, [r7, #2]
 80056bc:	4613      	mov	r3, r2
 80056be:	803b      	strh	r3, [r7, #0]
    UINT16 i = Len;
 80056c0:	883b      	ldrh	r3, [r7, #0]
 80056c2:	81fb      	strh	r3, [r7, #14]
    UINT8 data = 0;
 80056c4:	2300      	movs	r3, #0
 80056c6:	737b      	strb	r3, [r7, #13]

    UINT8 *pTmpData = (UINT8 *)pData;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	60bb      	str	r3, [r7, #8]

    /* send the address and command to the ESC */
     ISR_AddressingEsc( Address, ESC_RD );
 80056cc:	887b      	ldrh	r3, [r7, #2]
 80056ce:	2102      	movs	r1, #2
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7ff ff43 	bl	800555c <ISR_AddressingEsc>
    /* loop for all bytes to be read */
    while ( i-- > 0 )
 80056d6:	e00d      	b.n	80056f4 <HW_EscReadIsr+0x44>
    {
        if ( i == 0 )
 80056d8:	89fb      	ldrh	r3, [r7, #14]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <HW_EscReadIsr+0x32>
        {
            /* when reading the last byte the DI pin shall be 1 */
            data = 0xFF;
 80056de:	23ff      	movs	r3, #255	; 0xff
 80056e0:	737b      	strb	r3, [r7, #13]
        }

		*pTmpData++= WR_CMD(data);
 80056e2:	68bc      	ldr	r4, [r7, #8]
 80056e4:	1c63      	adds	r3, r4, #1
 80056e6:	60bb      	str	r3, [r7, #8]
 80056e8:	7b7b      	ldrb	r3, [r7, #13]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff feba 	bl	8005464 <WR_CMD>
 80056f0:	4603      	mov	r3, r0
 80056f2:	7023      	strb	r3, [r4, #0]
    while ( i-- > 0 )
 80056f4:	89fb      	ldrh	r3, [r7, #14]
 80056f6:	1e5a      	subs	r2, r3, #1
 80056f8:	81fa      	strh	r2, [r7, #14]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1ec      	bne.n	80056d8 <HW_EscReadIsr+0x28>
    }

    /* there has to be at least 15 ns + CLK/2 after the transmission is finished
       before the SPI1_SEL signal shall be 1 */
    DESELECT_SPI;
 80056fe:	2201      	movs	r2, #1
 8005700:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005704:	4803      	ldr	r0, [pc, #12]	; (8005714 <HW_EscReadIsr+0x64>)
 8005706:	f7fd fd07 	bl	8003118 <HAL_GPIO_WritePin>
}
 800570a:	bf00      	nop
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	bd90      	pop	{r4, r7, pc}
 8005712:	bf00      	nop
 8005714:	40020400 	.word	0x40020400

08005718 <HW_EscWrite>:
 \param Len            Access size in Bytes.

  \brief  This function operates the SPI write access to the EtherCAT ASIC.
*////////////////////////////////////////////////////////////////////////////////////////
void HW_EscWrite( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	460b      	mov	r3, r1
 8005722:	807b      	strh	r3, [r7, #2]
 8005724:	4613      	mov	r3, r2
 8005726:	803b      	strh	r3, [r7, #0]
	UINT16 i = Len;
 8005728:	883b      	ldrh	r3, [r7, #0]
 800572a:	81fb      	strh	r3, [r7, #14]
//    VARVOLATILE UINT8 dummy;

	UINT8 *pTmpData = (UINT8 *)pData;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60bb      	str	r3, [r7, #8]

	/* loop for all bytes to be written */
	while ( i-- > 0 )
 8005730:	e018      	b.n	8005764 <HW_EscWrite+0x4c>
  __ASM volatile ("cpsid i" : : : "memory");
 8005732:	b672      	cpsid	i
}
 8005734:	bf00      	nop
		/* the reading of data from the ESC can be interrupted by the
		   AL Event ISR, so every byte will be written separate */
		DISABLE_AL_EVENT_INT;
	#endif
		/* HBu 24.01.06: wrong parameter ESC_RD */
		 AddressingEsc( Address, ESC_WR );
 8005736:	887b      	ldrh	r3, [r7, #2]
 8005738:	2104      	movs	r1, #4
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff fee8 	bl	8005510 <AddressingEsc>

		/* enable the ESC interrupt to get the AL Event ISR the chance to interrupt */
		/* SPI1_BUF must be read, otherwise the module will not transfer the next received data from SPIxSR to SPIxRXB.*/
	//			dummy= WR_CMD(*pTmpData++);
		WR_CMD(*pTmpData++);
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	60ba      	str	r2, [r7, #8]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff fe8b 	bl	8005464 <WR_CMD>
  __ASM volatile ("cpsie i" : : : "memory");
 800574e:	b662      	cpsie	i
}
 8005750:	bf00      	nop

	#if AL_EVENT_ENABLED
		ENABLE_AL_EVENT_INT;
	#endif

		DESELECT_SPI;
 8005752:	2201      	movs	r2, #1
 8005754:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005758:	4807      	ldr	r0, [pc, #28]	; (8005778 <HW_EscWrite+0x60>)
 800575a:	f7fd fcdd 	bl	8003118 <HAL_GPIO_WritePin>
		/* next address */
		Address++;
 800575e:	887b      	ldrh	r3, [r7, #2]
 8005760:	3301      	adds	r3, #1
 8005762:	807b      	strh	r3, [r7, #2]
	while ( i-- > 0 )
 8005764:	89fb      	ldrh	r3, [r7, #14]
 8005766:	1e5a      	subs	r2, r3, #1
 8005768:	81fa      	strh	r2, [r7, #14]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e1      	bne.n	8005732 <HW_EscWrite+0x1a>
	}
}
 800576e:	bf00      	nop
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40020400 	.word	0x40020400

0800577c <HW_EscWriteIsr>:
/* the pragma interrupt_level is used to tell the compiler that these functions will not
   be called at the same time from the main function and the interrupt routine */
//#pragma interrupt_level 1
#endif
void HW_EscWriteIsr( MEM_ADDR *pData, UINT16 Address, UINT16 Len )
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	460b      	mov	r3, r1
 8005786:	807b      	strh	r3, [r7, #2]
 8005788:	4613      	mov	r3, r2
 800578a:	803b      	strh	r3, [r7, #0]
	UINT16 i = Len;
 800578c:	883b      	ldrh	r3, [r7, #0]
 800578e:	81fb      	strh	r3, [r7, #14]
//    VARVOLATILE UINT16 dummy;
	UINT8 *pTmpData = (UINT8 *)pData;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	60bb      	str	r3, [r7, #8]

	/* send the address and command to the ESC */
	ISR_AddressingEsc( Address, ESC_WR );
 8005794:	887b      	ldrh	r3, [r7, #2]
 8005796:	2104      	movs	r1, #4
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff fedf 	bl	800555c <ISR_AddressingEsc>

	/* loop for all bytes to be written */
	while ( i-- > 0 )
 800579e:	e007      	b.n	80057b0 <HW_EscWriteIsr+0x34>
	{
		/* start transmission */
	//			dummy= WR_CMD(*pTmpData);
		WR_CMD(*pTmpData);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7ff fe5d 	bl	8005464 <WR_CMD>
		/* increment data pointer */
		pTmpData++;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	3301      	adds	r3, #1
 80057ae:	60bb      	str	r3, [r7, #8]
	while ( i-- > 0 )
 80057b0:	89fb      	ldrh	r3, [r7, #14]
 80057b2:	1e5a      	subs	r2, r3, #1
 80057b4:	81fa      	strh	r2, [r7, #14]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f2      	bne.n	80057a0 <HW_EscWriteIsr+0x24>
	}

	/* there has to be at least 15 ns + CLK/2 after the transmission is finished
	   before the SPI1_SEL signal shall be 1 */
	DESELECT_SPI;
 80057ba:	2201      	movs	r2, #1
 80057bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057c0:	4803      	ldr	r0, [pc, #12]	; (80057d0 <HW_EscWriteIsr+0x54>)
 80057c2:	f7fd fca9 	bl	8003118 <HAL_GPIO_WritePin>
}
 80057c6:	bf00      	nop
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40020400 	.word	0x40020400

080057d4 <EXTI9_5_IRQHandler>:
//void HWISR_EcatIsr(void)
void EcatIsr(void)
#else
void EcatIsr(void)		//void __attribute__ ((__interrupt__, no_auto_psv)) EscIsr(void)
#endif
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
	PDI_Isr();
 80057d8:	f000 fb4c 	bl	8005e74 <PDI_Isr>

    /* reset the interrupt flag */
	ACK_ESC_INT;
 80057dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80057e0:	f7fd fcb4 	bl	800314c <HAL_GPIO_EXTI_IRQHandler>
}
 80057e4:	bf00      	nop
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <EXTI0_IRQHandler>:
/**
 \brief    Interrupt service routine for the interrupts from SYNC0
*////////////////////////////////////////////////////////////////////////////////////////

void Sync0Isr(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
    Sync0_Isr();
 80057ec:	f000 fbea 	bl	8005fc4 <Sync0_Isr>
    /* reset the interrupt flag */

    ACK_SYNC0_INT;
 80057f0:	4b02      	ldr	r3, [pc, #8]	; (80057fc <EXTI0_IRQHandler+0x14>)
 80057f2:	2201      	movs	r2, #1
 80057f4:	615a      	str	r2, [r3, #20]
}
 80057f6:	bf00      	nop
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	40013c00 	.word	0x40013c00

08005800 <EXTI1_IRQHandler>:
/**
 \brief    Interrupt service routine for the interrupts from SYNC1
*////////////////////////////////////////////////////////////////////////////////////////

void Sync1Isr(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	af00      	add	r7, sp, #0
	Sync1_Isr();
 8005804:	f000 fc88 	bl	8006118 <Sync1_Isr>
	/* reset the interrupt flag */

	ACK_SYNC1_INT;
 8005808:	4b02      	ldr	r3, [pc, #8]	; (8005814 <EXTI1_IRQHandler+0x14>)
 800580a:	2202      	movs	r2, #2
 800580c:	615a      	str	r2, [r3, #20]
}
 800580e:	bf00      	nop
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	40013c00 	.word	0x40013c00

08005818 <TIM2_IRQHandler>:
#endif

#if _STM32_IO8 && ECAT_TIMER_INT
// Timer 2 ISR (0.1ms)
void TimerIsr(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
	DISABLE_ESC_INT();
 800581c:	2017      	movs	r0, #23
 800581e:	f7ff fdfd 	bl	800541c <__NVIC_DisableIRQ>

	ECAT_CheckTimer();
 8005822:	f000 fa8f 	bl	8005d44 <ECAT_CheckTimer>

	ECAT_TIMER_ACK_INT;
 8005826:	4b05      	ldr	r3, [pc, #20]	; (800583c <TIM2_IRQHandler+0x24>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f06f 0201 	mvn.w	r2, #1
 800582e:	611a      	str	r2, [r3, #16]

	ENABLE_ESC_INT();
 8005830:	2017      	movs	r0, #23
 8005832:	f7ff fdd5 	bl	80053e0 <__NVIC_EnableIRQ>
}
 8005836:	bf00      	nop
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	200009e8 	.word	0x200009e8

08005840 <COE_GetObjectDictionary>:
/**

 \brief    returns the pointer to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
OBJCONST TOBJECT OBJMEM * COE_GetObjectDictionary(void)
{
 8005840:	b480      	push	{r7}
 8005842:	af00      	add	r7, sp, #0
    return (OBJCONST TOBJECT OBJMEM *) ObjDicList;
 8005844:	4b03      	ldr	r3, [pc, #12]	; (8005854 <COE_GetObjectDictionary+0x14>)
 8005846:	681b      	ldr	r3, [r3, #0]
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	200005d8 	.word	0x200005d8

08005858 <COE_ObjInit>:
/**
 \brief     This function initialize the several objects
*////////////////////////////////////////////////////////////////////////////////////////

void COE_ObjInit(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0

    /* initialize the Sync Manager Output parameter object 0x1C32 */

    sSyncManOutPar.subindex0         = 32;
 800585e:	4b34      	ldr	r3, [pc, #208]	; (8005930 <COE_ObjInit+0xd8>)
 8005860:	2220      	movs	r2, #32
 8005862:	801a      	strh	r2, [r3, #0]
      from the master to switch between ECAT FreeRun and ECAT Synchron Mode
        if the slave supports both modes,
        in DC mode (selected by the DC registers) this value will be overwritten
        with SYNCTYPE_DCSYNC0 or SYNCTYPE_DCSYNC1 */
     /*default mode is ECAT Synchron Mode */
    sSyncManOutPar.u16SyncType     = SYNCTYPE_FREERUN;
 8005864:	4b32      	ldr	r3, [pc, #200]	; (8005930 <COE_ObjInit+0xd8>)
 8005866:	2200      	movs	r2, #0
 8005868:	805a      	strh	r2, [r3, #2]
    /* subindex 2 contains the cycle time of the application,
       in ECAT FreeRun mode it could be used for a timer interrupt to run the application,
        in ECAT Synchron mode it could be written from the master with its local cycle time
        that the slave can check if this cycle time is supported,
        in DC Mode this value will be overwritten with the DC cycle time register */
    sSyncManOutPar.u32CycleTime     = 0;
 800586a:	4b31      	ldr	r3, [pc, #196]	; (8005930 <COE_ObjInit+0xd8>)
 800586c:	2200      	movs	r2, #0
 800586e:	605a      	str	r2, [r3, #4]
    /* only for DC Mode important: the subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the outputs are put to the hardware to allow the
        master a very exactly calculation of delay times*/
    sSyncManOutPar.u32ShiftTime     = 0;
 8005870:	4b2f      	ldr	r3, [pc, #188]	; (8005930 <COE_ObjInit+0xd8>)
 8005872:	2200      	movs	r2, #0
 8005874:	609a      	str	r2, [r3, #8]

    /* the subindex 4 contains the supported synchronization types */

    sSyncManOutPar.u16SyncTypesSupported    = SYNCTYPE_FREERUNSUPP            /* ECAT FreeRun Mode is supported */
 8005876:	4b2e      	ldr	r3, [pc, #184]	; (8005930 <COE_ObjInit+0xd8>)
 8005878:	f244 021f 	movw	r2, #16415	; 0x401f
 800587c:	819a      	strh	r2, [r3, #12]

    /* subindex 5 contains the minimum cycle time the slave is able to support,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine).
        For the sample application this value is set to MIN_PD_CYCLE_TIME */
    sSyncManOutPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 800587e:	4b2c      	ldr	r3, [pc, #176]	; (8005930 <COE_ObjInit+0xd8>)
 8005880:	4a2c      	ldr	r2, [pc, #176]	; (8005934 <COE_ObjInit+0xdc>)
 8005882:	611a      	str	r2, [r3, #16]
    /* only for DC Mode important: subindex 6 contains the minimum delay time the slave
       needs after receiving the SM2-event before the SYNC0(SYNC1) can be received without delays
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManOutPar.u32CalcAndCopyTime = (PD_OUTPUT_CALC_AND_COPY_TIME);
 8005884:	4b2a      	ldr	r3, [pc, #168]	; (8005930 <COE_ObjInit+0xd8>)
 8005886:	2200      	movs	r2, #0
 8005888:	615a      	str	r2, [r3, #20]

    /*subindex 8: trigger cycle time measurement*/
    sSyncManOutPar.u16GetCycleTime = 0;
 800588a:	4b29      	ldr	r3, [pc, #164]	; (8005930 <COE_ObjInit+0xd8>)
 800588c:	2200      	movs	r2, #0
 800588e:	839a      	strh	r2, [r3, #28]

    /*subindex 9: time from start driving outputs until outputs are valid*/
    sSyncManOutPar.u32DelayTime = (PD_OUTPUT_DELAY_TIME);
 8005890:	4b27      	ldr	r3, [pc, #156]	; (8005930 <COE_ObjInit+0xd8>)
 8005892:	2200      	movs	r2, #0
 8005894:	621a      	str	r2, [r3, #32]

    /*subindex 32: indicates if a synchronisation error has occurred*/
    sSyncManOutPar.u8SyncError = 0;
 8005896:	4b26      	ldr	r3, [pc, #152]	; (8005930 <COE_ObjInit+0xd8>)
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

/*ECATCHANGE_START(V5.11) ECAT4*/
    /* initialize the Sync Manager Input parameter object 0x1C33 */
    sSyncManInPar.subindex0         = 32;
 800589e:	4b26      	ldr	r3, [pc, #152]	; (8005938 <COE_ObjInit+0xe0>)
 80058a0:	2220      	movs	r2, #32
 80058a2:	801a      	strh	r2, [r3, #0]
    /* default mode is ECAT Synchron Mode, if output size > 0 the inputs are updated with the SM2-event */
    sSyncManInPar.u16SyncType         = SYNCTYPE_FREERUN;
 80058a4:	4b24      	ldr	r3, [pc, #144]	; (8005938 <COE_ObjInit+0xe0>)
 80058a6:	2200      	movs	r2, #0
 80058a8:	805a      	strh	r2, [r3, #2]

    /* subindex 2: same as 0x1C32:02 */
    sSyncManInPar.u32CycleTime     = sSyncManOutPar.u32CycleTime;
 80058aa:	4b21      	ldr	r3, [pc, #132]	; (8005930 <COE_ObjInit+0xd8>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4a22      	ldr	r2, [pc, #136]	; (8005938 <COE_ObjInit+0xe0>)
 80058b0:	6053      	str	r3, [r2, #4]
    /* only for DC Mode important: subindex 3 contains the time shift between the
       SYNC0 (SYNC1) signal and when the inputs are got to the hardware to allow the
        master a very exactly calculation of delay times,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManInPar.u32ShiftTime     = 0;
 80058b2:	4b21      	ldr	r3, [pc, #132]	; (8005938 <COE_ObjInit+0xe0>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	609a      	str	r2, [r3, #8]
    /* subindex 4: same as 0x1C32:04 */
    sSyncManInPar.u16SyncTypesSupported    = sSyncManOutPar.u16SyncTypesSupported;
 80058b8:	4b1d      	ldr	r3, [pc, #116]	; (8005930 <COE_ObjInit+0xd8>)
 80058ba:	899a      	ldrh	r2, [r3, #12]
 80058bc:	4b1e      	ldr	r3, [pc, #120]	; (8005938 <COE_ObjInit+0xe0>)
 80058be:	819a      	strh	r2, [r3, #12]

    /* subindex 5: same as 0x1C32:05 */
    sSyncManInPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 80058c0:	4b1d      	ldr	r3, [pc, #116]	; (8005938 <COE_ObjInit+0xe0>)
 80058c2:	4a1c      	ldr	r2, [pc, #112]	; (8005934 <COE_ObjInit+0xdc>)
 80058c4:	611a      	str	r2, [r3, #16]
    /* subindex 6: delay read inputs, calculation and copy to SM buffer*/
    sSyncManInPar.u32CalcAndCopyTime = (PD_INPUT_CALC_AND_COPY_TIME);
 80058c6:	4b1c      	ldr	r3, [pc, #112]	; (8005938 <COE_ObjInit+0xe0>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	615a      	str	r2, [r3, #20]
    /*subindex 8: trigger cycle time measurement*/
    sSyncManInPar.u16GetCycleTime = 0;
 80058cc:	4b1a      	ldr	r3, [pc, #104]	; (8005938 <COE_ObjInit+0xe0>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	839a      	strh	r2, [r3, #28]
    /*subindex 9: delay to prepare input latch*/
    sSyncManInPar.u32DelayTime = (PD_INPUT_DELAY_TIME);
 80058d2:	4b19      	ldr	r3, [pc, #100]	; (8005938 <COE_ObjInit+0xe0>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	621a      	str	r2, [r3, #32]

    /*subindex 32: incremented if a synchronisation error has occurred*/
    sSyncManInPar.u8SyncError = 0;
 80058d8:	4b17      	ldr	r3, [pc, #92]	; (8005938 <COE_ObjInit+0xe0>)
 80058da:	2200      	movs	r2, #0
 80058dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 80058e0:	4b16      	ldr	r3, [pc, #88]	; (800593c <COE_ObjInit+0xe4>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	701a      	strb	r2, [r3, #0]

    {
    UINT16 result = COE_ObjDictionaryInit();
 80058e6:	f000 f931 	bl	8005b4c <COE_ObjDictionaryInit>
 80058ea:	4603      	mov	r3, r0
 80058ec:	80fb      	strh	r3, [r7, #6]
    if(result != 0)
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d001      	beq.n	80058f8 <COE_ObjInit+0xa0>
    {
        /*clear already linked objects*/
        COE_ClearObjDictionary();
 80058f4:	f000 f8e8 	bl	8005ac8 <COE_ClearObjDictionary>
    }
    }

    u8PendingSdo = 0;
 80058f8:	4b11      	ldr	r3, [pc, #68]	; (8005940 <COE_ObjInit+0xe8>)
 80058fa:	2200      	movs	r2, #0
 80058fc:	701a      	strb	r2, [r3, #0]
    bStoreCompleteAccess = FALSE;
 80058fe:	4b11      	ldr	r3, [pc, #68]	; (8005944 <COE_ObjInit+0xec>)
 8005900:	2200      	movs	r2, #0
 8005902:	701a      	strb	r2, [r3, #0]
    u16StoreIndex   =   0;
 8005904:	4b10      	ldr	r3, [pc, #64]	; (8005948 <COE_ObjInit+0xf0>)
 8005906:	2200      	movs	r2, #0
 8005908:	801a      	strh	r2, [r3, #0]
    u8StoreSubindex = 0;
 800590a:	4b10      	ldr	r3, [pc, #64]	; (800594c <COE_ObjInit+0xf4>)
 800590c:	2200      	movs	r2, #0
 800590e:	701a      	strb	r2, [r3, #0]
    u32StoreDataSize = 0;
 8005910:	4b0f      	ldr	r3, [pc, #60]	; (8005950 <COE_ObjInit+0xf8>)
 8005912:	2200      	movs	r2, #0
 8005914:	601a      	str	r2, [r3, #0]
    pStoreData = NULL;
 8005916:	4b0f      	ldr	r3, [pc, #60]	; (8005954 <COE_ObjInit+0xfc>)
 8005918:	2200      	movs	r2, #0
 800591a:	601a      	str	r2, [r3, #0]
    pSdoPendFunc    = NULL;
 800591c:	4b0e      	ldr	r3, [pc, #56]	; (8005958 <COE_ObjInit+0x100>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]

    pSdoSegData = NULL;
 8005922:	4b0e      	ldr	r3, [pc, #56]	; (800595c <COE_ObjInit+0x104>)
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]
}
 8005928:	bf00      	nop
 800592a:	3708      	adds	r7, #8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	20000f34 	.word	0x20000f34
 8005934:	0007a120 	.word	0x0007a120
 8005938:	20000ef0 	.word	0x20000ef0
 800593c:	20000f78 	.word	0x20000f78
 8005940:	20000f98 	.word	0x20000f98
 8005944:	20000f99 	.word	0x20000f99
 8005948:	20000fca 	.word	0x20000fca
 800594c:	20000fcc 	.word	0x20000fcc
 8005950:	20000fa8 	.word	0x20000fa8
 8005954:	20000f84 	.word	0x20000f84
 8005958:	20000f94 	.word	0x20000f94
 800595c:	20000fac 	.word	0x20000fac

08005960 <COE_AddObjectToDic>:
            ALSTATUSCODE_XX add object failed

 \brief    This function adds an object to the object dictionary
 *////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_AddObjectToDic(TOBJECT OBJMEM * pNewObjEntry)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
    if(pNewObjEntry != NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d062      	beq.n	8005a34 <COE_AddObjectToDic+0xd4>
    {
        if(ObjDicList == NULL)
 800596e:	4b35      	ldr	r3, [pc, #212]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10c      	bne.n	8005990 <COE_AddObjectToDic+0x30>
        {
            /* Object dictionary is empty */
            ObjDicList = pNewObjEntry;
 8005976:	4a33      	ldr	r2, [pc, #204]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6013      	str	r3, [r2, #0]
            ObjDicList->pNext = NULL;
 800597c:	4b31      	ldr	r3, [pc, #196]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2200      	movs	r2, #0
 8005982:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = NULL;
 8005984:	4b2f      	ldr	r3, [pc, #188]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2200      	movs	r2, #0
 800598a:	601a      	str	r2, [r3, #0]
            return 0;
 800598c:	2300      	movs	r3, #0
 800598e:	e052      	b.n	8005a36 <COE_AddObjectToDic+0xd6>
        }
        else if(ObjDicList->Index > pNewObjEntry->Index)
 8005990:	4b2c      	ldr	r3, [pc, #176]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	891a      	ldrh	r2, [r3, #8]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	891b      	ldrh	r3, [r3, #8]
 800599a:	429a      	cmp	r2, r3
 800599c:	d90f      	bls.n	80059be <COE_AddObjectToDic+0x5e>
        {
            /*insert new object dictionary head*/
            pNewObjEntry->pPrev = NULL;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	601a      	str	r2, [r3, #0]
            pNewObjEntry->pNext = ObjDicList;
 80059a4:	4b27      	ldr	r3, [pc, #156]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = pNewObjEntry;
 80059ac:	4b25      	ldr	r3, [pc, #148]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	601a      	str	r2, [r3, #0]
            ObjDicList = pNewObjEntry;
 80059b4:	4a23      	ldr	r2, [pc, #140]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6013      	str	r3, [r2, #0]
            return 0;
 80059ba:	2300      	movs	r3, #0
 80059bc:	e03b      	b.n	8005a36 <COE_AddObjectToDic+0xd6>
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 80059be:	4b21      	ldr	r3, [pc, #132]	; (8005a44 <COE_AddObjectToDic+0xe4>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 80059c4:	e033      	b.n	8005a2e <COE_AddObjectToDic+0xce>
            {
                if(pDicEntry->Index == pNewObjEntry->Index)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	891a      	ldrh	r2, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	891b      	ldrh	r3, [r3, #8]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d101      	bne.n	80059d6 <COE_AddObjectToDic+0x76>
                {
                    /*object already exists in object dictionary*/
                    return ALSTATUSCODE_UNSPECIFIEDERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e02f      	b.n	8005a36 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->Index > pNewObjEntry->Index)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	891a      	ldrh	r2, [r3, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	891b      	ldrh	r3, [r3, #8]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d913      	bls.n	8005a0a <COE_AddObjectToDic+0xaa>
                {
                    pNewObjEntry->pPrev = pDicEntry->pPrev;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = pDicEntry;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	605a      	str	r2, [r3, #4]

                    if(pDicEntry->pPrev != NULL)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <COE_AddObjectToDic+0xa0>
                        pDicEntry->pPrev->pNext = pNewObjEntry;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	605a      	str	r2, [r3, #4]

                    pDicEntry->pPrev = pNewObjEntry;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	601a      	str	r2, [r3, #0]

                    return 0;
 8005a06:	2300      	movs	r3, #0
 8005a08:	e015      	b.n	8005a36 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->pNext == NULL)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d10a      	bne.n	8005a28 <COE_AddObjectToDic+0xc8>
                {
                    /*Last entry reached => add object to list tail*/
                    pDicEntry->pNext = pNewObjEntry;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	605a      	str	r2, [r3, #4]
                    pNewObjEntry->pPrev = pDicEntry;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = NULL;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	605a      	str	r2, [r3, #4]
                    return 0;
 8005a24:	2300      	movs	r3, #0
 8005a26:	e006      	b.n	8005a36 <COE_AddObjectToDic+0xd6>
                }
                else
                {
                    /*The new object index is smaller than the current index. Get next object handle.*/
                    pDicEntry = pDicEntry->pNext;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1c8      	bne.n	80059c6 <COE_AddObjectToDic+0x66>
                }
            }
        }
    }
    return ALSTATUSCODE_UNSPECIFIEDERROR;
 8005a34:	2301      	movs	r3, #1
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	200005d8 	.word	0x200005d8

08005a48 <COE_RemoveDicEntry>:
/**

 \brief    This function removes an object to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	80fb      	strh	r3, [r7, #6]
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 8005a52:	4b1c      	ldr	r3, [pc, #112]	; (8005ac4 <COE_RemoveDicEntry+0x7c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	617b      	str	r3, [r7, #20]

    while(pDicEntry != NULL)
 8005a58:	e02a      	b.n	8005ab0 <COE_RemoveDicEntry+0x68>
    {
        if(pDicEntry->Index == index)
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	891b      	ldrh	r3, [r3, #8]
 8005a5e:	88fa      	ldrh	r2, [r7, #6]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d122      	bne.n	8005aaa <COE_RemoveDicEntry+0x62>
        {
            TOBJECT OBJMEM *pPrevEntry = pDicEntry->pPrev;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	613b      	str	r3, [r7, #16]
            TOBJECT OBJMEM *pNextEntry = pDicEntry->pNext;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	60fb      	str	r3, [r7, #12]

            if(pPrevEntry != NULL)
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d002      	beq.n	8005a7c <COE_RemoveDicEntry+0x34>
                pPrevEntry->pNext = pNextEntry;
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	605a      	str	r2, [r3, #4]

            if(pNextEntry != NULL)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <COE_RemoveDicEntry+0x40>
                pNextEntry->pPrev = pPrevEntry;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	601a      	str	r2, [r3, #0]

            pDicEntry->pPrev = NULL;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	601a      	str	r2, [r3, #0]
            pDicEntry->pNext = NULL;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2200      	movs	r2, #0
 8005a92:	605a      	str	r2, [r3, #4]
            /*Update Object dictionary pointer if list head was removed*/
            if(pDicEntry->Index == ObjDicList->Index)
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	891a      	ldrh	r2, [r3, #8]
 8005a98:	4b0a      	ldr	r3, [pc, #40]	; (8005ac4 <COE_RemoveDicEntry+0x7c>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	891b      	ldrh	r3, [r3, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d10a      	bne.n	8005ab8 <COE_RemoveDicEntry+0x70>
            {
                ObjDicList = pNextEntry;
 8005aa2:	4a08      	ldr	r2, [pc, #32]	; (8005ac4 <COE_RemoveDicEntry+0x7c>)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6013      	str	r3, [r2, #0]
            }
            return;
 8005aa8:	e006      	b.n	8005ab8 <COE_RemoveDicEntry+0x70>
        }

        pDicEntry = pDicEntry->pNext;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	617b      	str	r3, [r7, #20]
    while(pDicEntry != NULL)
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1d1      	bne.n	8005a5a <COE_RemoveDicEntry+0x12>
 8005ab6:	e000      	b.n	8005aba <COE_RemoveDicEntry+0x72>
            return;
 8005ab8:	bf00      	nop
    }
}
 8005aba:	371c      	adds	r7, #28
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	200005d8 	.word	0x200005d8

08005ac8 <COE_ClearObjDictionary>:
/**

 \brief    This function clear the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_ClearObjDictionary(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
 8005ace:	4b0d      	ldr	r3, [pc, #52]	; (8005b04 <COE_ClearObjDictionary+0x3c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	607b      	str	r3, [r7, #4]
    UINT16 Index = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	807b      	strh	r3, [r7, #2]

    while(pObjEntry != NULL)
 8005ad8:	e009      	b.n	8005aee <COE_ClearObjDictionary+0x26>
    {
        Index = pObjEntry->Index;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	891b      	ldrh	r3, [r3, #8]
 8005ade:	807b      	strh	r3, [r7, #2]
        pObjEntry = pObjEntry->pNext;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	607b      	str	r3, [r7, #4]

        COE_RemoveDicEntry(Index);
 8005ae6:	887b      	ldrh	r3, [r7, #2]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7ff ffad 	bl	8005a48 <COE_RemoveDicEntry>
    while(pObjEntry != NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1f2      	bne.n	8005ada <COE_ClearObjDictionary+0x12>
    }
    ObjDicList = NULL;
 8005af4:	4b03      	ldr	r3, [pc, #12]	; (8005b04 <COE_ClearObjDictionary+0x3c>)
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
}
 8005afa:	bf00      	nop
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	200005d8 	.word	0x200005d8

08005b08 <AddObjectsToObjDictionary>:


UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 8005b10:	2300      	movs	r3, #0
 8005b12:	81fb      	strh	r3, [r7, #14]
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	60bb      	str	r3, [r7, #8]

    while(pEntry->Index != 0xFFFF)
 8005b18:	e00c      	b.n	8005b34 <AddObjectsToObjDictionary+0x2c>
    {
        result = COE_AddObjectToDic(pEntry);
 8005b1a:	68b8      	ldr	r0, [r7, #8]
 8005b1c:	f7ff ff20 	bl	8005960 <COE_AddObjectToDic>
 8005b20:	4603      	mov	r3, r0
 8005b22:	81fb      	strh	r3, [r7, #14]

        if(result != 0)
 8005b24:	89fb      	ldrh	r3, [r7, #14]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <AddObjectsToObjDictionary+0x26>
            return result;
 8005b2a:	89fb      	ldrh	r3, [r7, #14]
 8005b2c:	e009      	b.n	8005b42 <AddObjectsToObjDictionary+0x3a>

        pEntry++;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	3328      	adds	r3, #40	; 0x28
 8005b32:	60bb      	str	r3, [r7, #8]
    while(pEntry->Index != 0xFFFF)
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	891b      	ldrh	r3, [r3, #8]
 8005b38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d1ec      	bne.n	8005b1a <AddObjectsToObjDictionary+0x12>
    }

    return result;
 8005b40:	89fb      	ldrh	r3, [r7, #14]

}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <COE_ObjDictionaryInit>:
            ALSTATUSCODE_XX create object dictionary failed

 \brief    This function initialize the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_ObjDictionaryInit(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	80fb      	strh	r3, [r7, #6]

    /*Reset object dictionary pointer*/
    ObjDicList = NULL;
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <COE_ObjDictionaryInit+0x38>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]

    result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) GenObjDic);
 8005b5c:	480a      	ldr	r0, [pc, #40]	; (8005b88 <COE_ObjDictionaryInit+0x3c>)
 8005b5e:	f7ff ffd3 	bl	8005b08 <AddObjectsToObjDictionary>
 8005b62:	4603      	mov	r3, r0
 8005b64:	80fb      	strh	r3, [r7, #6]

    if(result != 0)
 8005b66:	88fb      	ldrh	r3, [r7, #6]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <COE_ObjDictionaryInit+0x24>
        return result;
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	e005      	b.n	8005b7c <COE_ObjDictionaryInit+0x30>
    if(ApplicationObjDic != NULL)
    {
        result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) ApplicationObjDic);
 8005b70:	4806      	ldr	r0, [pc, #24]	; (8005b8c <COE_ObjDictionaryInit+0x40>)
 8005b72:	f7ff ffc9 	bl	8005b08 <AddObjectsToObjDictionary>
 8005b76:	4603      	mov	r3, r0
 8005b78:	80fb      	strh	r3, [r7, #6]
    }

    return result;
 8005b7a:	88fb      	ldrh	r3, [r7, #6]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	200005d8 	.word	0x200005d8
 8005b88:	20000374 	.word	0x20000374
 8005b8c:	20000108 	.word	0x20000108

08005b90 <COE_Main>:
 \brief    is called for background calculations which should not influence the
             ECAT_Application in synchronous modes
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Main(void)
{
 8005b90:	b5b0      	push	{r4, r5, r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af02      	add	r7, sp, #8
     UINT8 abort = 0;
 8005b96:	2300      	movs	r3, #0
 8005b98:	71fb      	strb	r3, [r7, #7]
    if(pSdoPendFunc != NULL)
 8005b9a:	4b2b      	ldr	r3, [pc, #172]	; (8005c48 <COE_Main+0xb8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d04e      	beq.n	8005c40 <COE_Main+0xb0>
    {
        abort = pSdoPendFunc(u16StoreIndex,u8StoreSubindex,u32StoreDataSize,pStoreData,bStoreCompleteAccess);
 8005ba2:	4b29      	ldr	r3, [pc, #164]	; (8005c48 <COE_Main+0xb8>)
 8005ba4:	681c      	ldr	r4, [r3, #0]
 8005ba6:	4b29      	ldr	r3, [pc, #164]	; (8005c4c <COE_Main+0xbc>)
 8005ba8:	8818      	ldrh	r0, [r3, #0]
 8005baa:	4b29      	ldr	r3, [pc, #164]	; (8005c50 <COE_Main+0xc0>)
 8005bac:	7819      	ldrb	r1, [r3, #0]
 8005bae:	4b29      	ldr	r3, [pc, #164]	; (8005c54 <COE_Main+0xc4>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	4b29      	ldr	r3, [pc, #164]	; (8005c58 <COE_Main+0xc8>)
 8005bb4:	681d      	ldr	r5, [r3, #0]
 8005bb6:	4b29      	ldr	r3, [pc, #164]	; (8005c5c <COE_Main+0xcc>)
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	462b      	mov	r3, r5
 8005bbe:	47a0      	blx	r4
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	71fb      	strb	r3, [r7, #7]

        if(abort != ABORTIDX_WORKING)
 8005bc4:	79fb      	ldrb	r3, [r7, #7]
 8005bc6:	2bff      	cmp	r3, #255	; 0xff
 8005bc8:	d03a      	beq.n	8005c40 <COE_Main+0xb0>
        {
            switch(u8PendingSdo)
 8005bca:	4b25      	ldr	r3, [pc, #148]	; (8005c60 <COE_Main+0xd0>)
 8005bcc:	781b      	ldrb	r3, [r3, #0]
 8005bce:	2b04      	cmp	r3, #4
 8005bd0:	dc21      	bgt.n	8005c16 <COE_Main+0x86>
 8005bd2:	2b03      	cmp	r3, #3
 8005bd4:	da16      	bge.n	8005c04 <COE_Main+0x74>
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d00d      	beq.n	8005bf6 <COE_Main+0x66>
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d11b      	bne.n	8005c16 <COE_Main+0x86>
            {
                case SDO_PENDING_SEG_WRITE:
                    if(pSdoSegData)
 8005bde:	4b21      	ldr	r3, [pc, #132]	; (8005c64 <COE_Main+0xd4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d007      	beq.n	8005bf6 <COE_Main+0x66>
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 8005be6:	4b1f      	ldr	r3, [pc, #124]	; (8005c64 <COE_Main+0xd4>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f005 ff2c 	bl	800ba48 <free>
                        pSdoSegData = NULL;
 8005bf0:	4b1c      	ldr	r3, [pc, #112]	; (8005c64 <COE_Main+0xd4>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	601a      	str	r2, [r3, #0]
                    }
                case SDO_PENDING_WRITE:
                     /*send SDO Download Response*/
                    SDOS_SdoRes(abort, 0, NULL);
 8005bf6:	79fb      	ldrb	r3, [r7, #7]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2100      	movs	r1, #0
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f005 f927 	bl	800ae50 <SDOS_SdoRes>
                break;
 8005c02:	e008      	b.n	8005c16 <COE_Main+0x86>

                case SDO_PENDING_SEG_READ:
                case SDO_PENDING_READ:
                    /* send SDO upload response */
                      SDOS_SdoRes(abort, u32StoreDataSize, pStoreData);
 8005c04:	4b13      	ldr	r3, [pc, #76]	; (8005c54 <COE_Main+0xc4>)
 8005c06:	6819      	ldr	r1, [r3, #0]
 8005c08:	4b13      	ldr	r3, [pc, #76]	; (8005c58 <COE_Main+0xc8>)
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	79fb      	ldrb	r3, [r7, #7]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f005 f91e 	bl	800ae50 <SDOS_SdoRes>
                    break;
 8005c14:	bf00      	nop

            }

            u8PendingSdo = 0;
 8005c16:	4b12      	ldr	r3, [pc, #72]	; (8005c60 <COE_Main+0xd0>)
 8005c18:	2200      	movs	r2, #0
 8005c1a:	701a      	strb	r2, [r3, #0]
            u16StoreIndex = 0;
 8005c1c:	4b0b      	ldr	r3, [pc, #44]	; (8005c4c <COE_Main+0xbc>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	801a      	strh	r2, [r3, #0]
            u8StoreSubindex = 0;
 8005c22:	4b0b      	ldr	r3, [pc, #44]	; (8005c50 <COE_Main+0xc0>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	701a      	strb	r2, [r3, #0]
            u32StoreDataSize = 0;
 8005c28:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <COE_Main+0xc4>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	601a      	str	r2, [r3, #0]
            pStoreData = NULL;
 8005c2e:	4b0a      	ldr	r3, [pc, #40]	; (8005c58 <COE_Main+0xc8>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	601a      	str	r2, [r3, #0]
            bStoreCompleteAccess = 0;
 8005c34:	4b09      	ldr	r3, [pc, #36]	; (8005c5c <COE_Main+0xcc>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	701a      	strb	r2, [r3, #0]
            pSdoPendFunc = NULL;
 8005c3a:	4b03      	ldr	r3, [pc, #12]	; (8005c48 <COE_Main+0xb8>)
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	601a      	str	r2, [r3, #0]
        }
    }
}
 8005c40:	bf00      	nop
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bdb0      	pop	{r4, r5, r7, pc}
 8005c48:	20000f94 	.word	0x20000f94
 8005c4c:	20000fca 	.word	0x20000fca
 8005c50:	20000fcc 	.word	0x20000fcc
 8005c54:	20000fa8 	.word	0x20000fa8
 8005c58:	20000f84 	.word	0x20000f84
 8005c5c:	20000f99 	.word	0x20000f99
 8005c60:	20000f98 	.word	0x20000f98
 8005c64:	20000fac 	.word	0x20000fac

08005c68 <__NVIC_EnableIRQ>:
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	4603      	mov	r3, r0
 8005c70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	db0b      	blt.n	8005c92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	f003 021f 	and.w	r2, r3, #31
 8005c80:	4907      	ldr	r1, [pc, #28]	; (8005ca0 <__NVIC_EnableIRQ+0x38>)
 8005c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c86:	095b      	lsrs	r3, r3, #5
 8005c88:	2001      	movs	r0, #1
 8005c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8005c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	e000e100 	.word	0xe000e100

08005ca4 <__NVIC_DisableIRQ>:
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	4603      	mov	r3, r0
 8005cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	db12      	blt.n	8005cdc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cb6:	79fb      	ldrb	r3, [r7, #7]
 8005cb8:	f003 021f 	and.w	r2, r3, #31
 8005cbc:	490a      	ldr	r1, [pc, #40]	; (8005ce8 <__NVIC_DisableIRQ+0x44>)
 8005cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cc2:	095b      	lsrs	r3, r3, #5
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8005cca:	3320      	adds	r3, #32
 8005ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005cd0:	f3bf 8f4f 	dsb	sy
}
 8005cd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005cd6:	f3bf 8f6f 	isb	sy
}
 8005cda:	bf00      	nop
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	e000e100 	.word	0xe000e100

08005cec <PDO_InputMapping>:
/**
\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_InputMapping(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
    APPL_InputMapping((UINT16*)aPdInputData);
 8005cf0:	4806      	ldr	r0, [pc, #24]	; (8005d0c <PDO_InputMapping+0x20>)
 8005cf2:	f7ff f9b5 	bl	8005060 <APPL_InputMapping>
    HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
 8005cf6:	4b06      	ldr	r3, [pc, #24]	; (8005d10 <PDO_InputMapping+0x24>)
 8005cf8:	881b      	ldrh	r3, [r3, #0]
 8005cfa:	4a06      	ldr	r2, [pc, #24]	; (8005d14 <PDO_InputMapping+0x28>)
 8005cfc:	8812      	ldrh	r2, [r2, #0]
 8005cfe:	4619      	mov	r1, r3
 8005d00:	4802      	ldr	r0, [pc, #8]	; (8005d0c <PDO_InputMapping+0x20>)
 8005d02:	f7ff fd3b 	bl	800577c <HW_EscWriteIsr>
}
 8005d06:	bf00      	nop
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20000bc0 	.word	0x20000bc0
 8005d10:	20000c58 	.word	0x20000c58
 8005d14:	20000c40 	.word	0x20000c40

08005d18 <PDO_OutputMapping>:
\brief    This function will copies the outputs from the ESC memory to the local memory
          to the hardware. This function is only called in case of an SM2 
          (output process data) event.
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_OutputMapping(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0

    HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
 8005d1c:	4b06      	ldr	r3, [pc, #24]	; (8005d38 <PDO_OutputMapping+0x20>)
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	4a06      	ldr	r2, [pc, #24]	; (8005d3c <PDO_OutputMapping+0x24>)
 8005d22:	8812      	ldrh	r2, [r2, #0]
 8005d24:	4619      	mov	r1, r3
 8005d26:	4806      	ldr	r0, [pc, #24]	; (8005d40 <PDO_OutputMapping+0x28>)
 8005d28:	f7ff fcc2 	bl	80056b0 <HW_EscReadIsr>

    APPL_OutputMapping((UINT16*) aPdOutputData);
 8005d2c:	4804      	ldr	r0, [pc, #16]	; (8005d40 <PDO_OutputMapping+0x28>)
 8005d2e:	f7ff f9df 	bl	80050f0 <APPL_OutputMapping>
}
 8005d32:	bf00      	nop
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	20000c28 	.word	0x20000c28
 8005d3c:	20000c1a 	.word	0x20000c1a
 8005d40:	20000b78 	.word	0x20000b78

08005d44 <ECAT_CheckTimer>:
 \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
 \brief and the function is triggered if 1 ms is elapsed
 *////////////////////////////////////////////////////////////////////////////////////////

void ECAT_CheckTimer(void)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	af00      	add	r7, sp, #0
    if(sSyncManOutPar.u32CycleTime == 0)
 8005d48:	4b0f      	ldr	r3, [pc, #60]	; (8005d88 <ECAT_CheckTimer+0x44>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d105      	bne.n	8005d5c <ECAT_CheckTimer+0x18>
    {
        u16BusCycleCntMs++;
 8005d50:	4b0e      	ldr	r3, [pc, #56]	; (8005d8c <ECAT_CheckTimer+0x48>)
 8005d52:	881b      	ldrh	r3, [r3, #0]
 8005d54:	3301      	adds	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	4b0c      	ldr	r3, [pc, #48]	; (8005d8c <ECAT_CheckTimer+0x48>)
 8005d5a:	801a      	strh	r2, [r3, #0]
    }

    /*decrement the state transition timeout counter*/
    if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	; (8005d90 <ECAT_CheckTimer+0x4c>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00d      	beq.n	8005d80 <ECAT_CheckTimer+0x3c>
 8005d64:	4b0b      	ldr	r3, [pc, #44]	; (8005d94 <ECAT_CheckTimer+0x50>)
 8005d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	dd08      	ble.n	8005d80 <ECAT_CheckTimer+0x3c>
    {
        EsmTimeoutCounter--;
 8005d6e:	4b09      	ldr	r3, [pc, #36]	; (8005d94 <ECAT_CheckTimer+0x50>)
 8005d70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	b21a      	sxth	r2, r3
 8005d7c:	4b05      	ldr	r3, [pc, #20]	; (8005d94 <ECAT_CheckTimer+0x50>)
 8005d7e:	801a      	strh	r2, [r3, #0]
    }



     DC_CheckWatchdog();
 8005d80:	f001 ffc6 	bl	8007d10 <DC_CheckWatchdog>
}
 8005d84:	bf00      	nop
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	20000f34 	.word	0x20000f34
 8005d8c:	20000c0c 	.word	0x20000c0c
 8005d90:	20000c3e 	.word	0x20000c3e
 8005d94:	20000c48 	.word	0x20000c48

08005d98 <HandleBusCycleCalculation>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
 \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
  *////////////////////////////////////////////////////////////////////////////////////////
void HandleBusCycleCalculation(void)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
    /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
    if ( !bDcSyncActive && bEscIntEnabled)
 8005d9e:	4b2d      	ldr	r3, [pc, #180]	; (8005e54 <HandleBusCycleCalculation+0xbc>)
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d150      	bne.n	8005e48 <HandleBusCycleCalculation+0xb0>
 8005da6:	4b2c      	ldr	r3, [pc, #176]	; (8005e58 <HandleBusCycleCalculation+0xc0>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d04c      	beq.n	8005e48 <HandleBusCycleCalculation+0xb0>
    {
        BOOL bTiggerCalcCycleTime = FALSE;
 8005dae:	2300      	movs	r3, #0
 8005db0:	73fb      	strb	r3, [r7, #15]

        if(sSyncManOutPar.u16GetCycleTime == 1)
 8005db2:	4b2a      	ldr	r3, [pc, #168]	; (8005e5c <HandleBusCycleCalculation+0xc4>)
 8005db4:	8b9b      	ldrh	r3, [r3, #28]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HandleBusCycleCalculation+0x26>
            bTiggerCalcCycleTime = TRUE;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	73fb      	strb	r3, [r7, #15]
        if(bTiggerCalcCycleTime)
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d017      	beq.n	8005df4 <HandleBusCycleCalculation+0x5c>
        {
            /*get bus cycle time triggered */
            sSyncManOutPar.u32CycleTime = 0;
 8005dc4:	4b25      	ldr	r3, [pc, #148]	; (8005e5c <HandleBusCycleCalculation+0xc4>)
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	605a      	str	r2, [r3, #4]
            sSyncManOutPar.u16GetCycleTime = 0;
 8005dca:	4b24      	ldr	r3, [pc, #144]	; (8005e5c <HandleBusCycleCalculation+0xc4>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	839a      	strh	r2, [r3, #28]

            sSyncManInPar.u32CycleTime  = 0;
 8005dd0:	4b23      	ldr	r3, [pc, #140]	; (8005e60 <HandleBusCycleCalculation+0xc8>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	605a      	str	r2, [r3, #4]
            sSyncManInPar.u16GetCycleTime = 0;
 8005dd6:	4b22      	ldr	r3, [pc, #136]	; (8005e60 <HandleBusCycleCalculation+0xc8>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	839a      	strh	r2, [r3, #28]
            
            u16BusCycleCntMs = 0;
 8005ddc:	4b21      	ldr	r3, [pc, #132]	; (8005e64 <HandleBusCycleCalculation+0xcc>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	801a      	strh	r2, [r3, #0]
            bCycleTimeMeasurementStarted = TRUE;
 8005de2:	4b21      	ldr	r3, [pc, #132]	; (8005e68 <HandleBusCycleCalculation+0xd0>)
 8005de4:	2201      	movs	r2, #1
 8005de6:	701a      	strb	r2, [r3, #0]
            StartTimerCnt = (UINT32) HW_GetTimer();
 8005de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	4a1f      	ldr	r2, [pc, #124]	; (8005e6c <HandleBusCycleCalculation+0xd4>)
 8005df0:	6013      	str	r3, [r2, #0]
/*ECATCHANGE_END(V5.11) ECAT3*/
            /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
            }
        }
    }
}
 8005df2:	e029      	b.n	8005e48 <HandleBusCycleCalculation+0xb0>
            if(bCycleTimeMeasurementStarted == TRUE)
 8005df4:	4b1c      	ldr	r3, [pc, #112]	; (8005e68 <HandleBusCycleCalculation+0xd0>)
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d125      	bne.n	8005e48 <HandleBusCycleCalculation+0xb0>
                UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 8005dfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e02:	60bb      	str	r3, [r7, #8]
                UINT32 CalcCycleTime = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	607b      	str	r3, [r7, #4]
                CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTimerCnt))*1000000/ECAT_TIMER_INC_P_MS);    //get elapsed cycle time in ns
 8005e08:	4b16      	ldr	r3, [pc, #88]	; (8005e64 <HandleBusCycleCalculation+0xcc>)
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	4b18      	ldr	r3, [pc, #96]	; (8005e70 <HandleBusCycleCalculation+0xd8>)
 8005e10:	fb03 f302 	mul.w	r3, r3, r2
 8005e14:	4a15      	ldr	r2, [pc, #84]	; (8005e6c <HandleBusCycleCalculation+0xd4>)
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	68b9      	ldr	r1, [r7, #8]
 8005e1a:	1a8a      	subs	r2, r1, r2
 8005e1c:	4611      	mov	r1, r2
 8005e1e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005e22:	fb02 f201 	mul.w	r2, r2, r1
 8005e26:	4413      	add	r3, r2
 8005e28:	607b      	str	r3, [r7, #4]
                sSyncManOutPar.u32CycleTime = CalcCycleTime;
 8005e2a:	4a0c      	ldr	r2, [pc, #48]	; (8005e5c <HandleBusCycleCalculation+0xc4>)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6053      	str	r3, [r2, #4]
                sSyncManInPar.u32CycleTime  = CalcCycleTime;
 8005e30:	4a0b      	ldr	r2, [pc, #44]	; (8005e60 <HandleBusCycleCalculation+0xc8>)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6053      	str	r3, [r2, #4]
                u16BusCycleCntMs = 0;
 8005e36:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <HandleBusCycleCalculation+0xcc>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	801a      	strh	r2, [r3, #0]
                StartTimerCnt = 0;
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <HandleBusCycleCalculation+0xd4>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]
                bCycleTimeMeasurementStarted = FALSE;
 8005e42:	4b09      	ldr	r3, [pc, #36]	; (8005e68 <HandleBusCycleCalculation+0xd0>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	701a      	strb	r2, [r3, #0]
}
 8005e48:	bf00      	nop
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	20000c4a 	.word	0x20000c4a
 8005e58:	20000c51 	.word	0x20000c51
 8005e5c:	20000f34 	.word	0x20000f34
 8005e60:	20000ef0 	.word	0x20000ef0
 8005e64:	20000c0c 	.word	0x20000c0c
 8005e68:	20000b68 	.word	0x20000b68
 8005e6c:	20000b64 	.word	0x20000b64
 8005e70:	000f4240 	.word	0x000f4240

08005e74 <PDI_Isr>:
/*ECATCHANGE_END(V5.11) ECAT6*/

void PDI_Isr(void)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
    if(bEscIntEnabled)
 8005e7a:	4b46      	ldr	r3, [pc, #280]	; (8005f94 <PDI_Isr+0x120>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f000 8084 	beq.w	8005f8c <PDI_Isr+0x118>
    {
        /* get the AL event register */
        UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8005e84:	f7ff fbd6 	bl	8005634 <HW_GetALEventRegister_Isr>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	80fb      	strh	r3, [r7, #6]
        ALEvent = SWAPWORD(ALEvent);

        if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8005e8c:	88fb      	ldrh	r3, [r7, #6]
 8005e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d034      	beq.n	8005f00 <PDI_Isr+0x8c>
        {
            if(bDcRunning && bDcSyncActive)
 8005e96:	4b40      	ldr	r3, [pc, #256]	; (8005f98 <PDI_Isr+0x124>)
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d006      	beq.n	8005eac <PDI_Isr+0x38>
 8005e9e:	4b3f      	ldr	r3, [pc, #252]	; (8005f9c <PDI_Isr+0x128>)
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <PDI_Isr+0x38>
            {
                /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
                u16SmSync0Counter = 0;
 8005ea6:	4b3e      	ldr	r3, [pc, #248]	; (8005fa0 <PDI_Isr+0x12c>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	801a      	strh	r2, [r3, #0]
            }
            if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 8005eac:	4b3d      	ldr	r3, [pc, #244]	; (8005fa4 <PDI_Isr+0x130>)
 8005eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d005      	beq.n	8005ec0 <PDI_Isr+0x4c>
                sSyncManOutPar.u16SmEventMissedCounter--;
 8005eb4:	4b3b      	ldr	r3, [pc, #236]	; (8005fa4 <PDI_Isr+0x130>)
 8005eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	4b39      	ldr	r3, [pc, #228]	; (8005fa4 <PDI_Isr+0x130>)
 8005ebe:	851a      	strh	r2, [r3, #40]	; 0x28


/*ECATCHANGE_START(V5.11) ECAT6*/
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 8005ec0:	f7ff ff6a 	bl	8005d98 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT6*/

        /* Outputs were updated, set flag for watchdog monitoring */
        bEcatFirstOutputsReceived = TRUE;
 8005ec4:	4b38      	ldr	r3, [pc, #224]	; (8005fa8 <PDI_Isr+0x134>)
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	701a      	strb	r2, [r3, #0]


        /*
            handle output process data event
        */
        if ( bEcatOutputUpdateRunning )
 8005eca:	4b38      	ldr	r3, [pc, #224]	; (8005fac <PDI_Isr+0x138>)
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <PDI_Isr+0x64>
        {
            /* slave is in OP, update the outputs */
            PDO_OutputMapping();
 8005ed2:	f7ff ff21 	bl	8005d18 <PDO_OutputMapping>
 8005ed6:	e013      	b.n	8005f00 <PDI_Isr+0x8c>
        }
        else
        {
            /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
            HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 8005ed8:	4b35      	ldr	r3, [pc, #212]	; (8005fb0 <PDI_Isr+0x13c>)
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	2202      	movs	r2, #2
 8005ede:	4619      	mov	r1, r3
 8005ee0:	4834      	ldr	r0, [pc, #208]	; (8005fb4 <PDI_Isr+0x140>)
 8005ee2:	f7ff fbe5 	bl	80056b0 <HW_EscReadIsr>
            HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 8005ee6:	4b32      	ldr	r3, [pc, #200]	; (8005fb0 <PDI_Isr+0x13c>)
 8005ee8:	881a      	ldrh	r2, [r3, #0]
 8005eea:	4b33      	ldr	r3, [pc, #204]	; (8005fb8 <PDI_Isr+0x144>)
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	4413      	add	r3, r2
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b02      	subs	r3, #2
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	482e      	ldr	r0, [pc, #184]	; (8005fb4 <PDI_Isr+0x140>)
 8005efc:	f7ff fbd8 	bl	80056b0 <HW_EscReadIsr>
        }
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d005      	beq.n	8005f16 <PDI_Isr+0xa2>
 8005f0a:	4b2b      	ldr	r3, [pc, #172]	; (8005fb8 <PDI_Isr+0x144>)
 8005f0c:	881b      	ldrh	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <PDI_Isr+0xa2>
        {
            //calculate the bus cycle time if required
            HandleBusCycleCalculation();
 8005f12:	f7ff ff41 	bl	8005d98 <HandleBusCycleCalculation>
/*ECATCHANGE_END(V5.11) ECAT4*/

        /*
            Call ECAT_Application() in SM Sync mode
        */
        if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 8005f16:	4b23      	ldr	r3, [pc, #140]	; (8005fa4 <PDI_Isr+0x130>)
 8005f18:	885b      	ldrh	r3, [r3, #2]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <PDI_Isr+0xae>
        {
            /* The Application is synchronized to process data Sync Manager event*/
            ECAT_Application();
 8005f1e:	f000 f99d 	bl	800625c <ECAT_Application>
        }

    if ( bEcatInputUpdateRunning 
 8005f22:	4b26      	ldr	r3, [pc, #152]	; (8005fbc <PDI_Isr+0x148>)
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d009      	beq.n	8005f3e <PDI_Isr+0xca>
/*ECATCHANGE_START(V5.11) ESM7*/
       && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYNCTYPE_SM2_SYNCHRON))
 8005f2a:	4b25      	ldr	r3, [pc, #148]	; (8005fc0 <PDI_Isr+0x14c>)
 8005f2c:	885b      	ldrh	r3, [r3, #2]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d003      	beq.n	8005f3a <PDI_Isr+0xc6>
 8005f32:	4b23      	ldr	r3, [pc, #140]	; (8005fc0 <PDI_Isr+0x14c>)
 8005f34:	885b      	ldrh	r3, [r3, #2]
 8005f36:	2b22      	cmp	r3, #34	; 0x22
 8005f38:	d101      	bne.n	8005f3e <PDI_Isr+0xca>
/*ECATCHANGE_END(V5.11) ESM7*/
        )
    {
        /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
        PDO_InputMapping();
 8005f3a:	f7ff fed7 	bl	8005cec <PDO_InputMapping>

    /*
      Check if cycle exceed
    */
    /*if next SM event was triggered during runtime increment cycle exceed counter*/
    ALEvent = HW_GetALEventRegister_Isr();
 8005f3e:	f7ff fb79 	bl	8005634 <HW_GetALEventRegister_Isr>
 8005f42:	4603      	mov	r3, r0
 8005f44:	80fb      	strh	r3, [r7, #6]
    ALEvent = SWAPWORD(ALEvent);

    if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8005f46:	88fb      	ldrh	r3, [r7, #6]
 8005f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d01d      	beq.n	8005f8c <PDI_Isr+0x118>
    {
        sSyncManOutPar.u16CycleExceededCounter++;
 8005f50:	4b14      	ldr	r3, [pc, #80]	; (8005fa4 <PDI_Isr+0x130>)
 8005f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f54:	3301      	adds	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	4b12      	ldr	r3, [pc, #72]	; (8005fa4 <PDI_Isr+0x130>)
 8005f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
        sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 8005f5c:	4b11      	ldr	r3, [pc, #68]	; (8005fa4 <PDI_Isr+0x130>)
 8005f5e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8005f60:	4b17      	ldr	r3, [pc, #92]	; (8005fc0 <PDI_Isr+0x14c>)
 8005f62:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Acknowledge the process data event*/
            HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 8005f64:	4b12      	ldr	r3, [pc, #72]	; (8005fb0 <PDI_Isr+0x13c>)
 8005f66:	881b      	ldrh	r3, [r3, #0]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4811      	ldr	r0, [pc, #68]	; (8005fb4 <PDI_Isr+0x140>)
 8005f6e:	f7ff fb9f 	bl	80056b0 <HW_EscReadIsr>
            HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 8005f72:	4b0f      	ldr	r3, [pc, #60]	; (8005fb0 <PDI_Isr+0x13c>)
 8005f74:	881a      	ldrh	r2, [r3, #0]
 8005f76:	4b10      	ldr	r3, [pc, #64]	; (8005fb8 <PDI_Isr+0x144>)
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b02      	subs	r3, #2
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2202      	movs	r2, #2
 8005f84:	4619      	mov	r1, r3
 8005f86:	480b      	ldr	r0, [pc, #44]	; (8005fb4 <PDI_Isr+0x140>)
 8005f88:	f7ff fb92 	bl	80056b0 <HW_EscReadIsr>
    }
    } //if(bEscIntEnabled)
}
 8005f8c:	bf00      	nop
 8005f8e:	3708      	adds	r7, #8
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	20000c51 	.word	0x20000c51
 8005f98:	20000c32 	.word	0x20000c32
 8005f9c:	20000c4a 	.word	0x20000c4a
 8005fa0:	20000c54 	.word	0x20000c54
 8005fa4:	20000f34 	.word	0x20000f34
 8005fa8:	20000c46 	.word	0x20000c46
 8005fac:	20000c4b 	.word	0x20000c4b
 8005fb0:	20000c28 	.word	0x20000c28
 8005fb4:	20000c20 	.word	0x20000c20
 8005fb8:	20000c1a 	.word	0x20000c1a
 8005fbc:	20000c50 	.word	0x20000c50
 8005fc0:	20000ef0 	.word	0x20000ef0

08005fc4 <Sync0_Isr>:

void Sync0_Isr(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
     Sync0WdCounter = 0;
 8005fca:	4b45      	ldr	r3, [pc, #276]	; (80060e0 <Sync0_Isr+0x11c>)
 8005fcc:	2200      	movs	r2, #0
 8005fce:	801a      	strh	r2, [r3, #0]

    if(bDcSyncActive)
 8005fd0:	4b44      	ldr	r3, [pc, #272]	; (80060e4 <Sync0_Isr+0x120>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d07f      	beq.n	80060d8 <Sync0_Isr+0x114>
    {

        if ( bEcatInputUpdateRunning )
 8005fd8:	4b43      	ldr	r3, [pc, #268]	; (80060e8 <Sync0_Isr+0x124>)
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d005      	beq.n	8005fec <Sync0_Isr+0x28>
        {
            LatchInputSync0Counter++;
 8005fe0:	4b42      	ldr	r3, [pc, #264]	; (80060ec <Sync0_Isr+0x128>)
 8005fe2:	881b      	ldrh	r3, [r3, #0]
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	4b40      	ldr	r3, [pc, #256]	; (80060ec <Sync0_Isr+0x128>)
 8005fea:	801a      	strh	r2, [r3, #0]
        }

/*ECATCHANGE_START(V5.11) ECAT4*/
        if(u16SmSync0Value > 0)
 8005fec:	4b40      	ldr	r3, [pc, #256]	; (80060f0 <Sync0_Isr+0x12c>)
 8005fee:	881b      	ldrh	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d04e      	beq.n	8006092 <Sync0_Isr+0xce>
        {
           /* Check if Sm-Sync sequence is invalid */
           if (u16SmSync0Counter > u16SmSync0Value)
 8005ff4:	4b3f      	ldr	r3, [pc, #252]	; (80060f4 <Sync0_Isr+0x130>)
 8005ff6:	881a      	ldrh	r2, [r3, #0]
 8005ff8:	4b3d      	ldr	r3, [pc, #244]	; (80060f0 <Sync0_Isr+0x12c>)
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d923      	bls.n	8006048 <Sync0_Isr+0x84>
           {
              /*ECATCHANGE_START(V5.11) COE3*/
              if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8006000:	4b3d      	ldr	r3, [pc, #244]	; (80060f8 <Sync0_Isr+0x134>)
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00b      	beq.n	8006020 <Sync0_Isr+0x5c>
 8006008:	4b3c      	ldr	r3, [pc, #240]	; (80060fc <Sync0_Isr+0x138>)
 800600a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800600c:	4b3c      	ldr	r3, [pc, #240]	; (8006100 <Sync0_Isr+0x13c>)
 800600e:	891b      	ldrh	r3, [r3, #8]
 8006010:	429a      	cmp	r2, r3
 8006012:	d805      	bhi.n	8006020 <Sync0_Isr+0x5c>
              {
                 /*ECATCHANGE_END(V5.11) COE3*/
                 sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 3;
 8006014:	4b39      	ldr	r3, [pc, #228]	; (80060fc <Sync0_Isr+0x138>)
 8006016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006018:	3303      	adds	r3, #3
 800601a:	b29a      	uxth	r2, r3
 800601c:	4b37      	ldr	r3, [pc, #220]	; (80060fc <Sync0_Isr+0x138>)
 800601e:	851a      	strh	r2, [r3, #40]	; 0x28
              }

/*ECATCHANGE_START(V5.11) COE3*/
           if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8006020:	4b38      	ldr	r3, [pc, #224]	; (8006104 <Sync0_Isr+0x140>)
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d00f      	beq.n	8006048 <Sync0_Isr+0x84>
 8006028:	4b33      	ldr	r3, [pc, #204]	; (80060f8 <Sync0_Isr+0x134>)
 800602a:	881b      	ldrh	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10b      	bne.n	8006048 <Sync0_Isr+0x84>
 8006030:	4b35      	ldr	r3, [pc, #212]	; (8006108 <Sync0_Isr+0x144>)
 8006032:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8006034:	4b32      	ldr	r3, [pc, #200]	; (8006100 <Sync0_Isr+0x13c>)
 8006036:	891b      	ldrh	r3, [r3, #8]
 8006038:	429a      	cmp	r2, r3
 800603a:	d805      	bhi.n	8006048 <Sync0_Isr+0x84>
           {
/*ECATCHANGE_END(V5.11) COE3*/
               sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 800603c:	4b32      	ldr	r3, [pc, #200]	; (8006108 <Sync0_Isr+0x144>)
 800603e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006040:	3303      	adds	r3, #3
 8006042:	b29a      	uxth	r2, r3
 8006044:	4b30      	ldr	r3, [pc, #192]	; (8006108 <Sync0_Isr+0x144>)
 8006046:	851a      	strh	r2, [r3, #40]	; 0x28
           }

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 8006048:	4b2b      	ldr	r3, [pc, #172]	; (80060f8 <Sync0_Isr+0x134>)
 800604a:	881b      	ldrh	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d11a      	bne.n	8006086 <Sync0_Isr+0xc2>
 8006050:	4b2c      	ldr	r3, [pc, #176]	; (8006104 <Sync0_Isr+0x140>)
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d016      	beq.n	8006086 <Sync0_Isr+0xc2>
           {
              /* Input only with DC, check if the last input data was read*/
              UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8006058:	f7ff faec 	bl	8005634 <HW_GetALEventRegister_Isr>
 800605c:	4603      	mov	r3, r0
 800605e:	80fb      	strh	r3, [r7, #6]
              ALEvent = SWAPWORD(ALEvent);

              if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 8006060:	88fb      	ldrh	r3, [r7, #6]
 8006062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <Sync0_Isr+0xb4>
              {
                 /* no input data was read by the master, increment the sm missed counter*/
                 u16SmSync0Counter++;
 800606a:	4b22      	ldr	r3, [pc, #136]	; (80060f4 <Sync0_Isr+0x130>)
 800606c:	881b      	ldrh	r3, [r3, #0]
 800606e:	3301      	adds	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	4b20      	ldr	r3, [pc, #128]	; (80060f4 <Sync0_Isr+0x130>)
 8006074:	801a      	strh	r2, [r3, #0]
           {
 8006076:	e00c      	b.n	8006092 <Sync0_Isr+0xce>
              }
              else
              {
                 /* Reset SM/Sync0 counter*/
                 u16SmSync0Counter = 0;
 8006078:	4b1e      	ldr	r3, [pc, #120]	; (80060f4 <Sync0_Isr+0x130>)
 800607a:	2200      	movs	r2, #0
 800607c:	801a      	strh	r2, [r3, #0]

                 sSyncManInPar.u16SmEventMissedCounter = 0;
 800607e:	4b22      	ldr	r3, [pc, #136]	; (8006108 <Sync0_Isr+0x144>)
 8006080:	2200      	movs	r2, #0
 8006082:	851a      	strh	r2, [r3, #40]	; 0x28
           {
 8006084:	e005      	b.n	8006092 <Sync0_Isr+0xce>

              }
           }
           else
           {
              u16SmSync0Counter++;
 8006086:	4b1b      	ldr	r3, [pc, #108]	; (80060f4 <Sync0_Isr+0x130>)
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	3301      	adds	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	4b19      	ldr	r3, [pc, #100]	; (80060f4 <Sync0_Isr+0x130>)
 8006090:	801a      	strh	r2, [r3, #0]
           }
        }//SM -Sync monitoring enabled
/*ECATCHANGE_END(V5.11) ECAT4*/


        if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 8006092:	4b1e      	ldr	r3, [pc, #120]	; (800610c <Sync0_Isr+0x148>)
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d105      	bne.n	80060a6 <Sync0_Isr+0xe2>
 800609a:	4b1d      	ldr	r3, [pc, #116]	; (8006110 <Sync0_Isr+0x14c>)
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <Sync0_Isr+0xe2>
        {
            /* Output mapping was not done by the PDI ISR */
            PDO_OutputMapping();
 80060a2:	f7ff fe39 	bl	8005d18 <PDO_OutputMapping>
        }

        /* Application is synchronized to SYNC0 event*/
        ECAT_Application();
 80060a6:	f000 f8d9 	bl	800625c <ECAT_Application>

        if ( bEcatInputUpdateRunning 
 80060aa:	4b0f      	ldr	r3, [pc, #60]	; (80060e8 <Sync0_Isr+0x124>)
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d012      	beq.n	80060d8 <Sync0_Isr+0x114>
           && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* Inputs shall be latched on a specific Sync0 event */
 80060b2:	4b18      	ldr	r3, [pc, #96]	; (8006114 <Sync0_Isr+0x150>)
 80060b4:	881b      	ldrh	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00e      	beq.n	80060d8 <Sync0_Isr+0x114>
 80060ba:	4b16      	ldr	r3, [pc, #88]	; (8006114 <Sync0_Isr+0x150>)
 80060bc:	881a      	ldrh	r2, [r3, #0]
 80060be:	4b0b      	ldr	r3, [pc, #44]	; (80060ec <Sync0_Isr+0x128>)
 80060c0:	881b      	ldrh	r3, [r3, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d108      	bne.n	80060d8 <Sync0_Isr+0x114>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 80060c6:	f7ff fe11 	bl	8005cec <PDO_InputMapping>

            if(LatchInputSync0Value == 1)
 80060ca:	4b12      	ldr	r3, [pc, #72]	; (8006114 <Sync0_Isr+0x150>)
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d102      	bne.n	80060d8 <Sync0_Isr+0x114>
            {
                /* if inputs are latched on every Sync0 event (otherwise the counter is reset on the next Sync1 event) */
                LatchInputSync0Counter = 0;
 80060d2:	4b06      	ldr	r3, [pc, #24]	; (80060ec <Sync0_Isr+0x128>)
 80060d4:	2200      	movs	r2, #0
 80060d6:	801a      	strh	r2, [r3, #0]
            }
        }

    }
}
 80060d8:	bf00      	nop
 80060da:	3708      	adds	r7, #8
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	20000c1e 	.word	0x20000c1e
 80060e4:	20000c4a 	.word	0x20000c4a
 80060e8:	20000c50 	.word	0x20000c50
 80060ec:	20000c24 	.word	0x20000c24
 80060f0:	20000c42 	.word	0x20000c42
 80060f4:	20000c54 	.word	0x20000c54
 80060f8:	20000c1a 	.word	0x20000c1a
 80060fc:	20000f34 	.word	0x20000f34
 8006100:	2000052c 	.word	0x2000052c
 8006104:	20000c40 	.word	0x20000c40
 8006108:	20000ef0 	.word	0x20000ef0
 800610c:	20000c51 	.word	0x20000c51
 8006110:	20000c4b 	.word	0x20000c4b
 8006114:	20000c3c 	.word	0x20000c3c

08006118 <Sync1_Isr>:

void Sync1_Isr(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
    Sync1WdCounter = 0;
 800611c:	4b0a      	ldr	r3, [pc, #40]	; (8006148 <Sync1_Isr+0x30>)
 800611e:	2200      	movs	r2, #0
 8006120:	801a      	strh	r2, [r3, #0]

        if ( bEcatInputUpdateRunning 
 8006122:	4b0a      	ldr	r3, [pc, #40]	; (800614c <Sync1_Isr+0x34>)
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d009      	beq.n	800613e <Sync1_Isr+0x26>
            && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 800612a:	4b09      	ldr	r3, [pc, #36]	; (8006150 <Sync1_Isr+0x38>)
 800612c:	885b      	ldrh	r3, [r3, #2]
 800612e:	2b03      	cmp	r3, #3
 8006130:	d105      	bne.n	800613e <Sync1_Isr+0x26>
            && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value == 0), if LatchInputSync0Value > 0 inputs are latched with Sync0 */
 8006132:	4b08      	ldr	r3, [pc, #32]	; (8006154 <Sync1_Isr+0x3c>)
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <Sync1_Isr+0x26>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 800613a:	f7ff fdd7 	bl	8005cec <PDO_InputMapping>
        }

        /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
        LatchInputSync0Counter = 0;
 800613e:	4b06      	ldr	r3, [pc, #24]	; (8006158 <Sync1_Isr+0x40>)
 8006140:	2200      	movs	r2, #0
 8006142:	801a      	strh	r2, [r3, #0]
}
 8006144:	bf00      	nop
 8006146:	bd80      	pop	{r7, pc}
 8006148:	20000c4c 	.word	0x20000c4c
 800614c:	20000c50 	.word	0x20000c50
 8006150:	20000ef0 	.word	0x20000ef0
 8006154:	20000c3c 	.word	0x20000c3c
 8006158:	20000c24 	.word	0x20000c24

0800615c <MainInit>:
 \brief    This function initialize the EtherCAT Sample Code

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 MainInit(void)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
    UINT16 Error = 0;
 8006162:	2300      	movs	r3, #0
 8006164:	80fb      	strh	r3, [r7, #6]
    SET_EEPROM_PTR
#endif
/*ECATCHANGE_END(V5.11) EEPROM1*/

    /* initialize the EtherCAT Slave Interface */
    ECAT_Init();
 8006166:	f001 feb3 	bl	8007ed0 <ECAT_Init>
    /* initialize the objects */
    COE_ObjInit();
 800616a:	f7ff fb75 	bl	8005858 <COE_ObjInit>

    /*Timer initialization*/
    u16BusCycleCntMs = 0;
 800616e:	4b08      	ldr	r3, [pc, #32]	; (8006190 <MainInit+0x34>)
 8006170:	2200      	movs	r2, #0
 8006172:	801a      	strh	r2, [r3, #0]
    StartTimerCnt = 0;
 8006174:	4b07      	ldr	r3, [pc, #28]	; (8006194 <MainInit+0x38>)
 8006176:	2200      	movs	r2, #0
 8006178:	601a      	str	r2, [r3, #0]
    bCycleTimeMeasurementStarted = FALSE;
 800617a:	4b07      	ldr	r3, [pc, #28]	; (8006198 <MainInit+0x3c>)
 800617c:	2200      	movs	r2, #0
 800617e:	701a      	strb	r2, [r3, #0]

    /*indicate that the slave stack initialization finished*/
    bInitFinished = TRUE;
 8006180:	4b06      	ldr	r3, [pc, #24]	; (800619c <MainInit+0x40>)
 8006182:	2201      	movs	r2, #1
 8006184:	701a      	strb	r2, [r3, #0]

    /*Application Init need to be called from the application layer*/
	return Error;
 8006186:	88fb      	ldrh	r3, [r7, #6]
}
 8006188:	4618      	mov	r0, r3
 800618a:	3708      	adds	r7, #8
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	20000c0c 	.word	0x20000c0c
 8006194:	20000b64 	.word	0x20000b64
 8006198:	20000b68 	.word	0x20000b68
 800619c:	200005dc 	.word	0x200005dc

080061a0 <MainLoop>:
 \brief    This function shall be called cyclically from main

*////////////////////////////////////////////////////////////////////////////////////////

void MainLoop(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
    /*return if initialization not finished */
    if(bInitFinished == FALSE)
 80061a6:	4b26      	ldr	r3, [pc, #152]	; (8006240 <MainLoop+0xa0>)
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d043      	beq.n	8006236 <MainLoop+0x96>

        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 80061ae:	4b25      	ldr	r3, [pc, #148]	; (8006244 <MainLoop+0xa4>)
 80061b0:	781b      	ldrb	r3, [r3, #0]
        if (
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <MainLoop+0x1e>
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 80061b6:	4b24      	ldr	r3, [pc, #144]	; (8006248 <MainLoop+0xa8>)
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d134      	bne.n	8006228 <MainLoop+0x88>
			&& !bDcSyncActive                                               /* DC-Synchronous */
 80061be:	4b23      	ldr	r3, [pc, #140]	; (800624c <MainLoop+0xac>)
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d130      	bne.n	8006228 <MainLoop+0x88>
               from the ESC interrupt routine (in mcihw.c or spihw.c),
               in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
               at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
               and the function ECAT_Application has to be called here (with interrupts disabled,
               because the SM-event could be generated while executing ECAT_Application) */
            if ( !bEscIntEnabled )
 80061c6:	4b1f      	ldr	r3, [pc, #124]	; (8006244 <MainLoop+0xa4>)
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d11e      	bne.n	800620c <MainLoop+0x6c>
            {
                /* application is running in ECAT FreeRun Mode,
                   first we have to check, if outputs were received */
                UINT16 ALEvent = HW_GetALEventRegister();
 80061ce:	f7ff fa27 	bl	8005620 <HW_GetALEventRegister>
 80061d2:	4603      	mov	r3, r0
 80061d4:	80fb      	strh	r3, [r7, #6]
                ALEvent = SWAPWORD(ALEvent);

                if ( ALEvent & PROCESS_OUTPUT_EVENT )
 80061d6:	88fb      	ldrh	r3, [r7, #6]
 80061d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d009      	beq.n	80061f4 <MainLoop+0x54>
                {
                    /* set the flag for the state machine behaviour */
                    bEcatFirstOutputsReceived = TRUE;
 80061e0:	4b19      	ldr	r3, [pc, #100]	; (8006248 <MainLoop+0xa8>)
 80061e2:	2201      	movs	r2, #1
 80061e4:	701a      	strb	r2, [r3, #0]
                    if ( bEcatOutputUpdateRunning )
 80061e6:	4b1a      	ldr	r3, [pc, #104]	; (8006250 <MainLoop+0xb0>)
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00e      	beq.n	800620c <MainLoop+0x6c>
                    {
                        /* update the outputs */
                        PDO_OutputMapping();
 80061ee:	f7ff fd93 	bl	8005d18 <PDO_OutputMapping>
 80061f2:	e00b      	b.n	800620c <MainLoop+0x6c>
                    }
                }
                else if ( nPdOutputSize == 0 )
 80061f4:	4b17      	ldr	r3, [pc, #92]	; (8006254 <MainLoop+0xb4>)
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d107      	bne.n	800620c <MainLoop+0x6c>
                {
                    /* if no outputs are transmitted, the watchdog must be reset, when the inputs were read */
                    if ( ALEvent & PROCESS_INPUT_EVENT )
 80061fc:	88fb      	ldrh	r3, [r7, #6]
 80061fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <MainLoop+0x6c>
                    {
                        /* Outputs were updated, set flag for watchdog monitoring */
                        bEcatFirstOutputsReceived = TRUE;
 8006206:	4b10      	ldr	r3, [pc, #64]	; (8006248 <MainLoop+0xa8>)
 8006208:	2201      	movs	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            DISABLE_ESC_INT();
 800620c:	2017      	movs	r0, #23
 800620e:	f7ff fd49 	bl	8005ca4 <__NVIC_DisableIRQ>
            ECAT_Application();
 8006212:	f000 f823 	bl	800625c <ECAT_Application>

            if ( bEcatInputUpdateRunning )
 8006216:	4b10      	ldr	r3, [pc, #64]	; (8006258 <MainLoop+0xb8>)
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <MainLoop+0x82>
            {
                /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
                PDO_InputMapping();
 800621e:	f7ff fd65 	bl	8005cec <PDO_InputMapping>
            }
            ENABLE_ESC_INT();
 8006222:	2017      	movs	r0, #23
 8006224:	f7ff fd20 	bl	8005c68 <__NVIC_EnableIRQ>

            }
        }
#endif
		/* call EtherCAT functions */
		ECAT_Main();
 8006228:	f001 fefc 	bl	8008024 <ECAT_Main>

		/* call lower prior application part */
		COE_Main();
 800622c:	f7ff fcb0 	bl	8005b90 <COE_Main>
		CheckIfEcatError();
 8006230:	f001 fdfc 	bl	8007e2c <CheckIfEcatError>
 8006234:	e000      	b.n	8006238 <MainLoop+0x98>
        return;
 8006236:	bf00      	nop

}
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	200005dc 	.word	0x200005dc
 8006244:	20000c51 	.word	0x20000c51
 8006248:	20000c46 	.word	0x20000c46
 800624c:	20000c4a 	.word	0x20000c4a
 8006250:	20000c4b 	.word	0x20000c4b
 8006254:	20000c1a 	.word	0x20000c1a
 8006258:	20000c50 	.word	0x20000c50

0800625c <ECAT_Application>:
/**
 \brief    ECAT_Application (prev. SSC versions "COE_Application")
 this function calculates and the physical process signals and triggers the input mapping
*////////////////////////////////////////////////////////////////////////////////////////
void ECAT_Application(void)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	af00      	add	r7, sp, #0
    {
        APPL_Application();
 8006260:	f7fe ff76 	bl	8005150 <APPL_Application>
    }
/* PDO Input mapping is called from the specific trigger ISR */
}
 8006264:	bf00      	nop
 8006266:	bd80      	pop	{r7, pc}

08006268 <COE_Init>:

 \brief    This function intialize the CoE Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Init(void)
{
 8006268:	b480      	push	{r7}
 800626a:	af00      	add	r7, sp, #0
    pCoeSendStored = 0;
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <COE_Init+0x1c>)
 800626e:	2200      	movs	r2, #0
 8006270:	601a      	str	r2, [r3, #0]
    nSdoInfoFragmentsLeft = 0;
 8006272:	4b05      	ldr	r3, [pc, #20]	; (8006288 <COE_Init+0x20>)
 8006274:	2200      	movs	r2, #0
 8006276:	801a      	strh	r2, [r3, #0]
}
 8006278:	bf00      	nop
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20000c10 	.word	0x20000c10
 8006288:	20000fa0 	.word	0x20000fa0

0800628c <COE_ServiceInd>:
 \brief    This function is called when a CoE (CAN application layer over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 COE_ServiceInd(TCOEMBX MBXMEM *pCoeMbx)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 8006294:	2300      	movs	r3, #0
 8006296:	73fb      	strb	r3, [r7, #15]

    switch ((pCoeMbx->CoeHeader & COEHEADER_COESERVICEMASK) >> COEHEADER_COESERVICESHIFT)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	88db      	ldrh	r3, [r3, #6]
 800629c:	0b1b      	lsrs	r3, r3, #12
 800629e:	b29b      	uxth	r3, r3
 80062a0:	3b01      	subs	r3, #1
 80062a2:	2b07      	cmp	r3, #7
 80062a4:	d821      	bhi.n	80062ea <COE_ServiceInd+0x5e>
 80062a6:	a201      	add	r2, pc, #4	; (adr r2, 80062ac <COE_ServiceInd+0x20>)
 80062a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ac:	080062e5 	.word	0x080062e5
 80062b0:	080062cd 	.word	0x080062cd
 80062b4:	080062e5 	.word	0x080062e5
 80062b8:	080062e5 	.word	0x080062e5
 80062bc:	080062e5 	.word	0x080062e5
 80062c0:	080062e5 	.word	0x080062e5
 80062c4:	080062e5 	.word	0x080062e5
 80062c8:	080062d9 	.word	0x080062d9
    {
    case COESERVICE_SDOREQUEST:
        /* SDO-Request received, call SDOS_SdoInd to process the SDO-Request
           if an existing SDO-Stack shall be used, the corresponding function
            should be called */
        result = SDOS_SdoInd( (TINITSDOMBX MBXMEM *) pCoeMbx );
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f004 fb0b 	bl	800a8e8 <SDOS_SdoInd>
 80062d2:	4603      	mov	r3, r0
 80062d4:	73fb      	strb	r3, [r7, #15]
        break;
 80062d6:	e00b      	b.n	80062f0 <COE_ServiceInd+0x64>

    case COESERVICE_SDOINFO:
        /* SDO-Information Request received, call SDOS_SdoInfoInd to process the SDO-Request */
        result = SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pCoeMbx );
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f004 fe47 	bl	800af6c <SDOS_SdoInfoInd>
 80062de:	4603      	mov	r3, r0
 80062e0:	73fb      	strb	r3, [r7, #15]
        /*NOERROR_INWORK is never returned by SDOS_SdoInfoInd() => delete return code handling*/
        break;
 80062e2:	e005      	b.n	80062f0 <COE_ServiceInd+0x64>
    case COESERVICE_TXPDO:
    case COESERVICE_RXPDO:
    case COESERVICE_TXPDOREMREQ:
    case COESERVICE_RXPDOREMREQ:
        /* these CoE services are not supported yet */
        result = MBXERR_SERVICENOTSUPPORTED;
 80062e4:	2304      	movs	r3, #4
 80062e6:	73fb      	strb	r3, [r7, #15]
        break;
 80062e8:	e002      	b.n	80062f0 <COE_ServiceInd+0x64>

    default:
        result = MBXERR_INVALIDHEADER;
 80062ea:	2305      	movs	r3, #5
 80062ec:	73fb      	strb	r3, [r7, #15]
        break;
 80062ee:	bf00      	nop
    }
    return result;
 80062f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop

080062fc <COE_ContinueInd>:
*////////////////////////////////////////////////////////////////////////////////////////

/*ECATCHANGE_START(V5.11) COE4*/
UINT8 COE_ContinueInd(TMBX MBXMEM * pMbx)
/*ECATCHANGE_END(V5.11) COE4*/
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
    if (pCoeSendStored)
 8006304:	4b12      	ldr	r3, [pc, #72]	; (8006350 <COE_ContinueInd+0x54>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d009      	beq.n	8006320 <COE_ContinueInd+0x24>
    {
        /* send the stored CoE service which could not be sent before */
        MBX_MailboxSendReq(pCoeSendStored, 0);
 800630c:	4b10      	ldr	r3, [pc, #64]	; (8006350 <COE_ContinueInd+0x54>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2100      	movs	r1, #0
 8006312:	4618      	mov	r0, r3
 8006314:	f002 fa66 	bl	80087e4 <MBX_MailboxSendReq>
        pCoeSendStored = 0;
 8006318:	4b0d      	ldr	r3, [pc, #52]	; (8006350 <COE_ContinueInd+0x54>)
 800631a:	2200      	movs	r2, #0
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	e012      	b.n	8006346 <COE_ContinueInd+0x4a>
    }
    else
    {
        /* send the next fragment of the last CoE service (only for SDO-Information possible) */
        /* in mailbox queue mode pMbx is always 0, so a mailbox buffer shall be get */
        pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(SIZEOF(TMBX));
 8006320:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006324:	f005 fb88 	bl	800ba38 <malloc>
 8006328:	4603      	mov	r3, r0
 800632a:	607b      	str	r3, [r7, #4]
        /* it shall be checked if a valid pointer was returned */
/*ECATCHANGE_START(V5.11) COE4*/
        if (pMbx == NULL)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <COE_ContinueInd+0x3a>
        {
            return MBXERR_NOMOREMEMORY;
 8006332:	2307      	movs	r3, #7
 8006334:	e008      	b.n	8006348 <COE_ContinueInd+0x4c>
        }
        else
/*ECATCHANGE_END(V5.11) COE4*/
        {
            /* copy the stored SDO-Info-Header in the request */
            MBXMEMCPY(pMbx, aSdoInfoHeader, SDO_INFO_HEADER_BYTE_SIZE);
 8006336:	220e      	movs	r2, #14
 8006338:	4906      	ldr	r1, [pc, #24]	; (8006354 <COE_ContinueInd+0x58>)
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f005 fb8c 	bl	800ba58 <memcpy>
            /* call SDOS_SdoInfoInd to generate and send the next fragment */
            SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pMbx );
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f004 fe13 	bl	800af6c <SDOS_SdoInfoInd>
        }
    }

    return 0;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3708      	adds	r7, #8
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	20000c10 	.word	0x20000c10
 8006354:	20000fb4 	.word	0x20000fb4

08006358 <__NVIC_EnableIRQ>:
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006366:	2b00      	cmp	r3, #0
 8006368:	db0b      	blt.n	8006382 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800636a:	79fb      	ldrb	r3, [r7, #7]
 800636c:	f003 021f 	and.w	r2, r3, #31
 8006370:	4907      	ldr	r1, [pc, #28]	; (8006390 <__NVIC_EnableIRQ+0x38>)
 8006372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	2001      	movs	r0, #1
 800637a:	fa00 f202 	lsl.w	r2, r0, r2
 800637e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006382:	bf00      	nop
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	e000e100 	.word	0xe000e100

08006394 <__NVIC_DisableIRQ>:
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	4603      	mov	r3, r0
 800639c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800639e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	db12      	blt.n	80063cc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063a6:	79fb      	ldrb	r3, [r7, #7]
 80063a8:	f003 021f 	and.w	r2, r3, #31
 80063ac:	490a      	ldr	r1, [pc, #40]	; (80063d8 <__NVIC_DisableIRQ+0x44>)
 80063ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063b2:	095b      	lsrs	r3, r3, #5
 80063b4:	2001      	movs	r0, #1
 80063b6:	fa00 f202 	lsl.w	r2, r0, r2
 80063ba:	3320      	adds	r3, #32
 80063bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80063c0:	f3bf 8f4f 	dsb	sy
}
 80063c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80063c6:	f3bf 8f6f 	isb	sy
}
 80063ca:	bf00      	nop
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	e000e100 	.word	0xe000e100

080063dc <ResetALEventMask>:
 \param    intMask        interrupt mask (disabled interrupt shall be zero)

 \brief    This function makes an logical and with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void ResetALEventMask(UINT16 intMask)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	4603      	mov	r3, r0
 80063e4:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 80063e6:	f107 030e 	add.w	r3, r7, #14
 80063ea:	2202      	movs	r2, #2
 80063ec:	f44f 7101 	mov.w	r1, #516	; 0x204
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff f929 	bl	8005648 <HW_EscRead>
    
    mask &= intMask;
 80063f6:	89fa      	ldrh	r2, [r7, #14]
 80063f8:	88fb      	ldrh	r3, [r7, #6]
 80063fa:	4013      	ands	r3, r2
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 8006400:	2017      	movs	r0, #23
 8006402:	f7ff ffc7 	bl	8006394 <__NVIC_DisableIRQ>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8006406:	f107 030e 	add.w	r3, r7, #14
 800640a:	2202      	movs	r2, #2
 800640c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006410:	4618      	mov	r0, r3
 8006412:	f7ff f981 	bl	8005718 <HW_EscWrite>
    ENABLE_ESC_INT();
 8006416:	2017      	movs	r0, #23
 8006418:	f7ff ff9e 	bl	8006358 <__NVIC_EnableIRQ>
}
 800641c:	bf00      	nop
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <SetALEventMask>:
 \param    intMask        interrupt mask (enabled interrupt shall be one)

  \brief    This function makes an logical or with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void SetALEventMask(UINT16 intMask)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	4603      	mov	r3, r0
 800642c:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 800642e:	f107 030e 	add.w	r3, r7, #14
 8006432:	2202      	movs	r2, #2
 8006434:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006438:	4618      	mov	r0, r3
 800643a:	f7ff f905 	bl	8005648 <HW_EscRead>
    
    mask |= intMask;
 800643e:	89fa      	ldrh	r2, [r7, #14]
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	4313      	orrs	r3, r2
 8006444:	b29b      	uxth	r3, r3
 8006446:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 8006448:	2017      	movs	r0, #23
 800644a:	f7ff ffa3 	bl	8006394 <__NVIC_DisableIRQ>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 800644e:	f107 030e 	add.w	r3, r7, #14
 8006452:	2202      	movs	r2, #2
 8006454:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006458:	4618      	mov	r0, r3
 800645a:	f7ff f95d 	bl	8005718 <HW_EscWrite>
    ENABLE_ESC_INT();
 800645e:	2017      	movs	r0, #23
 8006460:	f7ff ff7a 	bl	8006358 <__NVIC_EnableIRQ>
}
 8006464:	bf00      	nop
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <UpdateEEPROMLoadedState>:
/**

\brief    This function reads the EEPROM loaded state
*////////////////////////////////////////////////////////////////////////////////////////
void UpdateEEPROMLoadedState(void)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
    {
       UINT16 TmpVar = 0;
 8006472:	2300      	movs	r3, #0
 8006474:	80fb      	strh	r3, [r7, #6]
       //read EEPROM loaded information
       HW_EscReadWord(TmpVar, ESC_EEPROM_CONTROL_OFFSET);
 8006476:	1dbb      	adds	r3, r7, #6
 8006478:	2202      	movs	r2, #2
 800647a:	f240 5102 	movw	r1, #1282	; 0x502
 800647e:	4618      	mov	r0, r3
 8006480:	f7ff f8e2 	bl	8005648 <HW_EscRead>
       TmpVar = SWAPWORD(TmpVar);
 8006484:	88fb      	ldrh	r3, [r7, #6]
 8006486:	80fb      	strh	r3, [r7, #6]

       if (((TmpVar & ESC_EEPROM_ERROR_CRC) > 0)
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800648e:	2b00      	cmp	r3, #0
 8006490:	dc04      	bgt.n	800649c <UpdateEEPROMLoadedState+0x30>
          || ((TmpVar & ESC_EEPROM_ERROR_LOAD) > 0))
 8006492:	88fb      	ldrh	r3, [r7, #6]
 8006494:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006498:	2b00      	cmp	r3, #0
 800649a:	dd03      	ble.n	80064a4 <UpdateEEPROMLoadedState+0x38>
       {
          EepromLoaded = FALSE;
 800649c:	4b05      	ldr	r3, [pc, #20]	; (80064b4 <UpdateEEPROMLoadedState+0x48>)
 800649e:	2200      	movs	r2, #0
 80064a0:	701a      	strb	r2, [r3, #0]
 80064a2:	e003      	b.n	80064ac <UpdateEEPROMLoadedState+0x40>
       }
       else
       {
          EepromLoaded = TRUE;
 80064a4:	4b03      	ldr	r3, [pc, #12]	; (80064b4 <UpdateEEPROMLoadedState+0x48>)
 80064a6:	2201      	movs	r2, #1
 80064a8:	701a      	strb	r2, [r3, #0]
       }
    }
}
 80064aa:	bf00      	nop
 80064ac:	bf00      	nop
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	200005e0 	.word	0x200005e0

080064b8 <GetSyncMan>:
 \brief    This function is called to read the SYNC Manager channel descriptions of the
             process data SYNC Managers.
*////////////////////////////////////////////////////////////////////////////////////////

TSYNCMAN ESCMEM * GetSyncMan( UINT8 channel )
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	71fb      	strb	r3, [r7, #7]
    HW_EscRead((MEM_ADDR *)&SyncManInfo, ESC_SYNCMAN_REG_OFFSET + (channel * SIZEOF_SM_REGISTER), SIZEOF_SM_REGISTER );
 80064c2:	79fb      	ldrb	r3, [r7, #7]
 80064c4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	00db      	lsls	r3, r3, #3
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	2208      	movs	r2, #8
 80064d0:	4619      	mov	r1, r3
 80064d2:	4804      	ldr	r0, [pc, #16]	; (80064e4 <GetSyncMan+0x2c>)
 80064d4:	f7ff f8b8 	bl	8005648 <HW_EscRead>


    return &SyncManInfo;
 80064d8:	4b02      	ldr	r3, [pc, #8]	; (80064e4 <GetSyncMan+0x2c>)
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	bf00      	nop
 80064e4:	20000c34 	.word	0x20000c34

080064e8 <DisableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function disables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void DisableSyncManChannel(UINT8 channel)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    //The register 0x806 is only readable from PDI => writing 0 is valid
    VARVOLATILE UINT16 smStatus = SM_SETTING_PDI_DISABLE;
 80064f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064f6:	81bb      	strh	r3, [r7, #12]
    Offset = (ESC_SYNCMAN_ACTIVE_OFFSET + (SIZEOF_SM_REGISTER*channel));
 80064f8:	79fb      	ldrb	r3, [r7, #7]
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	00db      	lsls	r3, r3, #3
 80064fe:	b29b      	uxth	r3, r3
 8006500:	f603 0306 	addw	r3, r3, #2054	; 0x806
 8006504:	81fb      	strh	r3, [r7, #14]


    HW_EscWriteWord(smStatus,Offset);
 8006506:	89f9      	ldrh	r1, [r7, #14]
 8006508:	f107 030c 	add.w	r3, r7, #12
 800650c:	2202      	movs	r2, #2
 800650e:	4618      	mov	r0, r3
 8006510:	f7ff f902 	bl	8005718 <HW_EscWrite>
    
    /*wait until SyncManager is disabled*/
    do
    {
        HW_EscReadWord(smStatus, Offset);
 8006514:	89f9      	ldrh	r1, [r7, #14]
 8006516:	f107 030c 	add.w	r3, r7, #12
 800651a:	2202      	movs	r2, #2
 800651c:	4618      	mov	r0, r3
 800651e:	f7ff f893 	bl	8005648 <HW_EscRead>
    }while(!(smStatus & SM_SETTING_PDI_DISABLE));
 8006522:	89bb      	ldrh	r3, [r7, #12]
 8006524:	b29b      	uxth	r3, r3
 8006526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f2      	beq.n	8006514 <DisableSyncManChannel+0x2c>
}
 800652e:	bf00      	nop
 8006530:	bf00      	nop
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <EnableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function enables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void EnableSyncManChannel(UINT8 channel)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    //The register 0x806 is only readable from PDI => writing 0 is valid
    VARVOLATILE UINT16 smStatus = 0x0000;
 8006542:	2300      	movs	r3, #0
 8006544:	81bb      	strh	r3, [r7, #12]
    Offset = (ESC_SYNCMAN_ACTIVE_OFFSET + (SIZEOF_SM_REGISTER*channel));
 8006546:	79fb      	ldrb	r3, [r7, #7]
 8006548:	b29b      	uxth	r3, r3
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	b29b      	uxth	r3, r3
 800654e:	f603 0306 	addw	r3, r3, #2054	; 0x806
 8006552:	81fb      	strh	r3, [r7, #14]


    HW_EscWriteWord(smStatus,Offset);
 8006554:	89f9      	ldrh	r1, [r7, #14]
 8006556:	f107 030c 	add.w	r3, r7, #12
 800655a:	2202      	movs	r2, #2
 800655c:	4618      	mov	r0, r3
 800655e:	f7ff f8db 	bl	8005718 <HW_EscWrite>
    
    /*wait until SyncManager is enabled*/
    do
    {
        HW_EscReadWord(smStatus,Offset);
 8006562:	89f9      	ldrh	r1, [r7, #14]
 8006564:	f107 030c 	add.w	r3, r7, #12
 8006568:	2202      	movs	r2, #2
 800656a:	4618      	mov	r0, r3
 800656c:	f7ff f86c 	bl	8005648 <HW_EscRead>

    }while((smStatus & SM_SETTING_PDI_DISABLE));
 8006570:	89bb      	ldrh	r3, [r7, #12]
 8006572:	b29b      	uxth	r3, r3
 8006574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1f2      	bne.n	8006562 <EnableSyncManChannel+0x2a>
}
 800657c:	bf00      	nop
 800657e:	bf00      	nop
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
	...

08006588 <CheckSmSettings>:
 \brief    This function checks all SM channels

*////////////////////////////////////////////////////////////////////////////////////////

UINT8    CheckSmSettings(UINT8 maxChannel)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b086      	sub	sp, #24
 800658c:	af00      	add	r7, sp, #0
 800658e:	4603      	mov	r3, r0
 8006590:	71fb      	strb	r3, [r7, #7]
    UINT8 i;
    UINT8 result = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	75bb      	strb	r3, [r7, #22]
    TSYNCMAN ESCMEM *pSyncMan;
    UINT16 SMLength = 0;
 8006596:	2300      	movs	r3, #0
 8006598:	82bb      	strh	r3, [r7, #20]
    UINT16 SMAddress = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	827b      	strh	r3, [r7, #18]

    //Check if max address defines are within the available ESC address range
    if((nMaxEscAddress < MAX_PD_WRITE_ADDRESS)
 800659e:	4ba9      	ldr	r3, [pc, #676]	; (8006844 <CheckSmSettings+0x2bc>)
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d911      	bls.n	80065ce <CheckSmSettings+0x46>
        ||(nMaxEscAddress < MAX_PD_READ_ADDRESS)
 80065aa:	4ba6      	ldr	r3, [pc, #664]	; (8006844 <CheckSmSettings+0x2bc>)
 80065ac:	881b      	ldrh	r3, [r3, #0]
 80065ae:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d90b      	bls.n	80065ce <CheckSmSettings+0x46>
/*ECATCHANGE_START(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_WRITE_ADDRESS)
 80065b6:	4ba3      	ldr	r3, [pc, #652]	; (8006844 <CheckSmSettings+0x2bc>)
 80065b8:	881b      	ldrh	r3, [r3, #0]
 80065ba:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80065be:	4293      	cmp	r3, r2
 80065c0:	d905      	bls.n	80065ce <CheckSmSettings+0x46>
/*ECATCHANGE_END(V5.11) ESM5*/
        ||(nMaxEscAddress < MAX_MBX_READ_ADDRESS))
 80065c2:	4ba0      	ldr	r3, [pc, #640]	; (8006844 <CheckSmSettings+0x2bc>)
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d801      	bhi.n	80065d2 <CheckSmSettings+0x4a>
    {
        /*The defines for maximum SM addresses are invalid for the used ESC (change the defines in the file ecat_def.h or the SSC Tool)
        It may be also required to adapt the SM settings in the ESI file*/

        return ALSTATUSCODE_NOVALIDFIRMWARE;
 80065ce:	2314      	movs	r3, #20
 80065d0:	e1c2      	b.n	8006958 <CheckSmSettings+0x3d0>
    }

    /* check the Sync Manager Parameter for the Receive Mailbox (Sync Manager Channel 0) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(MAILBOX_WRITE);
 80065d2:	2000      	movs	r0, #0
 80065d4:	f7ff ff70 	bl	80064b8 <GetSyncMan>
 80065d8:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	885b      	ldrh	r3, [r3, #2]
 80065de:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 80065e6:	8abb      	ldrh	r3, [r7, #20]
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	dd01      	ble.n	80065f4 <CheckSmSettings+0x6c>
        return ALSTATUSCODE_INVALIDSMCFG;
 80065f0:	2317      	movs	r3, #23
 80065f2:	e1b1      	b.n	8006958 <CheckSmSettings+0x3d0>

    if ((SMAddress & 0x1) > 0)
 80065f4:	8a7b      	ldrh	r3, [r7, #18]
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	dd01      	ble.n	8006602 <CheckSmSettings+0x7a>
        return ALSTATUSCODE_INVALIDSMCFG;
 80065fe:	2317      	movs	r3, #23
 8006600:	e1aa      	b.n	8006958 <CheckSmSettings+0x3d0>
/* ECATCHANGE_END(V5.11) HW2*/

    if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	88db      	ldrh	r3, [r3, #6]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d102      	bne.n	8006614 <CheckSmSettings+0x8c>
        /* receive mailbox is not enabled */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800660e:	2316      	movs	r3, #22
 8006610:	75bb      	strb	r3, [r7, #22]
 8006612:	e02b      	b.n	800666c <CheckSmSettings+0xe4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_WRITE_VALUE)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	889b      	ldrh	r3, [r3, #4]
 8006618:	f003 030c 	and.w	r3, r3, #12
 800661c:	2b04      	cmp	r3, #4
 800661e:	d002      	beq.n	8006626 <CheckSmSettings+0x9e>
       /* receive mailbox is not writable by the master*/
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8006620:	2316      	movs	r3, #22
 8006622:	75bb      	strb	r3, [r7, #22]
 8006624:	e022      	b.n	800666c <CheckSmSettings+0xe4>
    else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	889b      	ldrh	r3, [r3, #4]
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d102      	bne.n	8006638 <CheckSmSettings+0xb0>
        /* receive mailbox is not in one buffer mode */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8006632:	2316      	movs	r3, #22
 8006634:	75bb      	strb	r3, [r7, #22]
 8006636:	e019      	b.n	800666c <CheckSmSettings+0xe4>
    else if ( SMLength < MIN_MBX_SIZE )
 8006638:	8abb      	ldrh	r3, [r7, #20]
 800663a:	2b21      	cmp	r3, #33	; 0x21
 800663c:	d802      	bhi.n	8006644 <CheckSmSettings+0xbc>
        /* receive mailbox size is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800663e:	2316      	movs	r3, #22
 8006640:	75bb      	strb	r3, [r7, #22]
 8006642:	e013      	b.n	800666c <CheckSmSettings+0xe4>
    else if ( SMLength > MAX_MBX_SIZE )
 8006644:	8abb      	ldrh	r3, [r7, #20]
 8006646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800664a:	d902      	bls.n	8006652 <CheckSmSettings+0xca>
        /* receive mailbox size is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800664c:	2316      	movs	r3, #22
 800664e:	75bb      	strb	r3, [r7, #22]
 8006650:	e00c      	b.n	800666c <CheckSmSettings+0xe4>
     else if ( SMAddress < MIN_MBX_WRITE_ADDRESS )
 8006652:	8a7b      	ldrh	r3, [r7, #18]
 8006654:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006658:	d202      	bcs.n	8006660 <CheckSmSettings+0xd8>
        /* receive mailbox address is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 800665a:	2316      	movs	r3, #22
 800665c:	75bb      	strb	r3, [r7, #22]
 800665e:	e005      	b.n	800666c <CheckSmSettings+0xe4>
    else if ( SMAddress > MAX_MBX_WRITE_ADDRESS)
 8006660:	8a7b      	ldrh	r3, [r7, #18]
 8006662:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006666:	d301      	bcc.n	800666c <CheckSmSettings+0xe4>
        /* receive mailbox address is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8006668:	2316      	movs	r3, #22
 800666a:	75bb      	strb	r3, [r7, #22]


    if ( result == 0 )
 800666c:	7dbb      	ldrb	r3, [r7, #22]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d14c      	bne.n	800670c <CheckSmSettings+0x184>
    {
        /* check the Sync Manager Parameter for the Send Mailbox (Sync Manager Channel 1) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(MAILBOX_READ);
 8006672:	2001      	movs	r0, #1
 8006674:	f7ff ff20 	bl	80064b8 <GetSyncMan>
 8006678:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	885b      	ldrh	r3, [r3, #2]
 800667e:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 8006686:	8abb      	ldrh	r3, [r7, #20]
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	2b00      	cmp	r3, #0
 800668e:	dd01      	ble.n	8006694 <CheckSmSettings+0x10c>
        return ALSTATUSCODE_INVALIDSMCFG;
 8006690:	2317      	movs	r3, #23
 8006692:	e161      	b.n	8006958 <CheckSmSettings+0x3d0>

    if ((SMAddress & 0x1) > 0)
 8006694:	8a7b      	ldrh	r3, [r7, #18]
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	dd01      	ble.n	80066a2 <CheckSmSettings+0x11a>
        return ALSTATUSCODE_INVALIDSMCFG;
 800669e:	2317      	movs	r3, #23
 80066a0:	e15a      	b.n	8006958 <CheckSmSettings+0x3d0>
/* ECATCHANGE_END(V5.11) HW2*/

      if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	88db      	ldrh	r3, [r3, #6]
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d102      	bne.n	80066b4 <CheckSmSettings+0x12c>
            /* send mailbox is not enabled */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066ae:	2316      	movs	r3, #22
 80066b0:	75bb      	strb	r3, [r7, #22]
 80066b2:	e02b      	b.n	800670c <CheckSmSettings+0x184>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_READ_VALUE)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	889b      	ldrh	r3, [r3, #4]
 80066b8:	f003 030c 	and.w	r3, r3, #12
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <CheckSmSettings+0x13e>
           /* receive mailbox is not readable by the master*/
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066c0:	2316      	movs	r3, #22
 80066c2:	75bb      	strb	r3, [r7, #22]
 80066c4:	e022      	b.n	800670c <CheckSmSettings+0x184>
        else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	889b      	ldrh	r3, [r3, #4]
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d102      	bne.n	80066d8 <CheckSmSettings+0x150>
            /* receive mailbox is not in one buffer mode */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066d2:	2316      	movs	r3, #22
 80066d4:	75bb      	strb	r3, [r7, #22]
 80066d6:	e019      	b.n	800670c <CheckSmSettings+0x184>
        else if ( SMLength < MIN_MBX_SIZE )
 80066d8:	8abb      	ldrh	r3, [r7, #20]
 80066da:	2b21      	cmp	r3, #33	; 0x21
 80066dc:	d802      	bhi.n	80066e4 <CheckSmSettings+0x15c>
            /* send mailbox size is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066de:	2316      	movs	r3, #22
 80066e0:	75bb      	strb	r3, [r7, #22]
 80066e2:	e013      	b.n	800670c <CheckSmSettings+0x184>
        else if ( SMLength > MAX_MBX_SIZE )
 80066e4:	8abb      	ldrh	r3, [r7, #20]
 80066e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ea:	d902      	bls.n	80066f2 <CheckSmSettings+0x16a>
            /* send mailbox size is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066ec:	2316      	movs	r3, #22
 80066ee:	75bb      	strb	r3, [r7, #22]
 80066f0:	e00c      	b.n	800670c <CheckSmSettings+0x184>
         else if ( SMAddress < MIN_MBX_READ_ADDRESS )
 80066f2:	8a7b      	ldrh	r3, [r7, #18]
 80066f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f8:	d202      	bcs.n	8006700 <CheckSmSettings+0x178>
            /* send mailbox address is too small */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80066fa:	2316      	movs	r3, #22
 80066fc:	75bb      	strb	r3, [r7, #22]
 80066fe:	e005      	b.n	800670c <CheckSmSettings+0x184>
        else if ( SMAddress > MAX_MBX_READ_ADDRESS )
 8006700:	8a7b      	ldrh	r3, [r7, #18]
 8006702:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006706:	d301      	bcc.n	800670c <CheckSmSettings+0x184>
            /* send mailbox address is too great */
            result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8006708:	2316      	movs	r3, #22
 800670a:	75bb      	strb	r3, [r7, #22]

    }

    if ( result == 0 && maxChannel > PROCESS_DATA_IN )
 800670c:	7dbb      	ldrb	r3, [r7, #22]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d177      	bne.n	8006802 <CheckSmSettings+0x27a>
 8006712:	79fb      	ldrb	r3, [r7, #7]
 8006714:	2b03      	cmp	r3, #3
 8006716:	d974      	bls.n	8006802 <CheckSmSettings+0x27a>
    {
        /* b3BufferMode is only set, if inputs and outputs are running in 3-Buffer-Mode when leaving this function */
        b3BufferMode = TRUE;
 8006718:	4b4b      	ldr	r3, [pc, #300]	; (8006848 <CheckSmSettings+0x2c0>)
 800671a:	2201      	movs	r2, #1
 800671c:	701a      	strb	r2, [r3, #0]
        /* check the Sync Manager Parameter for the Inputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 800671e:	2003      	movs	r0, #3
 8006720:	f7ff feca 	bl	80064b8 <GetSyncMan>
 8006724:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	885b      	ldrh	r3, [r3, #2]
 800672a:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	881b      	ldrh	r3, [r3, #0]
 8006730:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 8006732:	8abb      	ldrh	r3, [r7, #20]
 8006734:	f003 0301 	and.w	r3, r3, #1
 8006738:	2b00      	cmp	r3, #0
 800673a:	dd01      	ble.n	8006740 <CheckSmSettings+0x1b8>
        return ALSTATUSCODE_INVALIDSMCFG;
 800673c:	2317      	movs	r3, #23
 800673e:	e10b      	b.n	8006958 <CheckSmSettings+0x3d0>

    if ((SMAddress & 0x1) > 0)
 8006740:	8a7b      	ldrh	r3, [r7, #18]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	dd01      	ble.n	800674e <CheckSmSettings+0x1c6>
        return ALSTATUSCODE_INVALIDSMCFG;
 800674a:	2317      	movs	r3, #23
 800674c:	e104      	b.n	8006958 <CheckSmSettings+0x3d0>
/* ECATCHANGE_END(V5.11) HW2*/

        if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	88db      	ldrh	r3, [r3, #6]
 8006752:	f003 0301 	and.w	r3, r3, #1
 8006756:	2b00      	cmp	r3, #0
 8006758:	d005      	beq.n	8006766 <CheckSmSettings+0x1de>
 800675a:	8abb      	ldrh	r3, [r7, #20]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d102      	bne.n	8006766 <CheckSmSettings+0x1de>
            /* the SM3 size is 0 and the SM3 is active */
            result = SYNCMANCHSETTINGS+1;
 8006760:	2304      	movs	r3, #4
 8006762:	75bb      	strb	r3, [r7, #22]
 8006764:	e048      	b.n	80067f8 <CheckSmSettings+0x270>
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	88db      	ldrh	r3, [r3, #6]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d039      	beq.n	80067e6 <CheckSmSettings+0x25e>
        {
            /* Sync Manager Channel 3 is active, input size has to greater 0 */
            if ( SMLength != nPdInputSize || nPdInputSize == 0 || SMLength > MAX_PD_INPUT_SIZE)
 8006772:	4b36      	ldr	r3, [pc, #216]	; (800684c <CheckSmSettings+0x2c4>)
 8006774:	881b      	ldrh	r3, [r3, #0]
 8006776:	8aba      	ldrh	r2, [r7, #20]
 8006778:	429a      	cmp	r2, r3
 800677a:	d106      	bne.n	800678a <CheckSmSettings+0x202>
 800677c:	4b33      	ldr	r3, [pc, #204]	; (800684c <CheckSmSettings+0x2c4>)
 800677e:	881b      	ldrh	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <CheckSmSettings+0x202>
 8006784:	8abb      	ldrh	r3, [r7, #20]
 8006786:	2b44      	cmp	r3, #68	; 0x44
 8006788:	d902      	bls.n	8006790 <CheckSmSettings+0x208>
                /* sizes don't match */
                result = SYNCMANCHSIZE+1;
 800678a:	2303      	movs	r3, #3
 800678c:	75bb      	strb	r3, [r7, #22]
 800678e:	e033      	b.n	80067f8 <CheckSmSettings+0x270>
            else
                /* sizes matches */
            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_READ_VALUE )
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	889b      	ldrh	r3, [r3, #4]
 8006794:	f003 030c 	and.w	r3, r3, #12
 8006798:	2b00      	cmp	r3, #0
 800679a:	d121      	bne.n	80067e0 <CheckSmSettings+0x258>
            {
                /* settings match */
                if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_READ_ADDRESS )&&( SMAddress <= MAX_PD_READ_ADDRESS ) )
 800679c:	4b2c      	ldr	r3, [pc, #176]	; (8006850 <CheckSmSettings+0x2c8>)
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d107      	bne.n	80067b4 <CheckSmSettings+0x22c>
 80067a4:	8a7b      	ldrh	r3, [r7, #18]
 80067a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067aa:	d303      	bcc.n	80067b4 <CheckSmSettings+0x22c>
 80067ac:	8a7b      	ldrh	r3, [r7, #18]
 80067ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067b2:	d308      	bcc.n	80067c6 <CheckSmSettings+0x23e>
                   ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrInputData ) )
 80067b4:	4b26      	ldr	r3, [pc, #152]	; (8006850 <CheckSmSettings+0x2c8>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d00e      	beq.n	80067da <CheckSmSettings+0x252>
 80067bc:	4b25      	ldr	r3, [pc, #148]	; (8006854 <CheckSmSettings+0x2cc>)
 80067be:	881b      	ldrh	r3, [r3, #0]
 80067c0:	8a7a      	ldrh	r2, [r7, #18]
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d109      	bne.n	80067da <CheckSmSettings+0x252>
                    )
                {
                    /* addresses match */

                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	889b      	ldrh	r3, [r3, #4]
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d012      	beq.n	80067f8 <CheckSmSettings+0x270>
                        /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                        b3BufferMode = FALSE;
 80067d2:	4b1d      	ldr	r3, [pc, #116]	; (8006848 <CheckSmSettings+0x2c0>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	701a      	strb	r2, [r3, #0]
                    if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80067d8:	e00e      	b.n	80067f8 <CheckSmSettings+0x270>
                }
                else
                    /* input address is out of the allowed area or has changed in SAFEOP or OP */
                    result = SYNCMANCHADDRESS+1;
 80067da:	2302      	movs	r3, #2
 80067dc:	75bb      	strb	r3, [r7, #22]
 80067de:	e00b      	b.n	80067f8 <CheckSmSettings+0x270>
            }
            else
                /* input settings do not match */
                result = SYNCMANCHSETTINGS+1;
 80067e0:	2304      	movs	r3, #4
 80067e2:	75bb      	strb	r3, [r7, #22]
 80067e4:	e008      	b.n	80067f8 <CheckSmSettings+0x270>
        }
        else if ( SMLength != 0 || nPdInputSize != 0 )
 80067e6:	8abb      	ldrh	r3, [r7, #20]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d103      	bne.n	80067f4 <CheckSmSettings+0x26c>
 80067ec:	4b17      	ldr	r3, [pc, #92]	; (800684c <CheckSmSettings+0x2c4>)
 80067ee:	881b      	ldrh	r3, [r3, #0]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <CheckSmSettings+0x270>
            /* input size is not zero although the SM3 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 80067f4:	2303      	movs	r3, #3
 80067f6:	75bb      	strb	r3, [r7, #22]



        if ( result != 0 )
 80067f8:	7dbb      	ldrb	r3, [r7, #22]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <CheckSmSettings+0x27a>
        {
            result = ALSTATUSCODE_INVALIDSMINCFG;
 80067fe:	231e      	movs	r3, #30
 8006800:	75bb      	strb	r3, [r7, #22]
        }
    }


//    else
    if ( result == 0 && maxChannel > PROCESS_DATA_OUT )
 8006802:	7dbb      	ldrb	r3, [r7, #22]
 8006804:	2b00      	cmp	r3, #0
 8006806:	f040 808f 	bne.w	8006928 <CheckSmSettings+0x3a0>
 800680a:	79fb      	ldrb	r3, [r7, #7]
 800680c:	2b02      	cmp	r3, #2
 800680e:	f240 808b 	bls.w	8006928 <CheckSmSettings+0x3a0>
    {
        /* check the Sync Manager Parameter for the Outputs (Sync Manager Channel 2) */
/*ECATCHANGE_START(V5.11) HW1*/
        pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 8006812:	2002      	movs	r0, #2
 8006814:	f7ff fe50 	bl	80064b8 <GetSyncMan>
 8006818:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/

    SMLength = pSyncMan->Length;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	885b      	ldrh	r3, [r3, #2]
 800681e:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	881b      	ldrh	r3, [r3, #0]
 8006824:	827b      	strh	r3, [r7, #18]

/* ECATCHANGE_START(V5.11) HW2*/
    //Check if the start address and length are even 16Bit addresses
    if ((SMLength & 0x1) > 0)
 8006826:	8abb      	ldrh	r3, [r7, #20]
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	dd01      	ble.n	8006834 <CheckSmSettings+0x2ac>
        return ALSTATUSCODE_INVALIDSMCFG;
 8006830:	2317      	movs	r3, #23
 8006832:	e091      	b.n	8006958 <CheckSmSettings+0x3d0>

    if ((SMAddress & 0x1) > 0)
 8006834:	8a7b      	ldrh	r3, [r7, #18]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	dd0c      	ble.n	8006858 <CheckSmSettings+0x2d0>
        return ALSTATUSCODE_INVALIDSMCFG;
 800683e:	2317      	movs	r3, #23
 8006840:	e08a      	b.n	8006958 <CheckSmSettings+0x3d0>
 8006842:	bf00      	nop
 8006844:	20000c44 	.word	0x20000c44
 8006848:	20000c14 	.word	0x20000c14
 800684c:	20000c40 	.word	0x20000c40
 8006850:	20000c19 	.word	0x20000c19
 8006854:	20000c58 	.word	0x20000c58
/* ECATCHANGE_END(V5.11) HW2*/

    if ( (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0 )
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	88db      	ldrh	r3, [r3, #6]
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d005      	beq.n	8006870 <CheckSmSettings+0x2e8>
 8006864:	8abb      	ldrh	r3, [r7, #20]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d102      	bne.n	8006870 <CheckSmSettings+0x2e8>
            /* the SM2 size is 0 and the SM2 is active */
            result = SYNCMANCHSETTINGS+1;
 800686a:	2304      	movs	r3, #4
 800686c:	75bb      	strb	r3, [r7, #22]
 800686e:	e056      	b.n	800691e <CheckSmSettings+0x396>
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	88db      	ldrh	r3, [r3, #6]
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d047      	beq.n	800690c <CheckSmSettings+0x384>
        {
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))
 800687c:	4b38      	ldr	r3, [pc, #224]	; (8006960 <CheckSmSettings+0x3d8>)
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	8aba      	ldrh	r2, [r7, #20]
 8006882:	429a      	cmp	r2, r3
 8006884:	d13f      	bne.n	8006906 <CheckSmSettings+0x37e>
 8006886:	4b36      	ldr	r3, [pc, #216]	; (8006960 <CheckSmSettings+0x3d8>)
 8006888:	881b      	ldrh	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d03b      	beq.n	8006906 <CheckSmSettings+0x37e>
 800688e:	8abb      	ldrh	r3, [r7, #20]
 8006890:	2b44      	cmp	r3, #68	; 0x44
 8006892:	d838      	bhi.n	8006906 <CheckSmSettings+0x37e>

            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	889b      	ldrh	r3, [r3, #4]
 8006898:	f003 030c 	and.w	r3, r3, #12
 800689c:	2b04      	cmp	r3, #4
 800689e:	d12e      	bne.n	80068fe <CheckSmSettings+0x376>
                {
                    /* settings match */
                    if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_WRITE_ADDRESS )&&( SMAddress <= MAX_PD_WRITE_ADDRESS ) )
 80068a0:	4b30      	ldr	r3, [pc, #192]	; (8006964 <CheckSmSettings+0x3dc>)
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	d107      	bne.n	80068b8 <CheckSmSettings+0x330>
 80068a8:	8a7b      	ldrh	r3, [r7, #18]
 80068aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ae:	d303      	bcc.n	80068b8 <CheckSmSettings+0x330>
 80068b0:	8a7b      	ldrh	r3, [r7, #18]
 80068b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80068b6:	d308      	bcc.n	80068ca <CheckSmSettings+0x342>
                       ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrOutputData ) )
 80068b8:	4b2a      	ldr	r3, [pc, #168]	; (8006964 <CheckSmSettings+0x3dc>)
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d01b      	beq.n	80068f8 <CheckSmSettings+0x370>
 80068c0:	4b29      	ldr	r3, [pc, #164]	; (8006968 <CheckSmSettings+0x3e0>)
 80068c2:	881b      	ldrh	r3, [r3, #0]
 80068c4:	8a7a      	ldrh	r2, [r7, #18]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d116      	bne.n	80068f8 <CheckSmSettings+0x370>
                        )
                    {
                        /* addresses match */
                        {
                            /* check, if watchdog trigger is enabled */
                            if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_WATCHDOG_VALUE)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	889b      	ldrh	r3, [r3, #4]
 80068ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <CheckSmSettings+0x356>
                            {
                                bWdTrigger = TRUE;
 80068d6:	4b25      	ldr	r3, [pc, #148]	; (800696c <CheckSmSettings+0x3e4>)
 80068d8:	2201      	movs	r2, #1
 80068da:	701a      	strb	r2, [r3, #0]
 80068dc:	e002      	b.n	80068e4 <CheckSmSettings+0x35c>
                            }
                            else
                            {
                                bWdTrigger = FALSE;
 80068de:	4b23      	ldr	r3, [pc, #140]	; (800696c <CheckSmSettings+0x3e4>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	701a      	strb	r2, [r3, #0]
                            }

                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	889b      	ldrh	r3, [r3, #4]
 80068e8:	f003 0302 	and.w	r3, r3, #2
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d009      	beq.n	8006904 <CheckSmSettings+0x37c>
                                /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                                b3BufferMode = FALSE;
 80068f0:	4b1f      	ldr	r3, [pc, #124]	; (8006970 <CheckSmSettings+0x3e8>)
 80068f2:	2200      	movs	r2, #0
 80068f4:	701a      	strb	r2, [r3, #0]
                            if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80068f6:	e005      	b.n	8006904 <CheckSmSettings+0x37c>
                        }
                    }
                    else
                        /* output address is out of the allowed area or has changed in SAFEOP or OP */
                        result = SYNCMANCHADDRESS+1;
 80068f8:	2302      	movs	r3, #2
 80068fa:	75bb      	strb	r3, [r7, #22]
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 80068fc:	e00f      	b.n	800691e <CheckSmSettings+0x396>
                }
                else
                    /* output settings do not match */
                    result = SYNCMANCHSETTINGS+1;
 80068fe:	2304      	movs	r3, #4
 8006900:	75bb      	strb	r3, [r7, #22]
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 8006902:	e00c      	b.n	800691e <CheckSmSettings+0x396>
 8006904:	e00b      	b.n	800691e <CheckSmSettings+0x396>
            }
            else
                /* output sizes don't match */
                result = SYNCMANCHSIZE+1;
 8006906:	2303      	movs	r3, #3
 8006908:	75bb      	strb	r3, [r7, #22]
 800690a:	e008      	b.n	800691e <CheckSmSettings+0x396>
        }
        else if ( SMLength != 0 || nPdOutputSize != 0 )
 800690c:	8abb      	ldrh	r3, [r7, #20]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d103      	bne.n	800691a <CheckSmSettings+0x392>
 8006912:	4b13      	ldr	r3, [pc, #76]	; (8006960 <CheckSmSettings+0x3d8>)
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <CheckSmSettings+0x396>
            /* output size is not zero although the SM2 channel is not enabled */
            result = SYNCMANCHSIZE+1;
 800691a:	2303      	movs	r3, #3
 800691c:	75bb      	strb	r3, [r7, #22]

        if ( result != 0 )
 800691e:	7dbb      	ldrb	r3, [r7, #22]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d001      	beq.n	8006928 <CheckSmSettings+0x3a0>
        {
            result = ALSTATUSCODE_INVALIDSMOUTCFG;
 8006924:	231d      	movs	r3, #29
 8006926:	75bb      	strb	r3, [r7, #22]
        }
    }


    if ( result == 0 )
 8006928:	7dbb      	ldrb	r3, [r7, #22]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d113      	bne.n	8006956 <CheckSmSettings+0x3ce>
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 800692e:	79fb      	ldrb	r3, [r7, #7]
 8006930:	75fb      	strb	r3, [r7, #23]
 8006932:	e00b      	b.n	800694c <CheckSmSettings+0x3c4>
        {
/*ECATCHANGE_START(V5.11) HW1*/
            pSyncMan = GetSyncMan(i);
 8006934:	7dfb      	ldrb	r3, [r7, #23]
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff fdbe 	bl	80064b8 <GetSyncMan>
 800693c:	60f8      	str	r0, [r7, #12]
/*ECATCHANGE_END(V5.11) HW1*/
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	88da      	ldrh	r2, [r3, #6]
 8006942:	4b0c      	ldr	r3, [pc, #48]	; (8006974 <CheckSmSettings+0x3ec>)
 8006944:	801a      	strh	r2, [r3, #0]
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8006946:	7dfb      	ldrb	r3, [r7, #23]
 8006948:	3301      	adds	r3, #1
 800694a:	75fb      	strb	r3, [r7, #23]
 800694c:	4b0a      	ldr	r3, [pc, #40]	; (8006978 <CheckSmSettings+0x3f0>)
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	7dfa      	ldrb	r2, [r7, #23]
 8006952:	429a      	cmp	r2, r3
 8006954:	d3ee      	bcc.n	8006934 <CheckSmSettings+0x3ac>
        }
    }
    return result;
 8006956:	7dbb      	ldrb	r3, [r7, #22]
}
 8006958:	4618      	mov	r0, r3
 800695a:	3718      	adds	r7, #24
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	20000c1a 	.word	0x20000c1a
 8006964:	20000c19 	.word	0x20000c19
 8006968:	20000c28 	.word	0x20000c28
 800696c:	20000c52 	.word	0x20000c52
 8006970:	20000c14 	.word	0x20000c14
 8006974:	200005de 	.word	0x200005de
 8006978:	20000c56 	.word	0x20000c56

0800697c <StartInputHandler>:
 \brief  and the AL Event Mask register will be set

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartInputHandler(void)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b08c      	sub	sp, #48	; 0x30
 8006980:	af00      	add	r7, sp, #0
    TSYNCMAN ESCMEM * pSyncMan;
    UINT16        dcControl;
    UINT16     wdiv = 0;
 8006982:	2300      	movs	r3, #0
 8006984:	823b      	strh	r3, [r7, #16]
/*ECATCHANGE_START(V5.11) ECAT4*/
    UINT16     wd = 0;
 8006986:	2300      	movs	r3, #0
 8006988:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT4*/
    UINT32     cycleTimeSync0 = 0; /* Sync0 cycle time */
 800698a:	2300      	movs	r3, #0
 800698c:	60bb      	str	r3, [r7, #8]
    UINT32     cycleTimeSync1 = 0; /* Delay between the Sync0 and Sycn1 signal. A new Sync1 cycle starts on the next Sync0 signal after Sync1 signal.*/
 800698e:	2300      	movs	r3, #0
 8006990:	607b      	str	r3, [r7, #4]
    BOOL bSubordinatedCycles = FALSE;
 8006992:	2300      	movs	r3, #0
 8006994:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    UINT16    nPdInputBuffer = 3;
 8006998:	2303      	movs	r3, #3
 800699a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    UINT16    nPdOutputBuffer = 3;
 800699c:	2303      	movs	r3, #3
 800699e:	857b      	strh	r3, [r7, #42]	; 0x2a

    UINT16 SyncType0x1C32 = 0; /* Helper variable for sync type for SM2 (required if no CoE is supported or no output process data available)*/
 80069a0:	2300      	movs	r3, #0
 80069a2:	853b      	strh	r3, [r7, #40]	; 0x28
    UINT16 SyncType0x1C33 = 0; /* Helper variable for sync type for SM3 (required if no CoE is supported or no input process data available)*/
 80069a4:	2300      	movs	r3, #0
 80069a6:	84fb      	strh	r3, [r7, #38]	; 0x26

    UINT16 u16MinSuppSyncType = 0xFFFF;  /* Minimum supported Sync Types */
 80069a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069ac:	84bb      	strh	r3, [r7, #36]	; 0x24

    u16MinSuppSyncType &= sSyncManOutPar.u16SyncTypesSupported;
 80069ae:	4ba4      	ldr	r3, [pc, #656]	; (8006c40 <StartInputHandler+0x2c4>)
 80069b0:	899a      	ldrh	r2, [r3, #12]
 80069b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069b4:	4013      	ands	r3, r2
 80069b6:	84bb      	strh	r3, [r7, #36]	; 0x24
    u16MinSuppSyncType &= sSyncManInPar.u16SyncTypesSupported;
 80069b8:	4ba2      	ldr	r3, [pc, #648]	; (8006c44 <StartInputHandler+0x2c8>)
 80069ba:	899a      	ldrh	r2, [r3, #12]
 80069bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069be:	4013      	ands	r3, r2
 80069c0:	84bb      	strh	r3, [r7, #36]	; 0x24

    u16ALEventMask = 0;
 80069c2:	4ba1      	ldr	r3, [pc, #644]	; (8006c48 <StartInputHandler+0x2cc>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	801a      	strh	r2, [r3, #0]

    /* 
        --- Check if SyncManager areas overlapping --- 
    */
    bEcatFirstOutputsReceived = FALSE;
 80069c8:	4ba0      	ldr	r3, [pc, #640]	; (8006c4c <StartInputHandler+0x2d0>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	701a      	strb	r2, [r3, #0]

    /* get a pointer to the Sync Manager Channel 2 (Outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 80069ce:	2002      	movs	r0, #2
 80069d0:	f7ff fd72 	bl	80064b8 <GetSyncMan>
 80069d4:	6238      	str	r0, [r7, #32]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 2 (Outputs) */
    nEscAddrOutputData = pSyncMan->PhysicalStartAddress;
 80069d6:	6a3b      	ldr	r3, [r7, #32]
 80069d8:	881a      	ldrh	r2, [r3, #0]
 80069da:	4b9d      	ldr	r3, [pc, #628]	; (8006c50 <StartInputHandler+0x2d4>)
 80069dc:	801a      	strh	r2, [r3, #0]
    /* get the number of output buffer used for calculating the address areas */
    if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	889b      	ldrh	r3, [r3, #4]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <StartInputHandler+0x72>
    {
       nPdOutputBuffer = 1;
 80069ea:	2301      	movs	r3, #1
 80069ec:	857b      	strh	r3, [r7, #42]	; 0x2a
    }


    /* get a pointer to the Sync Manager Channel 3 (Inputs) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 80069ee:	2003      	movs	r0, #3
 80069f0:	f7ff fd62 	bl	80064b8 <GetSyncMan>
 80069f4:	6238      	str	r0, [r7, #32]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store the address of the Sync Manager Channel 3 (Inputs)*/
    nEscAddrInputData = pSyncMan->PhysicalStartAddress;
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	881a      	ldrh	r2, [r3, #0]
 80069fa:	4b96      	ldr	r3, [pc, #600]	; (8006c54 <StartInputHandler+0x2d8>)
 80069fc:	801a      	strh	r2, [r3, #0]
    
    /* get the number of input buffer used for calculating the address areas */
    if ( pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE )
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	889b      	ldrh	r3, [r3, #4]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <StartInputHandler+0x92>
        nPdInputBuffer = 1;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	85bb      	strh	r3, [r7, #44]	; 0x2c

    /* it has be checked if the Sync Manager memory areas for Inputs and Outputs will not overlap
       the Sync Manager memory areas for the Mailbox */

    if (((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrSendMbx && (nEscAddrInputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8006a0e:	4b91      	ldr	r3, [pc, #580]	; (8006c54 <StartInputHandler+0x2d8>)
 8006a10:	881b      	ldrh	r3, [r3, #0]
 8006a12:	461a      	mov	r2, r3
 8006a14:	4b90      	ldr	r3, [pc, #576]	; (8006c58 <StartInputHandler+0x2dc>)
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	4619      	mov	r1, r3
 8006a1a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006a1c:	fb03 f301 	mul.w	r3, r3, r1
 8006a20:	4413      	add	r3, r2
 8006a22:	4a8e      	ldr	r2, [pc, #568]	; (8006c5c <StartInputHandler+0x2e0>)
 8006a24:	8812      	ldrh	r2, [r2, #0]
 8006a26:	4293      	cmp	r3, r2
 8006a28:	dd0a      	ble.n	8006a40 <StartInputHandler+0xc4>
 8006a2a:	4b8a      	ldr	r3, [pc, #552]	; (8006c54 <StartInputHandler+0x2d8>)
 8006a2c:	881b      	ldrh	r3, [r3, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	4b8a      	ldr	r3, [pc, #552]	; (8006c5c <StartInputHandler+0x2e0>)
 8006a32:	881b      	ldrh	r3, [r3, #0]
 8006a34:	4619      	mov	r1, r3
 8006a36:	4b8a      	ldr	r3, [pc, #552]	; (8006c60 <StartInputHandler+0x2e4>)
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	440b      	add	r3, r1
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	db18      	blt.n	8006a72 <StartInputHandler+0xf6>
       || ((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrReceiveMbx && (nEscAddrInputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8006a40:	4b84      	ldr	r3, [pc, #528]	; (8006c54 <StartInputHandler+0x2d8>)
 8006a42:	881b      	ldrh	r3, [r3, #0]
 8006a44:	461a      	mov	r2, r3
 8006a46:	4b84      	ldr	r3, [pc, #528]	; (8006c58 <StartInputHandler+0x2dc>)
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006a4e:	fb03 f301 	mul.w	r3, r3, r1
 8006a52:	4413      	add	r3, r2
 8006a54:	4a83      	ldr	r2, [pc, #524]	; (8006c64 <StartInputHandler+0x2e8>)
 8006a56:	8812      	ldrh	r2, [r2, #0]
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	dd0c      	ble.n	8006a76 <StartInputHandler+0xfa>
 8006a5c:	4b7d      	ldr	r3, [pc, #500]	; (8006c54 <StartInputHandler+0x2d8>)
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	461a      	mov	r2, r3
 8006a62:	4b80      	ldr	r3, [pc, #512]	; (8006c64 <StartInputHandler+0x2e8>)
 8006a64:	881b      	ldrh	r3, [r3, #0]
 8006a66:	4619      	mov	r1, r3
 8006a68:	4b7f      	ldr	r3, [pc, #508]	; (8006c68 <StartInputHandler+0x2ec>)
 8006a6a:	881b      	ldrh	r3, [r3, #0]
 8006a6c:	440b      	add	r3, r1
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	da01      	bge.n	8006a76 <StartInputHandler+0xfa>
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
 8006a72:	231e      	movs	r3, #30
 8006a74:	e31b      	b.n	80070ae <StartInputHandler+0x732>
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8006a76:	4b76      	ldr	r3, [pc, #472]	; (8006c50 <StartInputHandler+0x2d4>)
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	4b7b      	ldr	r3, [pc, #492]	; (8006c6c <StartInputHandler+0x2f0>)
 8006a7e:	881b      	ldrh	r3, [r3, #0]
 8006a80:	4619      	mov	r1, r3
 8006a82:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006a84:	fb03 f301 	mul.w	r3, r3, r1
 8006a88:	4413      	add	r3, r2
 8006a8a:	4a74      	ldr	r2, [pc, #464]	; (8006c5c <StartInputHandler+0x2e0>)
 8006a8c:	8812      	ldrh	r2, [r2, #0]
    if (
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	dd0a      	ble.n	8006aa8 <StartInputHandler+0x12c>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8006a92:	4b6f      	ldr	r3, [pc, #444]	; (8006c50 <StartInputHandler+0x2d4>)
 8006a94:	881b      	ldrh	r3, [r3, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	4b70      	ldr	r3, [pc, #448]	; (8006c5c <StartInputHandler+0x2e0>)
 8006a9a:	881b      	ldrh	r3, [r3, #0]
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	4b70      	ldr	r3, [pc, #448]	; (8006c60 <StartInputHandler+0x2e4>)
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	440b      	add	r3, r1
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	db31      	blt.n	8006b0c <StartInputHandler+0x190>
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8006aa8:	4b69      	ldr	r3, [pc, #420]	; (8006c50 <StartInputHandler+0x2d4>)
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	4b6f      	ldr	r3, [pc, #444]	; (8006c6c <StartInputHandler+0x2f0>)
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ab6:	fb03 f301 	mul.w	r3, r3, r1
 8006aba:	4413      	add	r3, r2
 8006abc:	4a69      	ldr	r2, [pc, #420]	; (8006c64 <StartInputHandler+0x2e8>)
 8006abe:	8812      	ldrh	r2, [r2, #0]
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	dd0a      	ble.n	8006ada <StartInputHandler+0x15e>
 8006ac4:	4b62      	ldr	r3, [pc, #392]	; (8006c50 <StartInputHandler+0x2d4>)
 8006ac6:	881b      	ldrh	r3, [r3, #0]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	4b66      	ldr	r3, [pc, #408]	; (8006c64 <StartInputHandler+0x2e8>)
 8006acc:	881b      	ldrh	r3, [r3, #0]
 8006ace:	4619      	mov	r1, r3
 8006ad0:	4b65      	ldr	r3, [pc, #404]	; (8006c68 <StartInputHandler+0x2ec>)
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	440b      	add	r3, r1
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	db18      	blt.n	8006b0c <StartInputHandler+0x190>
        ||
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8006ada:	4b5d      	ldr	r3, [pc, #372]	; (8006c50 <StartInputHandler+0x2d4>)
 8006adc:	881b      	ldrh	r3, [r3, #0]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	4b62      	ldr	r3, [pc, #392]	; (8006c6c <StartInputHandler+0x2f0>)
 8006ae2:	881b      	ldrh	r3, [r3, #0]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006ae8:	fb03 f301 	mul.w	r3, r3, r1
 8006aec:	4413      	add	r3, r2
 8006aee:	4a59      	ldr	r2, [pc, #356]	; (8006c54 <StartInputHandler+0x2d8>)
 8006af0:	8812      	ldrh	r2, [r2, #0]
        ||
 8006af2:	4293      	cmp	r3, r2
 8006af4:	dd0c      	ble.n	8006b10 <StartInputHandler+0x194>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8006af6:	4b56      	ldr	r3, [pc, #344]	; (8006c50 <StartInputHandler+0x2d4>)
 8006af8:	881b      	ldrh	r3, [r3, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	4b55      	ldr	r3, [pc, #340]	; (8006c54 <StartInputHandler+0x2d8>)
 8006afe:	881b      	ldrh	r3, [r3, #0]
 8006b00:	4619      	mov	r1, r3
 8006b02:	4b55      	ldr	r3, [pc, #340]	; (8006c58 <StartInputHandler+0x2dc>)
 8006b04:	881b      	ldrh	r3, [r3, #0]
 8006b06:	440b      	add	r3, r1
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	da01      	bge.n	8006b10 <StartInputHandler+0x194>
        )
    {
        /* Sync Manager Channel 2 memory area (Outputs) overlaps the Sync Manager memory areas for the Mailbox
           or the Sync Manager Channel 3 memory area (Inputs) */
        return ALSTATUSCODE_INVALIDSMOUTCFG;
 8006b0c:	231d      	movs	r3, #29
 8006b0e:	e2ce      	b.n	80070ae <StartInputHandler+0x732>
        --- Check configured synchronisation ---
    */

    /* Get the DC Control/Activation register value*/
    /*Read registers 0x980:0x981 (corresponding masks are adapted)*/
    HW_EscReadWord(dcControl, ESC_DC_UNIT_CONTROL_OFFSET);
 8006b10:	f107 0312 	add.w	r3, r7, #18
 8006b14:	2202      	movs	r2, #2
 8006b16:	f44f 6118 	mov.w	r1, #2432	; 0x980
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f7fe fd94 	bl	8005648 <HW_EscRead>
    dcControl = SWAPWORD(dcControl);
 8006b20:	8a7b      	ldrh	r3, [r7, #18]
 8006b22:	827b      	strh	r3, [r7, #18]

    // Cycle time for Sync0
        HW_EscReadDWord(cycleTimeSync0, ESC_DC_SYNC0_CYCLETIME_OFFSET);
 8006b24:	f107 0308 	add.w	r3, r7, #8
 8006b28:	2204      	movs	r2, #4
 8006b2a:	f44f 611a 	mov.w	r1, #2464	; 0x9a0
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fe fd8a 	bl	8005648 <HW_EscRead>
        cycleTimeSync0 = SWAPDWORD(cycleTimeSync0);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	60bb      	str	r3, [r7, #8]

    // Cycle time for Sync1
        HW_EscReadDWord(cycleTimeSync1, ESC_DC_SYNC1_CYCLETIME_OFFSET);
 8006b38:	1d3b      	adds	r3, r7, #4
 8006b3a:	2204      	movs	r2, #4
 8006b3c:	f640 11a4 	movw	r1, #2468	; 0x9a4
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fe fd81 	bl	8005648 <HW_EscRead>
        cycleTimeSync1 = SWAPDWORD(cycleTimeSync1);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	607b      	str	r3, [r7, #4]


    SyncType0x1C32 = sSyncManOutPar.u16SyncType;
 8006b4a:	4b3d      	ldr	r3, [pc, #244]	; (8006c40 <StartInputHandler+0x2c4>)
 8006b4c:	885b      	ldrh	r3, [r3, #2]
 8006b4e:	853b      	strh	r3, [r7, #40]	; 0x28
    SyncType0x1C33 = sSyncManInPar.u16SyncType;
 8006b50:	4b3c      	ldr	r3, [pc, #240]	; (8006c44 <StartInputHandler+0x2c8>)
 8006b52:	885b      	ldrh	r3, [r3, #2]
 8006b54:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* check general DC register plausibility and if configuration is supported
       - 0x981 DC Active
       - 0x9A0:0x9A3 Sync0 Cycle
       - 0x9A4:0x9A7 Sync1 Cycle
    */
    if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) != 0)
 8006b56:	8a7b      	ldrh	r3, [r7, #18]
 8006b58:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d057      	beq.n	8006c10 <StartInputHandler+0x294>
    {
        /* DC unit is active at least one Sync signal shall be generated */
        if((dcControl & (ESC_DC_SYNC0_ACTIVE_MASK | ESC_DC_SYNC1_ACTIVE_MASK)) == 0)
 8006b60:	8a7b      	ldrh	r3, [r7, #18]
 8006b62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d101      	bne.n	8006b6e <StartInputHandler+0x1f2>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006b6a:	2330      	movs	r3, #48	; 0x30
 8006b6c:	e29f      	b.n	80070ae <StartInputHandler+0x732>
        }

        /* If Sync1 shall only be active if also Sync0 will be generated*/
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8006b6e:	8a7b      	ldrh	r3, [r7, #18]
 8006b70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d106      	bne.n	8006b86 <StartInputHandler+0x20a>
            && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8006b78:	8a7b      	ldrh	r3, [r7, #18]
 8006b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d001      	beq.n	8006b86 <StartInputHandler+0x20a>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006b82:	2330      	movs	r3, #48	; 0x30
 8006b84:	e293      	b.n	80070ae <StartInputHandler+0x732>
        }

        if(u16MinSuppSyncType != 0)
 8006b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d015      	beq.n	8006bb8 <StartInputHandler+0x23c>
        {
/*ECATCHANGE_START(V5.11) ESM2*/
            if((((u16MinSuppSyncType & SYNCTYPE_DCSYNC0SUPP) == 0) && ((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0))
 8006b8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b8e:	f003 0304 	and.w	r3, r3, #4
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d104      	bne.n	8006ba0 <StartInputHandler+0x224>
 8006b96:	8a7b      	ldrh	r3, [r7, #18]
 8006b98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <StartInputHandler+0x238>
                ||(((u16MinSuppSyncType & SYNCTYPE_DCSYNC1SUPP) == 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)))
 8006ba0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ba2:	f003 0308 	and.w	r3, r3, #8
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <StartInputHandler+0x23c>
 8006baa:	8a7b      	ldrh	r3, [r7, #18]
 8006bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <StartInputHandler+0x23c>
/*ECATCHANGE_END(V5.11) ESM2*/
            {
                /* Sync0 is not supported but will be generated*/
                return ALSTATUSCODE_DCINVALIDSYNCCFG;                   
 8006bb4:	2330      	movs	r3, #48	; 0x30
 8006bb6:	e27a      	b.n	80070ae <StartInputHandler+0x732>
    }
        }

        /*Check if Sync0 cycle time is supported*/
        if ( cycleTimeSync0 != 0 && (cycleTimeSync0 < MIN_PD_CYCLE_TIME || cycleTimeSync0 > MAX_PD_CYCLE_TIME) )
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d009      	beq.n	8006bd2 <StartInputHandler+0x256>
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	4a2b      	ldr	r2, [pc, #172]	; (8006c70 <StartInputHandler+0x2f4>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d903      	bls.n	8006bce <StartInputHandler+0x252>
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	4a2a      	ldr	r2, [pc, #168]	; (8006c74 <StartInputHandler+0x2f8>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d901      	bls.n	8006bd2 <StartInputHandler+0x256>
            return ALSTATUSCODE_DCSYNC0CYCLETIME;
 8006bce:	2336      	movs	r3, #54	; 0x36
 8006bd0:	e26d      	b.n	80070ae <StartInputHandler+0x732>


        /* Check if Subordinated cycles are configured */
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8006bd2:	8a7b      	ldrh	r3, [r7, #18]
 8006bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00e      	beq.n	8006bfa <StartInputHandler+0x27e>
 8006bdc:	8a7b      	ldrh	r3, [r7, #18]
 8006bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d009      	beq.n	8006bfa <StartInputHandler+0x27e>
        {
            /* For Subordinated cycles both Sync signals shall be active and Sync0 is not configured in single shot (cycle time == 0)*/
/*ECATCHANGE_START(V5.11) ESM1*/
            if((cycleTimeSync1 > 0) && (cycleTimeSync1 >= cycleTimeSync0))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d006      	beq.n	8006bfa <StartInputHandler+0x27e>
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d302      	bcc.n	8006bfa <StartInputHandler+0x27e>
/*ECATCHANGE_END(V5.11) ESM1*/
            {
                bSubordinatedCycles = TRUE;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }
        }

        /* Dump an error if subordinated cycles are configured but not supported */
        if(bSubordinatedCycles && ((u16MinSuppSyncType & SYNCTYPE_SUBCYCLESUPP) == 0))
 8006bfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d006      	beq.n	8006c10 <StartInputHandler+0x294>
 8006c02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <StartInputHandler+0x294>
        {
             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006c0c:	2330      	movs	r3, #48	; 0x30
 8006c0e:	e24e      	b.n	80070ae <StartInputHandler+0x732>


    /*
        Check if the user configured Sync Type matches the DC register values (if the Sync Type is supported was already checked in the object write function)
    */
    if(bSyncSetByUser)
 8006c10:	4b19      	ldr	r3, [pc, #100]	; (8006c78 <StartInputHandler+0x2fc>)
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d04b      	beq.n	8006cb0 <StartInputHandler+0x334>
    {
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8006c18:	8a7b      	ldrh	r3, [r7, #18]
 8006c1a:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d12c      	bne.n	8006c7c <StartInputHandler+0x300>
        {
            /* DC out unit not enabled => no DC mode shall be set */
            if((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8006c22:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d009      	beq.n	8006c3c <StartInputHandler+0x2c0>
 8006c28:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c2a:	2b03      	cmp	r3, #3
 8006c2c:	d006      	beq.n	8006c3c <StartInputHandler+0x2c0>
                ||(SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))
 8006c2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d003      	beq.n	8006c3c <StartInputHandler+0x2c0>
 8006c34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	f040 8081 	bne.w	8006d3e <StartInputHandler+0x3c2>
            {
                return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006c3c:	2330      	movs	r3, #48	; 0x30
 8006c3e:	e236      	b.n	80070ae <StartInputHandler+0x732>
 8006c40:	20000f34 	.word	0x20000f34
 8006c44:	20000ef0 	.word	0x20000ef0
 8006c48:	20000c30 	.word	0x20000c30
 8006c4c:	20000c46 	.word	0x20000c46
 8006c50:	20000c28 	.word	0x20000c28
 8006c54:	20000c58 	.word	0x20000c58
 8006c58:	20000c40 	.word	0x20000c40
 8006c5c:	20000ede 	.word	0x20000ede
 8006c60:	20000ed4 	.word	0x20000ed4
 8006c64:	20000ecc 	.word	0x20000ecc
 8006c68:	20000ee6 	.word	0x20000ee6
 8006c6c:	20000c1a 	.word	0x20000c1a
 8006c70:	0007a11f 	.word	0x0007a11f
 8006c74:	c3500000 	.word	0xc3500000
 8006c78:	20000f78 	.word	0x20000f78
            }
        } //if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
    else
    {
            if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 8006c7c:	8a7b      	ldrh	r3, [r7, #18]
 8006c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d107      	bne.n	8006c96 <StartInputHandler+0x31a>
            {
                /* No Sync 1 is generated => No Sync1 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC1)
 8006c86:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d002      	beq.n	8006c92 <StartInputHandler+0x316>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC1))
 8006c8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006c8e:	2b03      	cmp	r3, #3
 8006c90:	d101      	bne.n	8006c96 <StartInputHandler+0x31a>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006c92:	2330      	movs	r3, #48	; 0x30
 8006c94:	e20b      	b.n	80070ae <StartInputHandler+0x732>
                }
            } //if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)

            if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8006c96:	8a7b      	ldrh	r3, [r7, #18]
 8006c98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d14e      	bne.n	8006d3e <StartInputHandler+0x3c2>
            {
                /* No Sync 0 is generated => No Sync0 Sync Type shall configured*/
/*ECATCHANGE_START(V5.11) ESM3*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC0)
 8006ca0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006ca2:	2b02      	cmp	r3, #2
 8006ca4:	d002      	beq.n	8006cac <StartInputHandler+0x330>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC0))
 8006ca6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d148      	bne.n	8006d3e <StartInputHandler+0x3c2>
/*ECATCHANGE_END(V5.11) ESM3*/
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8006cac:	2330      	movs	r3, #48	; 0x30
 8006cae:	e1fe      	b.n	80070ae <StartInputHandler+0x732>
        }
    } //if(bSyncSetByUser)
    else
    {
        /* No Sync Type selected by user => Configure Sync Type based on DC register values*/
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8006cb0:	8a7b      	ldrh	r3, [r7, #18]
 8006cb2:	f403 6310 	and.w	r3, r3, #2304	; 0x900
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d120      	bne.n	8006cfc <StartInputHandler+0x380>
        {
            /* Activation or auto activation of the Sync Out Unit is disabled => Free Run or SM Sync is configured*/

            /* AL Event enabled => Configure SM Sync*/
            if (nPdOutputSize > 0)
 8006cba:	4b97      	ldr	r3, [pc, #604]	; (8006f18 <StartInputHandler+0x59c>)
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d00b      	beq.n	8006cda <StartInputHandler+0x35e>
            {
                SyncType0x1C32 = SYNCTYPE_SM_SYNCHRON;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	853b      	strh	r3, [r7, #40]	; 0x28
                
                if (nPdInputSize > 0)
 8006cc6:	4b95      	ldr	r3, [pc, #596]	; (8006f1c <StartInputHandler+0x5a0>)
 8006cc8:	881b      	ldrh	r3, [r3, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <StartInputHandler+0x358>
                    SyncType0x1C33 = SYNCTYPE_SM2_SYNCHRON;
 8006cce:	2322      	movs	r3, #34	; 0x22
 8006cd0:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006cd2:	e00f      	b.n	8006cf4 <StartInputHandler+0x378>
                else
                    SyncType0x1C33 = SYNCTYPE_FREERUN;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006cd8:	e00c      	b.n	8006cf4 <StartInputHandler+0x378>
            }
            else if (nPdInputSize > 0)
 8006cda:	4b90      	ldr	r3, [pc, #576]	; (8006f1c <StartInputHandler+0x5a0>)
 8006cdc:	881b      	ldrh	r3, [r3, #0]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d004      	beq.n	8006cec <StartInputHandler+0x370>
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_SM_SYNCHRON;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006cea:	e003      	b.n	8006cf4 <StartInputHandler+0x378>
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8006cec:	2300      	movs	r3, #0
 8006cee:	853b      	strh	r3, [r7, #40]	; 0x28
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
            sSyncManOutPar.u16GetCycleTime = 1;
 8006cf4:	4b8a      	ldr	r3, [pc, #552]	; (8006f20 <StartInputHandler+0x5a4>)
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	839a      	strh	r2, [r3, #28]
 8006cfa:	e020      	b.n	8006d3e <StartInputHandler+0x3c2>

        }
        else
        {
            if (nPdOutputSize > 0)
 8006cfc:	4b86      	ldr	r3, [pc, #536]	; (8006f18 <StartInputHandler+0x59c>)
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d009      	beq.n	8006d18 <StartInputHandler+0x39c>
            {
                /* Sync Signal generation is active*/
                if (bSubordinatedCycles)
 8006d04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d002      	beq.n	8006d12 <StartInputHandler+0x396>
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC1;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	853b      	strh	r3, [r7, #40]	; 0x28
 8006d10:	e004      	b.n	8006d1c <StartInputHandler+0x3a0>
                }
                else
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC0;
 8006d12:	2302      	movs	r3, #2
 8006d14:	853b      	strh	r3, [r7, #40]	; 0x28
 8006d16:	e001      	b.n	8006d1c <StartInputHandler+0x3a0>
                }
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	853b      	strh	r3, [r7, #40]	; 0x28
            }


            if (nPdInputSize > 0)
 8006d1c:	4b7f      	ldr	r3, [pc, #508]	; (8006f1c <StartInputHandler+0x5a0>)
 8006d1e:	881b      	ldrh	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d00a      	beq.n	8006d3a <StartInputHandler+0x3be>
            {
                if ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)
 8006d24:	8a7b      	ldrh	r3, [r7, #18]
 8006d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <StartInputHandler+0x3b8>
                {
                    /* If Sync1 is available the inputs will always be mapped with Sync1 */
                    SyncType0x1C33 = SYNCTYPE_DCSYNC1;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006d32:	e004      	b.n	8006d3e <StartInputHandler+0x3c2>
                }
                else
                {
                    /* Map Inputs based on Sync0*/
                    SyncType0x1C33 = SYNCTYPE_DCSYNC0;
 8006d34:	2302      	movs	r3, #2
 8006d36:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006d38:	e001      	b.n	8006d3e <StartInputHandler+0x3c2>
                }
            }
            else
            {
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	84fb      	strh	r3, [r7, #38]	; 0x26
            }
        }
    }

    /* Update Cycle time entries if DC Sync Mode enabled */
    if(SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8006d3e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d106      	bne.n	8006d52 <StartInputHandler+0x3d6>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	4a76      	ldr	r2, [pc, #472]	; (8006f20 <StartInputHandler+0x5a4>)
 8006d48:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	4a75      	ldr	r2, [pc, #468]	; (8006f24 <StartInputHandler+0x5a8>)
 8006d4e:	6253      	str	r3, [r2, #36]	; 0x24
 8006d50:	e00a      	b.n	8006d68 <StartInputHandler+0x3ec>
/*ECATCHANGE_END(V5.11) ECAT4*/
    }
    else if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8006d52:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d107      	bne.n	8006d68 <StartInputHandler+0x3ec>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	4a71      	ldr	r2, [pc, #452]	; (8006f20 <StartInputHandler+0x5a4>)
 8006d5c:	6253      	str	r3, [r2, #36]	; 0x24

/*ECATCHANGE_START(V5.11) ECAT4*/
        sSyncManInPar.u32Sync0CycleTime = (UINT16)cycleTimeSync0;
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	461a      	mov	r2, r3
 8006d64:	4b6f      	ldr	r3, [pc, #444]	; (8006f24 <StartInputHandler+0x5a8>)
 8006d66:	625a      	str	r2, [r3, #36]	; 0x24
/*ECATCHANGE_END(V5.11) ECAT4*/
    }

    /* Set global flags based on Sync Type */
    if ( !b3BufferMode )
 8006d68:	4b6f      	ldr	r3, [pc, #444]	; (8006f28 <StartInputHandler+0x5ac>)
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d107      	bne.n	8006d80 <StartInputHandler+0x404>
    {
        /* 1-Buffer-Mode configured => For free run it shall be 3Buffer mode*/
        if (( SyncType0x1C32 == SYNCTYPE_FREERUN ) || ( SyncType0x1C33 == SYNCTYPE_FREERUN ))
 8006d70:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <StartInputHandler+0x400>
 8006d76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d101      	bne.n	8006d80 <StartInputHandler+0x404>
        {
                return ALSTATUSCODE_FREERUNNEEDS3BUFFERMODE;
 8006d7c:	2329      	movs	r3, #41	; 0x29
 8006d7e:	e196      	b.n	80070ae <StartInputHandler+0x732>
        }
    }

    /* If no free run is supported the EscInt is always enabled*/
        if (( SyncType0x1C32 != SYNCTYPE_FREERUN ) || ( SyncType0x1C33 != SYNCTYPE_FREERUN ))
 8006d80:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d102      	bne.n	8006d8c <StartInputHandler+0x410>
 8006d86:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <StartInputHandler+0x416>
        {
        /* ECAT Synchron Mode, the ESC interrupt is enabled */
        bEscIntEnabled = TRUE;
 8006d8c:	4b67      	ldr	r3, [pc, #412]	; (8006f2c <StartInputHandler+0x5b0>)
 8006d8e:	2201      	movs	r2, #1
 8006d90:	701a      	strb	r2, [r3, #0]
    }

        /* Update value for AL Event Mask register (0x204) */
        if(bEscIntEnabled)
 8006d92:	4b66      	ldr	r3, [pc, #408]	; (8006f2c <StartInputHandler+0x5b0>)
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d010      	beq.n	8006dbc <StartInputHandler+0x440>
        {
            if(nPdOutputSize > 0)
 8006d9a:	4b5f      	ldr	r3, [pc, #380]	; (8006f18 <StartInputHandler+0x59c>)
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d004      	beq.n	8006dac <StartInputHandler+0x430>
            {
                u16ALEventMask = PROCESS_OUTPUT_EVENT;
 8006da2:	4b63      	ldr	r3, [pc, #396]	; (8006f30 <StartInputHandler+0x5b4>)
 8006da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006da8:	801a      	strh	r2, [r3, #0]
 8006daa:	e007      	b.n	8006dbc <StartInputHandler+0x440>
            }
            else if(nPdInputSize > 0)
 8006dac:	4b5b      	ldr	r3, [pc, #364]	; (8006f1c <StartInputHandler+0x5a0>)
 8006dae:	881b      	ldrh	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d003      	beq.n	8006dbc <StartInputHandler+0x440>
            {
                u16ALEventMask = PROCESS_INPUT_EVENT;
 8006db4:	4b5e      	ldr	r3, [pc, #376]	; (8006f30 <StartInputHandler+0x5b4>)
 8006db6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dba:	801a      	strh	r2, [r3, #0]
            }

        }

        if ((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8006dbc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d008      	beq.n	8006dd4 <StartInputHandler+0x458>
 8006dc2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d005      	beq.n	8006dd4 <StartInputHandler+0x458>
            || (SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))/* Sync to Sync0 or Sync1 is enabled*/
 8006dc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d002      	beq.n	8006dd4 <StartInputHandler+0x458>
 8006dce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006dd0:	2b03      	cmp	r3, #3
 8006dd2:	d109      	bne.n	8006de8 <StartInputHandler+0x46c>
        {
            /* slave is running in DC-mode */
            bDcSyncActive = TRUE;
 8006dd4:	4b57      	ldr	r3, [pc, #348]	; (8006f34 <StartInputHandler+0x5b8>)
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	701a      	strb	r2, [r3, #0]

/*ECATCHANGE_START(V5.11) ECAT4*/
            /*In case of an Input only application with DC no PDI Isr handling is required*/
            if (nPdOutputSize == 0)
 8006dda:	4b4f      	ldr	r3, [pc, #316]	; (8006f18 <StartInputHandler+0x59c>)
 8006ddc:	881b      	ldrh	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d102      	bne.n	8006de8 <StartInputHandler+0x46c>
            {
               u16ALEventMask = 0;
 8006de2:	4b53      	ldr	r3, [pc, #332]	; (8006f30 <StartInputHandler+0x5b4>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	801a      	strh	r2, [r3, #0]
            }
/*ECATCHANGE_END(V5.11) ECAT4*/
        }

    sSyncManOutPar.u16SyncType = SyncType0x1C32;
 8006de8:	4a4d      	ldr	r2, [pc, #308]	; (8006f20 <StartInputHandler+0x5a4>)
 8006dea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006dec:	8053      	strh	r3, [r2, #2]
    sSyncManInPar.u16SyncType = SyncType0x1C33;
 8006dee:	4a4d      	ldr	r2, [pc, #308]	; (8006f24 <StartInputHandler+0x5a8>)
 8006df0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006df2:	8053      	strh	r3, [r2, #2]

    /* Calculate number of Sync0 events within one SM cycle and the Sync0 events on which the inputs has to be latched*/
    LatchInputSync0Value = 0;
 8006df4:	4b50      	ldr	r3, [pc, #320]	; (8006f38 <StartInputHandler+0x5bc>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8006dfa:	4b50      	ldr	r3, [pc, #320]	; (8006f3c <StartInputHandler+0x5c0>)
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	801a      	strh	r2, [r3, #0]
    u16SmSync0Value = 0;
 8006e00:	4b4f      	ldr	r3, [pc, #316]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e02:	2200      	movs	r2, #0
 8006e04:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 8006e06:	4b4f      	ldr	r3, [pc, #316]	; (8006f44 <StartInputHandler+0x5c8>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	801a      	strh	r2, [r3, #0]


    if(bSubordinatedCycles == TRUE)
 8006e0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d134      	bne.n	8006e7e <StartInputHandler+0x502>
    {
        /* get the number of Sync0 event within on SM cycle */
        if(cycleTimeSync1 >= cycleTimeSync0)
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d316      	bcc.n	8006e4a <StartInputHandler+0x4ce>
        {
            u16SmSync0Value = (UINT16)(cycleTimeSync1 / cycleTimeSync0);
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	4b46      	ldr	r3, [pc, #280]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e28:	801a      	strh	r2, [r3, #0]
            
            if((cycleTimeSync1 % cycleTimeSync0) == 0)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e32:	fb02 f201 	mul.w	r2, r2, r1
 8006e36:	1a9b      	subs	r3, r3, r2
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d109      	bne.n	8006e50 <StartInputHandler+0x4d4>
            {
                /* if the Sync1cycletime/Sync0cycletime ratio is even one additional tick */
                u16SmSync0Value ++;
 8006e3c:	4b40      	ldr	r3, [pc, #256]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	4b3e      	ldr	r3, [pc, #248]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e46:	801a      	strh	r2, [r3, #0]
 8006e48:	e002      	b.n	8006e50 <StartInputHandler+0x4d4>
        }
        }
        else
        {
            u16SmSync0Value = 1;
 8006e4a:	4b3d      	ldr	r3, [pc, #244]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	801a      	strh	r2, [r3, #0]
        }

        /* Calculate the Sync0 tick on which the inputs shall be latched (last Sync0 before the next Sync1 event)*/
        LatchInputSync0Value = (UINT16) (cycleTimeSync1 / cycleTimeSync0);
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	4b37      	ldr	r3, [pc, #220]	; (8006f38 <StartInputHandler+0x5bc>)
 8006e5c:	801a      	strh	r2, [r3, #0]

        if((cycleTimeSync1 % cycleTimeSync0) > 0)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e66:	fb02 f201 	mul.w	r2, r2, r1
 8006e6a:	1a9b      	subs	r3, r3, r2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d012      	beq.n	8006e96 <StartInputHandler+0x51a>
            LatchInputSync0Value++;
 8006e70:	4b31      	ldr	r3, [pc, #196]	; (8006f38 <StartInputHandler+0x5bc>)
 8006e72:	881b      	ldrh	r3, [r3, #0]
 8006e74:	3301      	adds	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	4b2f      	ldr	r3, [pc, #188]	; (8006f38 <StartInputHandler+0x5bc>)
 8006e7a:	801a      	strh	r2, [r3, #0]
 8006e7c:	e00b      	b.n	8006e96 <StartInputHandler+0x51a>

    }
    else 
    {
        if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8006e7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d102      	bne.n	8006e8a <StartInputHandler+0x50e>
        {
            /* if SyncType of 0x1C32 is 2 the Sync0 event is trigger once during a SM cycle */
            u16SmSync0Value = 1;
 8006e84:	4b2e      	ldr	r3, [pc, #184]	; (8006f40 <StartInputHandler+0x5c4>)
 8006e86:	2201      	movs	r2, #1
 8006e88:	801a      	strh	r2, [r3, #0]
        }   

        if(SyncType0x1C33 != SYNCTYPE_DCSYNC1)
 8006e8a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006e8c:	2b03      	cmp	r3, #3
 8006e8e:	d002      	beq.n	8006e96 <StartInputHandler+0x51a>
        {
            LatchInputSync0Value = 1;
 8006e90:	4b29      	ldr	r3, [pc, #164]	; (8006f38 <StartInputHandler+0x5bc>)
 8006e92:	2201      	movs	r2, #1
 8006e94:	801a      	strh	r2, [r3, #0]
    }



    /* reset the error counter indicating synchronization problems */
    sCycleDiag.syncFailedCounter = 0;
 8006e96:	4b2c      	ldr	r3, [pc, #176]	; (8006f48 <StartInputHandler+0x5cc>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	801a      	strh	r2, [r3, #0]
        --- Check watchdog settings ---
    */

    /*get the watchdog time (register 0x420). if value is > 0 watchdog is active*/
/*ECATCHANGE_START(V5.11) ECAT4*/
    HW_EscReadWord(wd, ESC_PD_WD_TIME);
 8006e9c:	f107 030e 	add.w	r3, r7, #14
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7fe fbce 	bl	8005648 <HW_EscRead>
    wd = SWAPWORD(wd);
 8006eac:	89fb      	ldrh	r3, [r7, #14]
 8006eae:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT4*/

    if (nPdOutputSize > 0 &&  wd != 0 )
 8006eb0:	4b19      	ldr	r3, [pc, #100]	; (8006f18 <StartInputHandler+0x59c>)
 8006eb2:	881b      	ldrh	r3, [r3, #0]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d04d      	beq.n	8006f54 <StartInputHandler+0x5d8>
 8006eb8:	89fb      	ldrh	r3, [r7, #14]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d04a      	beq.n	8006f54 <StartInputHandler+0x5d8>
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
 8006ebe:	f107 0310 	add.w	r3, r7, #16
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7fe fbbd 	bl	8005648 <HW_EscRead>
    wdiv = SWAPWORD(wdiv);
 8006ece:	8a3b      	ldrh	r3, [r7, #16]
 8006ed0:	823b      	strh	r3, [r7, #16]
        if ( wdiv != 0 )
 8006ed2:	8a3b      	ldrh	r3, [r7, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d019      	beq.n	8006f0c <StartInputHandler+0x590>
        {
            /* the ESC subtracts 2 in register 0x400 so it has to be added here */
            UINT32 d = wdiv+2;
 8006ed8:	8a3b      	ldrh	r3, [r7, #16]
 8006eda:	3302      	adds	r3, #2
 8006edc:	61fb      	str	r3, [r7, #28]

            d *= wd;
 8006ede:	89fb      	ldrh	r3, [r7, #14]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	fb02 f303 	mul.w	r3, r2, r3
 8006ee8:	61fb      	str	r3, [r7, #28]
            /* store watchdog in ms in variable u16WdValue */
            /* watchdog value has to be rounded up */
            d += 24999;
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8006ef0:	3327      	adds	r3, #39	; 0x27
 8006ef2:	61fb      	str	r3, [r7, #28]
            d /= 25000;
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	08db      	lsrs	r3, r3, #3
 8006ef8:	4a14      	ldr	r2, [pc, #80]	; (8006f4c <StartInputHandler+0x5d0>)
 8006efa:	fba2 2303 	umull	r2, r3, r2, r3
 8006efe:	0a1b      	lsrs	r3, r3, #8
 8006f00:	61fb      	str	r3, [r7, #28]
            EcatWdValue = (UINT16) d;
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	b29a      	uxth	r2, r3
 8006f06:	4b12      	ldr	r3, [pc, #72]	; (8006f50 <StartInputHandler+0x5d4>)
 8006f08:	801a      	strh	r2, [r3, #0]
        if ( wdiv != 0 )
 8006f0a:	e028      	b.n	8006f5e <StartInputHandler+0x5e2>
        }
        else
        {
            wd = 0;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	81fb      	strh	r3, [r7, #14]
            /* wd value has to be set to zero, if the wd is 0 */
            EcatWdValue = 0;
 8006f10:	4b0f      	ldr	r3, [pc, #60]	; (8006f50 <StartInputHandler+0x5d4>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	801a      	strh	r2, [r3, #0]
        if ( wdiv != 0 )
 8006f16:	e022      	b.n	8006f5e <StartInputHandler+0x5e2>
 8006f18:	20000c1a 	.word	0x20000c1a
 8006f1c:	20000c40 	.word	0x20000c40
 8006f20:	20000f34 	.word	0x20000f34
 8006f24:	20000ef0 	.word	0x20000ef0
 8006f28:	20000c14 	.word	0x20000c14
 8006f2c:	20000c51 	.word	0x20000c51
 8006f30:	20000c30 	.word	0x20000c30
 8006f34:	20000c4a 	.word	0x20000c4a
 8006f38:	20000c3c 	.word	0x20000c3c
 8006f3c:	20000c24 	.word	0x20000c24
 8006f40:	20000c42 	.word	0x20000c42
 8006f44:	20000c54 	.word	0x20000c54
 8006f48:	20000f7c 	.word	0x20000f7c
 8006f4c:	14f8b589 	.word	0x14f8b589
 8006f50:	20000c4e 	.word	0x20000c4e
        }
    }
    else
    {
        /* the watchdog is deactivated or slave has no output process data*/
        wdiv = 0;
 8006f54:	2300      	movs	r3, #0
 8006f56:	823b      	strh	r3, [r7, #16]
        EcatWdValue = 0;
 8006f58:	4b57      	ldr	r3, [pc, #348]	; (80070b8 <StartInputHandler+0x73c>)
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	801a      	strh	r2, [r3, #0]
    }

    if((EcatWdValue == 0 && bWdTrigger) || (EcatWdValue != 0 && !bWdTrigger))
 8006f5e:	4b56      	ldr	r3, [pc, #344]	; (80070b8 <StartInputHandler+0x73c>)
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d103      	bne.n	8006f6e <StartInputHandler+0x5f2>
 8006f66:	4b55      	ldr	r3, [pc, #340]	; (80070bc <StartInputHandler+0x740>)
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d107      	bne.n	8006f7e <StartInputHandler+0x602>
 8006f6e:	4b52      	ldr	r3, [pc, #328]	; (80070b8 <StartInputHandler+0x73c>)
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d005      	beq.n	8006f82 <StartInputHandler+0x606>
 8006f76:	4b51      	ldr	r3, [pc, #324]	; (80070bc <StartInputHandler+0x740>)
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d101      	bne.n	8006f82 <StartInputHandler+0x606>
    {
        /* if the WD-Trigger in the Sync Manager Channel 2 Control-Byte is set (Bit 6 of Register 0x814)
            an error has to be returned */
        return ALSTATUSCODE_INVALIDWDCFG;
 8006f7e:	231f      	movs	r3, #31
 8006f80:	e095      	b.n	80070ae <StartInputHandler+0x732>
    }

    if ( bEscIntEnabled && nPdOutputSize != 0 )
 8006f82:	4b4f      	ldr	r3, [pc, #316]	; (80070c0 <StartInputHandler+0x744>)
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00a      	beq.n	8006fa0 <StartInputHandler+0x624>
 8006f8a:	4b4e      	ldr	r3, [pc, #312]	; (80070c4 <StartInputHandler+0x748>)
 8006f8c:	881b      	ldrh	r3, [r3, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d006      	beq.n	8006fa0 <StartInputHandler+0x624>
    {
        /* ECAT synchron Mode is active, the Sync Manager Channel 2 event
           has to activated in the AL-Event mask register */
        u16ALEventMask |= PROCESS_OUTPUT_EVENT;
 8006f92:	4b4d      	ldr	r3, [pc, #308]	; (80070c8 <StartInputHandler+0x74c>)
 8006f94:	881b      	ldrh	r3, [r3, #0]
 8006f96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	4b4a      	ldr	r3, [pc, #296]	; (80070c8 <StartInputHandler+0x74c>)
 8006f9e:	801a      	strh	r2, [r3, #0]
    }
/*The application ESM function is separated from this function to handle pending transitions*/

    Sync0WdValue = 0;
 8006fa0:	4b4a      	ldr	r3, [pc, #296]	; (80070cc <StartInputHandler+0x750>)
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8006fa6:	4b4a      	ldr	r3, [pc, #296]	; (80070d0 <StartInputHandler+0x754>)
 8006fa8:	2200      	movs	r2, #0
 8006faa:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8006fac:	4b49      	ldr	r3, [pc, #292]	; (80070d4 <StartInputHandler+0x758>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8006fb2:	4b49      	ldr	r3, [pc, #292]	; (80070d8 <StartInputHandler+0x75c>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	801a      	strh	r2, [r3, #0]
    bDcRunning = FALSE;
 8006fb8:	4b48      	ldr	r3, [pc, #288]	; (80070dc <StartInputHandler+0x760>)
 8006fba:	2200      	movs	r2, #0
 8006fbc:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 8006fbe:	4b48      	ldr	r3, [pc, #288]	; (80070e0 <StartInputHandler+0x764>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	701a      	strb	r2, [r3, #0]
    i16WaitForPllRunningTimeout = 0;
 8006fc4:	4b47      	ldr	r3, [pc, #284]	; (80070e4 <StartInputHandler+0x768>)
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8006fca:	4b47      	ldr	r3, [pc, #284]	; (80070e8 <StartInputHandler+0x76c>)
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/
    sSyncManOutPar.u8SyncError = 0;
 8006fd2:	4b46      	ldr	r3, [pc, #280]	; (80070ec <StartInputHandler+0x770>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    sSyncManOutPar.u16SmEventMissedCounter = 0;
 8006fda:	4b44      	ldr	r3, [pc, #272]	; (80070ec <StartInputHandler+0x770>)
 8006fdc:	2200      	movs	r2, #0
 8006fde:	851a      	strh	r2, [r3, #40]	; 0x28

    /* calculate the Sync0/Sync1 watchdog timeouts */
    if ( (dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0 )
 8006fe0:	8a7b      	ldrh	r3, [r7, #18]
 8006fe2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d050      	beq.n	800708c <StartInputHandler+0x710>
    {
        /*calculate the Sync0 Watchdog counter value the minimum value is 1 ms
            if the sync0 cycle is greater 500us the Sync0 Wd value is 2*Sycn0 cycle */
        if(cycleTimeSync0 == 0)
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d103      	bne.n	8006ff8 <StartInputHandler+0x67c>
        {
            Sync0WdValue = 0;
 8006ff0:	4b36      	ldr	r3, [pc, #216]	; (80070cc <StartInputHandler+0x750>)
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	801a      	strh	r2, [r3, #0]
 8006ff6:	e018      	b.n	800702a <StartInputHandler+0x6ae>
        }
        else
        {
            UINT32 Sync0Cycle = cycleTimeSync0/100000;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	095b      	lsrs	r3, r3, #5
 8006ffc:	4a3c      	ldr	r2, [pc, #240]	; (80070f0 <StartInputHandler+0x774>)
 8006ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8007002:	09db      	lsrs	r3, r3, #7
 8007004:	61bb      	str	r3, [r7, #24]
            if(Sync0Cycle < 5)
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	2b04      	cmp	r3, #4
 800700a:	d803      	bhi.n	8007014 <StartInputHandler+0x698>
            {
                /*Sync0 cycle less than 500us*/
                Sync0WdValue = 1;
 800700c:	4b2f      	ldr	r3, [pc, #188]	; (80070cc <StartInputHandler+0x750>)
 800700e:	2201      	movs	r2, #1
 8007010:	801a      	strh	r2, [r3, #0]
 8007012:	e00a      	b.n	800702a <StartInputHandler+0x6ae>
            }
            else
            {
                Sync0WdValue = (UINT16)(Sync0Cycle*2)/10;
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	b29b      	uxth	r3, r3
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	b29b      	uxth	r3, r3
 800701c:	4a35      	ldr	r2, [pc, #212]	; (80070f4 <StartInputHandler+0x778>)
 800701e:	fba2 2303 	umull	r2, r3, r2, r3
 8007022:	08db      	lsrs	r3, r3, #3
 8007024:	b29a      	uxth	r2, r3
 8007026:	4b29      	ldr	r3, [pc, #164]	; (80070cc <StartInputHandler+0x750>)
 8007028:	801a      	strh	r2, [r3, #0]
            }
        }

        /* Calculate also the watchdog time for Sync1*/
        if ( (dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0 )
 800702a:	8a7b      	ldrh	r3, [r7, #18]
 800702c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007030:	2b00      	cmp	r3, #0
 8007032:	d02b      	beq.n	800708c <StartInputHandler+0x710>
        {
            if(cycleTimeSync1 < cycleTimeSync0)
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	429a      	cmp	r2, r3
 800703a:	d204      	bcs.n	8007046 <StartInputHandler+0x6ca>
						{
										/* Sync 1 has the same cycle time than Sync0 (maybe with a shift (cycleTimeSync1 > 0))*/
										Sync1WdValue = Sync0WdValue;
 800703c:	4b23      	ldr	r3, [pc, #140]	; (80070cc <StartInputHandler+0x750>)
 800703e:	881a      	ldrh	r2, [r3, #0]
 8007040:	4b25      	ldr	r3, [pc, #148]	; (80070d8 <StartInputHandler+0x75c>)
 8007042:	801a      	strh	r2, [r3, #0]
 8007044:	e022      	b.n	800708c <StartInputHandler+0x710>
						}
						else
						{
										/* Sync1 cycle is larger than Sync0 (e.g. subordinated Sync0 cycles) */
										UINT32 Sync1Cycle = cycleTimeSync1/100000;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	095b      	lsrs	r3, r3, #5
 800704a:	4a29      	ldr	r2, [pc, #164]	; (80070f0 <StartInputHandler+0x774>)
 800704c:	fba2 2303 	umull	r2, r3, r2, r3
 8007050:	09db      	lsrs	r3, r3, #7
 8007052:	617b      	str	r3, [r7, #20]
										if(Sync1Cycle < 5)
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	2b04      	cmp	r3, #4
 8007058:	d803      	bhi.n	8007062 <StartInputHandler+0x6e6>
										{
												/*Sync0 cycle less than 500us*/
												Sync1WdValue = 1;
 800705a:	4b1f      	ldr	r3, [pc, #124]	; (80070d8 <StartInputHandler+0x75c>)
 800705c:	2201      	movs	r2, #1
 800705e:	801a      	strh	r2, [r3, #0]
 8007060:	e00a      	b.n	8007078 <StartInputHandler+0x6fc>
										}
										else
										{
												Sync1WdValue = (UINT16)(Sync1Cycle*2)/10;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	b29b      	uxth	r3, r3
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	b29b      	uxth	r3, r3
 800706a:	4a22      	ldr	r2, [pc, #136]	; (80070f4 <StartInputHandler+0x778>)
 800706c:	fba2 2303 	umull	r2, r3, r2, r3
 8007070:	08db      	lsrs	r3, r3, #3
 8007072:	b29a      	uxth	r2, r3
 8007074:	4b18      	ldr	r3, [pc, #96]	; (80070d8 <StartInputHandler+0x75c>)
 8007076:	801a      	strh	r2, [r3, #0]
										}

												/* add one Sync0 cycle because the Sync1 cycle starts on the next Sync0 after the Sync1 signal */
													Sync1WdValue += Sync0WdValue/2;
 8007078:	4b14      	ldr	r3, [pc, #80]	; (80070cc <StartInputHandler+0x750>)
 800707a:	881b      	ldrh	r3, [r3, #0]
 800707c:	085b      	lsrs	r3, r3, #1
 800707e:	b29a      	uxth	r2, r3
 8007080:	4b15      	ldr	r3, [pc, #84]	; (80070d8 <StartInputHandler+0x75c>)
 8007082:	881b      	ldrh	r3, [r3, #0]
 8007084:	4413      	add	r3, r2
 8007086:	b29a      	uxth	r2, r3
 8007088:	4b13      	ldr	r3, [pc, #76]	; (80070d8 <StartInputHandler+0x75c>)
 800708a:	801a      	strh	r2, [r3, #0]





    if(nPdOutputSize > 0)
 800708c:	4b0d      	ldr	r3, [pc, #52]	; (80070c4 <StartInputHandler+0x748>)
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d002      	beq.n	800709a <StartInputHandler+0x71e>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_OUT);
 8007094:	2002      	movs	r0, #2
 8007096:	f7ff fa4f 	bl	8006538 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 800709a:	4b17      	ldr	r3, [pc, #92]	; (80070f8 <StartInputHandler+0x77c>)
 800709c:	881b      	ldrh	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <StartInputHandler+0x72c>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        EnableSyncManChannel(PROCESS_DATA_IN);
 80070a2:	2003      	movs	r0, #3
 80070a4:	f7ff fa48 	bl	8006538 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /*write initial input data*/
    PDO_InputMapping();
 80070a8:	f7fe fe20 	bl	8005cec <PDO_InputMapping>

    return ALSTATUSCODE_NOERROR;
 80070ac:	2300      	movs	r3, #0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3730      	adds	r7, #48	; 0x30
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	20000c4e 	.word	0x20000c4e
 80070bc:	20000c52 	.word	0x20000c52
 80070c0:	20000c51 	.word	0x20000c51
 80070c4:	20000c1a 	.word	0x20000c1a
 80070c8:	20000c30 	.word	0x20000c30
 80070cc:	20000c2a 	.word	0x20000c2a
 80070d0:	20000c1e 	.word	0x20000c1e
 80070d4:	20000c4c 	.word	0x20000c4c
 80070d8:	20000c2e 	.word	0x20000c2e
 80070dc:	20000c32 	.word	0x20000c32
 80070e0:	20000c47 	.word	0x20000c47
 80070e4:	20000c2c 	.word	0x20000c2c
 80070e8:	20000ef0 	.word	0x20000ef0
 80070ec:	20000f34 	.word	0x20000f34
 80070f0:	0a7c5ac5 	.word	0x0a7c5ac5
 80070f4:	cccccccd 	.word	0xcccccccd
 80070f8:	20000c40 	.word	0x20000c40

080070fc <StartOutputHandler>:
 \brief  and the state transition would be refused if outputs are missing

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartOutputHandler(void)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
/*ECATCHANGE_START(V5.11) ESM6*/
    /* by default the SO transition should be completed in AlControlRes().
       required to support also masters which starts to send process data after the SO transition was triggered
       (if the master don't send process data within "SAFEOP2OPTIMEOUT" the transition is rejected)*/
    UINT16 result = NOERROR_INWORK;
 8007102:	23ff      	movs	r3, #255	; 0xff
 8007104:	80fb      	strh	r3, [r7, #6]
/*ECATCHANGE_END(V5.11) ESM6*/
    if(bLocalErrorFlag)
 8007106:	4b0c      	ldr	r3, [pc, #48]	; (8007138 <StartOutputHandler+0x3c>)
 8007108:	781b      	ldrb	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <StartOutputHandler+0x18>
    {
        /*Local error still exists => skip state request to OP and response with "u16LocalErrorCode"*/
        return u16LocalErrorCode;
 800710e:	4b0b      	ldr	r3, [pc, #44]	; (800713c <StartOutputHandler+0x40>)
 8007110:	881b      	ldrh	r3, [r3, #0]
 8007112:	e00a      	b.n	800712a <StartOutputHandler+0x2e>
    }
/*The application ESM function is separated from this function to handle pending transitions*/


    /*DC synchronisation is active wait until pll is valid*/
    if(bDcSyncActive)
 8007114:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <StartOutputHandler+0x44>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d005      	beq.n	8007128 <StartOutputHandler+0x2c>
    {
        i16WaitForPllRunningTimeout = 200;
 800711c:	4b09      	ldr	r3, [pc, #36]	; (8007144 <StartOutputHandler+0x48>)
 800711e:	22c8      	movs	r2, #200	; 0xc8
 8007120:	801a      	strh	r2, [r3, #0]
        i16WaitForPllRunningCnt = 0;
 8007122:	4b09      	ldr	r3, [pc, #36]	; (8007148 <StartOutputHandler+0x4c>)
 8007124:	2200      	movs	r2, #0
 8007126:	801a      	strh	r2, [r3, #0]
    }


    return result;
 8007128:	88fb      	ldrh	r3, [r7, #6]
}
 800712a:	4618      	mov	r0, r3
 800712c:	370c      	adds	r7, #12
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	20000c22 	.word	0x20000c22
 800713c:	20000c1c 	.word	0x20000c1c
 8007140:	20000c4a 	.word	0x20000c4a
 8007144:	20000c2c 	.word	0x20000c2c
 8007148:	20000c26 	.word	0x20000c26

0800714c <StopOutputHandler>:
 \brief  the state transition can be delayed by returning NOERROR_INWORK

*////////////////////////////////////////////////////////////////////////////////////////

void StopOutputHandler(void)
{
 800714c:	b480      	push	{r7}
 800714e:	af00      	add	r7, sp, #0
    /* reset the flags that outputs were received and that the slave is in OP */
    bEcatFirstOutputsReceived = FALSE;
 8007150:	4b05      	ldr	r3, [pc, #20]	; (8007168 <StopOutputHandler+0x1c>)
 8007152:	2200      	movs	r2, #0
 8007154:	701a      	strb	r2, [r3, #0]
    bEcatOutputUpdateRunning = FALSE;
 8007156:	4b05      	ldr	r3, [pc, #20]	; (800716c <StopOutputHandler+0x20>)
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
}
 800715c:	bf00      	nop
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	20000c46 	.word	0x20000c46
 800716c:	20000c4b 	.word	0x20000c4b

08007170 <StopInputHandler>:
  \brief    This function is called in case of the state transition from SAFEOP to PREOP

*////////////////////////////////////////////////////////////////////////////////////////

void StopInputHandler(void)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
    if(nPdOutputSize > 0)
 8007176:	4b2c      	ldr	r3, [pc, #176]	; (8007228 <StopInputHandler+0xb8>)
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <StopInputHandler+0x14>
    {
        /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_END(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_OUT);
 800717e:	2002      	movs	r0, #2
 8007180:	f7ff f9b2 	bl	80064e8 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    if(nPdInputSize > 0)
 8007184:	4b29      	ldr	r3, [pc, #164]	; (800722c <StopInputHandler+0xbc>)
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d002      	beq.n	8007192 <StopInputHandler+0x22>
    {
        /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(PROCESS_DATA_IN);
 800718c:	2003      	movs	r0, #3
 800718e:	f7ff f9ab 	bl	80064e8 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* reset the events in the AL Event mask register (0x204) */
    {
        UINT16 ResetMask = SYNC0_EVENT | SYNC1_EVENT;
 8007192:	230c      	movs	r3, #12
 8007194:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_OUTPUT_EVENT;
 8007196:	88fb      	ldrh	r3, [r7, #6]
 8007198:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800719c:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_INPUT_EVENT;
 800719e:	88fb      	ldrh	r3, [r7, #6]
 80071a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80071a4:	80fb      	strh	r3, [r7, #6]

/*ECATCHANGE_START(V5.11) HW1*/
    ResetALEventMask( ~(ResetMask) );
 80071a6:	88fb      	ldrh	r3, [r7, #6]
 80071a8:	43db      	mvns	r3, r3
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7ff f915 	bl	80063dc <ResetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/
    }
    /* reset the flags */
    bEcatFirstOutputsReceived = FALSE;
 80071b2:	4b1f      	ldr	r3, [pc, #124]	; (8007230 <StopInputHandler+0xc0>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	701a      	strb	r2, [r3, #0]
    bEscIntEnabled = FALSE;
 80071b8:	4b1e      	ldr	r3, [pc, #120]	; (8007234 <StopInputHandler+0xc4>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	701a      	strb	r2, [r3, #0]
/*The application ESM function is separated from this function to handle pending transitions*/

    bDcSyncActive = FALSE;
 80071be:	4b1e      	ldr	r3, [pc, #120]	; (8007238 <StopInputHandler+0xc8>)
 80071c0:	2200      	movs	r2, #0
 80071c2:	701a      	strb	r2, [r3, #0]
    bDcRunning = FALSE;
 80071c4:	4b1d      	ldr	r3, [pc, #116]	; (800723c <StopInputHandler+0xcc>)
 80071c6:	2200      	movs	r2, #0
 80071c8:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 80071ca:	4b1d      	ldr	r3, [pc, #116]	; (8007240 <StopInputHandler+0xd0>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	701a      	strb	r2, [r3, #0]
    u16SmSync0Value = 0;
 80071d0:	4b1c      	ldr	r3, [pc, #112]	; (8007244 <StopInputHandler+0xd4>)
 80071d2:	2200      	movs	r2, #0
 80071d4:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 80071d6:	4b1c      	ldr	r3, [pc, #112]	; (8007248 <StopInputHandler+0xd8>)
 80071d8:	2200      	movs	r2, #0
 80071da:	801a      	strh	r2, [r3, #0]

    Sync0WdValue = 0;
 80071dc:	4b1b      	ldr	r3, [pc, #108]	; (800724c <StopInputHandler+0xdc>)
 80071de:	2200      	movs	r2, #0
 80071e0:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 80071e2:	4b1b      	ldr	r3, [pc, #108]	; (8007250 <StopInputHandler+0xe0>)
 80071e4:	2200      	movs	r2, #0
 80071e6:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 80071e8:	4b1a      	ldr	r3, [pc, #104]	; (8007254 <StopInputHandler+0xe4>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 80071ee:	4b1a      	ldr	r3, [pc, #104]	; (8007258 <StopInputHandler+0xe8>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Value = 0;
 80071f4:	4b19      	ldr	r3, [pc, #100]	; (800725c <StopInputHandler+0xec>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 80071fa:	4b19      	ldr	r3, [pc, #100]	; (8007260 <StopInputHandler+0xf0>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_START(V5.11) ECAT4*/
    sSyncManInPar.u8SyncError = 0;
 8007200:	4b18      	ldr	r3, [pc, #96]	; (8007264 <StopInputHandler+0xf4>)
 8007202:	2200      	movs	r2, #0
 8007204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
/*ECATCHANGE_END(V5.11) ECAT4*/

    i16WaitForPllRunningTimeout = 0;
 8007208:	4b17      	ldr	r3, [pc, #92]	; (8007268 <StopInputHandler+0xf8>)
 800720a:	2200      	movs	r2, #0
 800720c:	801a      	strh	r2, [r3, #0]

    bWdTrigger = FALSE;
 800720e:	4b17      	ldr	r3, [pc, #92]	; (800726c <StopInputHandler+0xfc>)
 8007210:	2200      	movs	r2, #0
 8007212:	701a      	strb	r2, [r3, #0]
    bEcatInputUpdateRunning = FALSE;
 8007214:	4b16      	ldr	r3, [pc, #88]	; (8007270 <StopInputHandler+0x100>)
 8007216:	2200      	movs	r2, #0
 8007218:	701a      	strb	r2, [r3, #0]

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 800721a:	4b16      	ldr	r3, [pc, #88]	; (8007274 <StopInputHandler+0x104>)
 800721c:	2200      	movs	r2, #0
 800721e:	701a      	strb	r2, [r3, #0]
}
 8007220:	bf00      	nop
 8007222:	3708      	adds	r7, #8
 8007224:	46bd      	mov	sp, r7
 8007226:	bd80      	pop	{r7, pc}
 8007228:	20000c1a 	.word	0x20000c1a
 800722c:	20000c40 	.word	0x20000c40
 8007230:	20000c46 	.word	0x20000c46
 8007234:	20000c51 	.word	0x20000c51
 8007238:	20000c4a 	.word	0x20000c4a
 800723c:	20000c32 	.word	0x20000c32
 8007240:	20000c47 	.word	0x20000c47
 8007244:	20000c42 	.word	0x20000c42
 8007248:	20000c54 	.word	0x20000c54
 800724c:	20000c2a 	.word	0x20000c2a
 8007250:	20000c1e 	.word	0x20000c1e
 8007254:	20000c4c 	.word	0x20000c4c
 8007258:	20000c2e 	.word	0x20000c2e
 800725c:	20000c3c 	.word	0x20000c3c
 8007260:	20000c24 	.word	0x20000c24
 8007264:	20000ef0 	.word	0x20000ef0
 8007268:	20000c2c 	.word	0x20000c2c
 800726c:	20000c52 	.word	0x20000c52
 8007270:	20000c50 	.word	0x20000c50
 8007274:	20000f78 	.word	0x20000f78

08007278 <BackToInitTransition>:
\brief    This function is called when a X to Init transition is completed

*////////////////////////////////////////////////////////////////////////////////////////

void BackToInitTransition(void)
{
 8007278:	b480      	push	{r7}
 800727a:	af00      	add	r7, sp, #0
    /* Reset indication that the user has written a sync mode*/
    bSyncSetByUser = FALSE;
 800727c:	4b03      	ldr	r3, [pc, #12]	; (800728c <BackToInitTransition+0x14>)
 800727e:	2200      	movs	r2, #0
 8007280:	701a      	strb	r2, [r3, #0]
}
 8007282:	bf00      	nop
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	20000f78 	.word	0x20000f78

08007290 <SetALStatus>:
 \param alStatusCode    New AL Status Code (written to register 0x134)

  \brief  The function changes the state of the EtherCAT ASIC to the requested.
*////////////////////////////////////////////////////////////////////////////////////////
void SetALStatus(UINT8 alStatus, UINT16 alStatusCode)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	4603      	mov	r3, r0
 8007298:	460a      	mov	r2, r1
 800729a:	71fb      	strb	r3, [r7, #7]
 800729c:	4613      	mov	r3, r2
 800729e:	80bb      	strh	r3, [r7, #4]
    UINT16 Value = alStatusCode;
 80072a0:	88bb      	ldrh	r3, [r7, #4]
 80072a2:	81fb      	strh	r3, [r7, #14]

    /*update global status variable if required*/
    if(nAlStatus != alStatus)
 80072a4:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <SetALStatus+0x68>)
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	79fa      	ldrb	r2, [r7, #7]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d002      	beq.n	80072b4 <SetALStatus+0x24>
    {
        nAlStatus = alStatus;
 80072ae:	4a12      	ldr	r2, [pc, #72]	; (80072f8 <SetALStatus+0x68>)
 80072b0:	79fb      	ldrb	r3, [r7, #7]
 80072b2:	7013      	strb	r3, [r2, #0]
    }


    if (alStatusCode != 0xFFFF)
 80072b4:	88bb      	ldrh	r3, [r7, #4]
 80072b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d009      	beq.n	80072d2 <SetALStatus+0x42>
    {
        Value = SWAPWORD(Value);
 80072be:	89fb      	ldrh	r3, [r7, #14]
 80072c0:	81fb      	strh	r3, [r7, #14]

        HW_EscWriteWord(Value,ESC_AL_STATUS_CODE_OFFSET);
 80072c2:	f107 030e 	add.w	r3, r7, #14
 80072c6:	2202      	movs	r2, #2
 80072c8:	f44f 719a 	mov.w	r1, #308	; 0x134
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7fe fa23 	bl	8005718 <HW_EscWrite>
    }

    Value = nAlStatus;
 80072d2:	4b09      	ldr	r3, [pc, #36]	; (80072f8 <SetALStatus+0x68>)
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	81fb      	strh	r3, [r7, #14]
    Value = SWAPWORD(Value);
 80072da:	89fb      	ldrh	r3, [r7, #14]
 80072dc:	81fb      	strh	r3, [r7, #14]
    HW_EscWriteWord(Value,ESC_AL_STATUS_OFFSET);
 80072de:	f107 030e 	add.w	r3, r7, #14
 80072e2:	2202      	movs	r2, #2
 80072e4:	f44f 7198 	mov.w	r1, #304	; 0x130
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe fa15 	bl	8005718 <HW_EscWrite>

}
 80072ee:	bf00      	nop
 80072f0:	3710      	adds	r7, #16
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	20000c19 	.word	0x20000c19

080072fc <AL_ControlInd>:
              alControl contains the requested new state (INIT, PRE_OP or SAFE_OP)

*////////////////////////////////////////////////////////////////////////////////////////

void AL_ControlInd(UINT8 alControl, UINT16 alStatusCode)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	4603      	mov	r3, r0
 8007304:	460a      	mov	r2, r1
 8007306:	71fb      	strb	r3, [r7, #7]
 8007308:	4613      	mov	r3, r2
 800730a:	80bb      	strh	r3, [r7, #4]
    UINT16        result = 0;
 800730c:	2300      	movs	r3, #0
 800730e:	81fb      	strh	r3, [r7, #14]
    UINT8            bErrAck = 0;
 8007310:	2300      	movs	r3, #0
 8007312:	737b      	strb	r3, [r7, #13]
    UINT8         stateTrans;
    /*deactivate ESM timeout counter*/
    EsmTimeoutCounter = -1;
 8007314:	4bdf      	ldr	r3, [pc, #892]	; (8007694 <AL_ControlInd+0x398>)
 8007316:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800731a:	801a      	strh	r2, [r3, #0]
    bApplEsmPending = TRUE;
 800731c:	4bde      	ldr	r3, [pc, #888]	; (8007698 <AL_ControlInd+0x39c>)
 800731e:	2201      	movs	r2, #1
 8007320:	701a      	strb	r2, [r3, #0]

    /* reset the Error Flag in case of acknowledge by the Master */
    if ( alControl & STATE_CHANGE )
 8007322:	79fb      	ldrb	r3, [r7, #7]
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	d009      	beq.n	8007340 <AL_ControlInd+0x44>
    {
        bErrAck = 1;
 800732c:	2301      	movs	r3, #1
 800732e:	737b      	strb	r3, [r7, #13]
        nAlStatus &= ~STATE_CHANGE;
 8007330:	4bda      	ldr	r3, [pc, #872]	; (800769c <AL_ControlInd+0x3a0>)
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	f023 0310 	bic.w	r3, r3, #16
 8007338:	b2da      	uxtb	r2, r3
 800733a:	4bd8      	ldr	r3, [pc, #864]	; (800769c <AL_ControlInd+0x3a0>)
 800733c:	701a      	strb	r2, [r3, #0]
 800733e:	e012      	b.n	8007366 <AL_ControlInd+0x6a>
        /*enable SM2 is moved to state transition block. First check SM Settings.*/
    }
    else if ( (nAlStatus & STATE_CHANGE)
 8007340:	4bd6      	ldr	r3, [pc, #856]	; (800769c <AL_ControlInd+0x3a0>)
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	f003 0310 	and.w	r3, r3, #16
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <AL_ControlInd+0x5c>
    // HBu 17.04.08: the error has to be acknowledged before when sending the same (or a higher) state
    //               (the error was acknowledged with the same state before independent of the acknowledge flag)
    /*Error Acknowledge with 0xX1 is allowed*/
           && (alControl & STATE_MASK) != STATE_INIT )
 800734c:	79fb      	ldrb	r3, [r7, #7]
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	2b01      	cmp	r3, #1
 8007354:	f040 8374 	bne.w	8007a40 <AL_ControlInd+0x744>
           is not set in the AL-Control, so the state cannot be set to a higher state
           and the new state request will be ignored */
        return;
    else
    {
        nAlStatus &= STATE_MASK;
 8007358:	4bd0      	ldr	r3, [pc, #832]	; (800769c <AL_ControlInd+0x3a0>)
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	f003 030f 	and.w	r3, r3, #15
 8007360:	b2da      	uxtb	r2, r3
 8007362:	4bce      	ldr	r3, [pc, #824]	; (800769c <AL_ControlInd+0x3a0>)
 8007364:	701a      	strb	r2, [r3, #0]
    }

    /* generate a variable for the state transition
      (Bit 0-3: new state (AL Control), Bit 4-7: old state (AL Status) */
    alControl &= STATE_MASK;
 8007366:	79fb      	ldrb	r3, [r7, #7]
 8007368:	f003 030f 	and.w	r3, r3, #15
 800736c:	71fb      	strb	r3, [r7, #7]
    stateTrans = nAlStatus;
 800736e:	4bcb      	ldr	r3, [pc, #812]	; (800769c <AL_ControlInd+0x3a0>)
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	733b      	strb	r3, [r7, #12]
    stateTrans <<= 4;
 8007374:	7b3b      	ldrb	r3, [r7, #12]
 8007376:	011b      	lsls	r3, r3, #4
 8007378:	733b      	strb	r3, [r7, #12]
    stateTrans += alControl;
 800737a:	7b3a      	ldrb	r2, [r7, #12]
 800737c:	79fb      	ldrb	r3, [r7, #7]
 800737e:	4413      	add	r3, r2
 8007380:	733b      	strb	r3, [r7, #12]


    /* check the SYNCM settings depending on the state transition */
    switch ( stateTrans )
 8007382:	7b3b      	ldrb	r3, [r7, #12]
 8007384:	2b88      	cmp	r3, #136	; 0x88
 8007386:	d074      	beq.n	8007472 <AL_ControlInd+0x176>
 8007388:	2b88      	cmp	r3, #136	; 0x88
 800738a:	dc7b      	bgt.n	8007484 <AL_ControlInd+0x188>
 800738c:	2b84      	cmp	r3, #132	; 0x84
 800738e:	d070      	beq.n	8007472 <AL_ControlInd+0x176>
 8007390:	2b84      	cmp	r3, #132	; 0x84
 8007392:	dc77      	bgt.n	8007484 <AL_ControlInd+0x188>
 8007394:	2b82      	cmp	r3, #130	; 0x82
 8007396:	d05d      	beq.n	8007454 <AL_ControlInd+0x158>
 8007398:	2b82      	cmp	r3, #130	; 0x82
 800739a:	dc73      	bgt.n	8007484 <AL_ControlInd+0x188>
 800739c:	2b12      	cmp	r3, #18
 800739e:	d059      	beq.n	8007454 <AL_ControlInd+0x158>
 80073a0:	2b12      	cmp	r3, #18
 80073a2:	db6f      	blt.n	8007484 <AL_ControlInd+0x188>
 80073a4:	2b48      	cmp	r3, #72	; 0x48
 80073a6:	dc6d      	bgt.n	8007484 <AL_ControlInd+0x188>
 80073a8:	2b22      	cmp	r3, #34	; 0x22
 80073aa:	db6b      	blt.n	8007484 <AL_ControlInd+0x188>
 80073ac:	3b22      	subs	r3, #34	; 0x22
 80073ae:	2b26      	cmp	r3, #38	; 0x26
 80073b0:	d868      	bhi.n	8007484 <AL_ControlInd+0x188>
 80073b2:	a201      	add	r2, pc, #4	; (adr r2, 80073b8 <AL_ControlInd+0xbc>)
 80073b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b8:	08007455 	.word	0x08007455
 80073bc:	08007485 	.word	0x08007485
 80073c0:	08007461 	.word	0x08007461
 80073c4:	08007485 	.word	0x08007485
 80073c8:	08007485 	.word	0x08007485
 80073cc:	08007485 	.word	0x08007485
 80073d0:	08007485 	.word	0x08007485
 80073d4:	08007485 	.word	0x08007485
 80073d8:	08007485 	.word	0x08007485
 80073dc:	08007485 	.word	0x08007485
 80073e0:	08007485 	.word	0x08007485
 80073e4:	08007485 	.word	0x08007485
 80073e8:	08007485 	.word	0x08007485
 80073ec:	08007485 	.word	0x08007485
 80073f0:	08007485 	.word	0x08007485
 80073f4:	08007485 	.word	0x08007485
 80073f8:	08007485 	.word	0x08007485
 80073fc:	08007485 	.word	0x08007485
 8007400:	08007485 	.word	0x08007485
 8007404:	08007485 	.word	0x08007485
 8007408:	08007485 	.word	0x08007485
 800740c:	08007485 	.word	0x08007485
 8007410:	08007485 	.word	0x08007485
 8007414:	08007485 	.word	0x08007485
 8007418:	08007485 	.word	0x08007485
 800741c:	08007485 	.word	0x08007485
 8007420:	08007485 	.word	0x08007485
 8007424:	08007485 	.word	0x08007485
 8007428:	08007485 	.word	0x08007485
 800742c:	08007485 	.word	0x08007485
 8007430:	08007485 	.word	0x08007485
 8007434:	08007485 	.word	0x08007485
 8007438:	08007455 	.word	0x08007455
 800743c:	08007485 	.word	0x08007485
 8007440:	08007473 	.word	0x08007473
 8007444:	08007485 	.word	0x08007485
 8007448:	08007485 	.word	0x08007485
 800744c:	08007485 	.word	0x08007485
 8007450:	08007473 	.word	0x08007473
    case SAFEOP_2_PREOP:
    case PREOP_2_PREOP:
        /* in PREOP only the SYNCM settings for SYNCM0 and SYNCM1 (mailbox)
           are checked, if result is unequal 0, the slave will stay in or
           switch to INIT and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(MAILBOX_READ+1);
 8007454:	2002      	movs	r0, #2
 8007456:	f7ff f897 	bl	8006588 <CheckSmSettings>
 800745a:	4603      	mov	r3, r0
 800745c:	81fb      	strh	r3, [r7, #14]
        break;
 800745e:	e011      	b.n	8007484 <AL_ControlInd+0x188>
        /* before checking the SYNCM settings for SYNCM2 and SYNCM3 (process data)
           the expected length of input data (nPdInputSize) and output data (nPdOutputSize)
            could be adapted (changed by PDO-Assign and/or PDO-Mapping)
            if result is unequal 0, the slave will stay in PREOP and set
            the ErrorInd Bit (bit 4) of the AL-Status */
        result = APPL_GenerateMapping(&nPdInputSize,&nPdOutputSize);
 8007460:	498f      	ldr	r1, [pc, #572]	; (80076a0 <AL_ControlInd+0x3a4>)
 8007462:	4890      	ldr	r0, [pc, #576]	; (80076a4 <AL_ControlInd+0x3a8>)
 8007464:	f7fd fd48 	bl	8004ef8 <APPL_GenerateMapping>
 8007468:	4603      	mov	r3, r0
 800746a:	81fb      	strh	r3, [r7, #14]

        if (result != 0)
 800746c:	89fb      	ldrh	r3, [r7, #14]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d107      	bne.n	8007482 <AL_ControlInd+0x186>
    case SAFEOP_2_SAFEOP:
    case OP_2_OP:
        /* in SAFEOP or OP the SYNCM settings for all SYNCM are checked
           if result is unequal 0, the slave will stay in or
           switch to PREOP and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(nMaxSyncMan);
 8007472:	4b8d      	ldr	r3, [pc, #564]	; (80076a8 <AL_ControlInd+0x3ac>)
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	4618      	mov	r0, r3
 8007478:	f7ff f886 	bl	8006588 <CheckSmSettings>
 800747c:	4603      	mov	r3, r0
 800747e:	81fb      	strh	r3, [r7, #14]
        break;
 8007480:	e000      	b.n	8007484 <AL_ControlInd+0x188>
            break;
 8007482:	bf00      	nop
    }

    if ( result == 0 )
 8007484:	89fb      	ldrh	r3, [r7, #14]
 8007486:	2b00      	cmp	r3, #0
 8007488:	f040 8203 	bne.w	8007892 <AL_ControlInd+0x596>
    {
        /* execute the corresponding local management service(s) depending on the state transition */
        nEcatStateTrans = 0;
 800748c:	4b87      	ldr	r3, [pc, #540]	; (80076ac <AL_ControlInd+0x3b0>)
 800748e:	2200      	movs	r2, #0
 8007490:	801a      	strh	r2, [r3, #0]
        switch ( stateTrans )
 8007492:	7b3b      	ldrb	r3, [r7, #12]
 8007494:	3b11      	subs	r3, #17
 8007496:	2b77      	cmp	r3, #119	; 0x77
 8007498:	f200 81f8 	bhi.w	800788c <AL_ControlInd+0x590>
 800749c:	a201      	add	r2, pc, #4	; (adr r2, 80074a4 <AL_ControlInd+0x1a8>)
 800749e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a2:	bf00      	nop
 80074a4:	0800783b 	.word	0x0800783b
 80074a8:	080076b1 	.word	0x080076b1
 80074ac:	08007685 	.word	0x08007685
 80074b0:	08007887 	.word	0x08007887
 80074b4:	0800788d 	.word	0x0800788d
 80074b8:	0800788d 	.word	0x0800788d
 80074bc:	0800788d 	.word	0x0800788d
 80074c0:	08007887 	.word	0x08007887
 80074c4:	0800788d 	.word	0x0800788d
 80074c8:	0800788d 	.word	0x0800788d
 80074cc:	0800788d 	.word	0x0800788d
 80074d0:	0800788d 	.word	0x0800788d
 80074d4:	0800788d 	.word	0x0800788d
 80074d8:	0800788d 	.word	0x0800788d
 80074dc:	0800788d 	.word	0x0800788d
 80074e0:	0800788d 	.word	0x0800788d
 80074e4:	08007829 	.word	0x08007829
 80074e8:	0800783f 	.word	0x0800783f
 80074ec:	08007887 	.word	0x08007887
 80074f0:	08007713 	.word	0x08007713
 80074f4:	0800788d 	.word	0x0800788d
 80074f8:	0800788d 	.word	0x0800788d
 80074fc:	0800788d 	.word	0x0800788d
 8007500:	08007887 	.word	0x08007887
 8007504:	0800788d 	.word	0x0800788d
 8007508:	0800788d 	.word	0x0800788d
 800750c:	0800788d 	.word	0x0800788d
 8007510:	0800788d 	.word	0x0800788d
 8007514:	0800788d 	.word	0x0800788d
 8007518:	0800788d 	.word	0x0800788d
 800751c:	0800788d 	.word	0x0800788d
 8007520:	0800788d 	.word	0x0800788d
 8007524:	0800768b 	.word	0x0800768b
 8007528:	08007887 	.word	0x08007887
 800752c:	0800788d 	.word	0x0800788d
 8007530:	08007887 	.word	0x08007887
 8007534:	0800788d 	.word	0x0800788d
 8007538:	0800788d 	.word	0x0800788d
 800753c:	0800788d 	.word	0x0800788d
 8007540:	08007887 	.word	0x08007887
 8007544:	0800788d 	.word	0x0800788d
 8007548:	0800788d 	.word	0x0800788d
 800754c:	0800788d 	.word	0x0800788d
 8007550:	0800788d 	.word	0x0800788d
 8007554:	0800788d 	.word	0x0800788d
 8007558:	0800788d 	.word	0x0800788d
 800755c:	0800788d 	.word	0x0800788d
 8007560:	0800788d 	.word	0x0800788d
 8007564:	0800780d 	.word	0x0800780d
 8007568:	080077e1 	.word	0x080077e1
 800756c:	08007887 	.word	0x08007887
 8007570:	0800783f 	.word	0x0800783f
 8007574:	0800788d 	.word	0x0800788d
 8007578:	0800788d 	.word	0x0800788d
 800757c:	0800788d 	.word	0x0800788d
 8007580:	08007769 	.word	0x08007769
 8007584:	0800788d 	.word	0x0800788d
 8007588:	0800788d 	.word	0x0800788d
 800758c:	0800788d 	.word	0x0800788d
 8007590:	0800788d 	.word	0x0800788d
 8007594:	0800788d 	.word	0x0800788d
 8007598:	0800788d 	.word	0x0800788d
 800759c:	0800788d 	.word	0x0800788d
 80075a0:	0800788d 	.word	0x0800788d
 80075a4:	0800788d 	.word	0x0800788d
 80075a8:	0800788d 	.word	0x0800788d
 80075ac:	0800788d 	.word	0x0800788d
 80075b0:	0800788d 	.word	0x0800788d
 80075b4:	0800788d 	.word	0x0800788d
 80075b8:	0800788d 	.word	0x0800788d
 80075bc:	0800788d 	.word	0x0800788d
 80075c0:	0800788d 	.word	0x0800788d
 80075c4:	0800788d 	.word	0x0800788d
 80075c8:	0800788d 	.word	0x0800788d
 80075cc:	0800788d 	.word	0x0800788d
 80075d0:	0800788d 	.word	0x0800788d
 80075d4:	0800788d 	.word	0x0800788d
 80075d8:	0800788d 	.word	0x0800788d
 80075dc:	0800788d 	.word	0x0800788d
 80075e0:	0800788d 	.word	0x0800788d
 80075e4:	0800788d 	.word	0x0800788d
 80075e8:	0800788d 	.word	0x0800788d
 80075ec:	0800788d 	.word	0x0800788d
 80075f0:	0800788d 	.word	0x0800788d
 80075f4:	0800788d 	.word	0x0800788d
 80075f8:	0800788d 	.word	0x0800788d
 80075fc:	0800788d 	.word	0x0800788d
 8007600:	0800788d 	.word	0x0800788d
 8007604:	0800788d 	.word	0x0800788d
 8007608:	0800788d 	.word	0x0800788d
 800760c:	0800788d 	.word	0x0800788d
 8007610:	0800788d 	.word	0x0800788d
 8007614:	0800788d 	.word	0x0800788d
 8007618:	0800788d 	.word	0x0800788d
 800761c:	0800788d 	.word	0x0800788d
 8007620:	0800788d 	.word	0x0800788d
 8007624:	0800788d 	.word	0x0800788d
 8007628:	0800788d 	.word	0x0800788d
 800762c:	0800788d 	.word	0x0800788d
 8007630:	0800788d 	.word	0x0800788d
 8007634:	0800788d 	.word	0x0800788d
 8007638:	0800788d 	.word	0x0800788d
 800763c:	0800788d 	.word	0x0800788d
 8007640:	0800788d 	.word	0x0800788d
 8007644:	0800788d 	.word	0x0800788d
 8007648:	0800788d 	.word	0x0800788d
 800764c:	0800788d 	.word	0x0800788d
 8007650:	0800788d 	.word	0x0800788d
 8007654:	0800788d 	.word	0x0800788d
 8007658:	0800788d 	.word	0x0800788d
 800765c:	0800788d 	.word	0x0800788d
 8007660:	0800788d 	.word	0x0800788d
 8007664:	080077f1 	.word	0x080077f1
 8007668:	080077c3 	.word	0x080077c3
 800766c:	08007887 	.word	0x08007887
 8007670:	080077b3 	.word	0x080077b3
 8007674:	0800788d 	.word	0x0800788d
 8007678:	0800788d 	.word	0x0800788d
 800767c:	0800788d 	.word	0x0800788d
 8007680:	0800783f 	.word	0x0800783f
        {
        case INIT_2_BOOT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 8007684:	2313      	movs	r3, #19
 8007686:	81fb      	strh	r3, [r7, #14]
            break;
 8007688:	e130      	b.n	80078ec <AL_ControlInd+0x5f0>

        case BOOT_2_INIT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 800768a:	2313      	movs	r3, #19
 800768c:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 800768e:	f7ff fdf3 	bl	8007278 <BackToInitTransition>

            break;
 8007692:	e12b      	b.n	80078ec <AL_ControlInd+0x5f0>
 8007694:	20000c48 	.word	0x20000c48
 8007698:	20000c18 	.word	0x20000c18
 800769c:	20000c19 	.word	0x20000c19
 80076a0:	20000c1a 	.word	0x20000c1a
 80076a4:	20000c40 	.word	0x20000c40
 80076a8:	20000c56 	.word	0x20000c56
 80076ac:	20000c16 	.word	0x20000c16
        case INIT_2_PREOP :

           UpdateEEPROMLoadedState();
 80076b0:	f7fe fedc 	bl	800646c <UpdateEEPROMLoadedState>

            if (EepromLoaded == FALSE)
 80076b4:	4ba5      	ldr	r3, [pc, #660]	; (800794c <AL_ControlInd+0x650>)
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d101      	bne.n	80076c0 <AL_ControlInd+0x3c4>
            {
                //return an error if the EEPROM was not loaded correct  (device restart is required after the new EEPORM update)
                result = ALSTATUSCODE_EE_ERROR;
 80076bc:	2351      	movs	r3, #81	; 0x51
 80076be:	81fb      	strh	r3, [r7, #14]
            }
            if (result == 0)
 80076c0:	89fb      	ldrh	r3, [r7, #14]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	f040 8107 	bne.w	80078d6 <AL_ControlInd+0x5da>
            {
            /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
               sync managers SYNCM0 and SYNCM1 overlap each other
              if result is unequal 0, the slave will stay in INIT
              and sets the ErrorInd Bit (bit 4) of the AL-Status */
            result = MBX_StartMailboxHandler();
 80076c8:	f000 fe52 	bl	8008370 <MBX_StartMailboxHandler>
 80076cc:	4603      	mov	r3, r0
 80076ce:	81fb      	strh	r3, [r7, #14]
            if (result == 0)
 80076d0:	89fb      	ldrh	r3, [r7, #14]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d10c      	bne.n	80076f0 <AL_ControlInd+0x3f4>
            {
                bApplEsmPending = FALSE;
 80076d6:	4b9e      	ldr	r3, [pc, #632]	; (8007950 <AL_ControlInd+0x654>)
 80076d8:	2200      	movs	r2, #0
 80076da:	701a      	strb	r2, [r3, #0]
                /* additionally there could be an application specific check (in ecatappl.c)
                   if the state transition from INIT to PREOP should be done
                 if result is unequal 0, the slave will stay in INIT
                 and sets the ErrorInd Bit (bit 4) of the AL-Status */
                result = APPL_StartMailboxHandler();
 80076dc:	f7fd fb67 	bl	8004dae <APPL_StartMailboxHandler>
 80076e0:	4603      	mov	r3, r0
 80076e2:	81fb      	strh	r3, [r7, #14]
                if ( result == 0 )
 80076e4:	89fb      	ldrh	r3, [r7, #14]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <AL_ControlInd+0x3f4>
                {
                    bMbxRunning = TRUE;
 80076ea:	4b9a      	ldr	r3, [pc, #616]	; (8007954 <AL_ControlInd+0x658>)
 80076ec:	2201      	movs	r2, #1
 80076ee:	701a      	strb	r2, [r3, #0]
                }
            }

            if(result != 0 && result != NOERROR_INWORK)
 80076f0:	89fb      	ldrh	r3, [r7, #14]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 80ef 	beq.w	80078d6 <AL_ControlInd+0x5da>
 80076f8:	89fb      	ldrh	r3, [r7, #14]
 80076fa:	2bff      	cmp	r3, #255	; 0xff
 80076fc:	f000 80eb 	beq.w	80078d6 <AL_ControlInd+0x5da>
            {
                /*Stop APPL Mbx handler if APPL Start Mbx handler was called before*/
                if(!bApplEsmPending)
 8007700:	4b93      	ldr	r3, [pc, #588]	; (8007950 <AL_ControlInd+0x654>)
 8007702:	781b      	ldrb	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d101      	bne.n	800770c <AL_ControlInd+0x410>
                    APPL_StopMailboxHandler();
 8007708:	f7fd fb59 	bl	8004dbe <APPL_StopMailboxHandler>

                 MBX_StopMailboxHandler();
 800770c:	f000 fea6 	bl	800845c <MBX_StopMailboxHandler>
            }

            }
            break;
 8007710:	e0e1      	b.n	80078d6 <AL_ControlInd+0x5da>

        case PREOP_2_SAFEOP:
            /* start the input handler (function is defined above) */
            result = StartInputHandler();
 8007712:	f7ff f933 	bl	800697c <StartInputHandler>
 8007716:	4603      	mov	r3, r0
 8007718:	81fb      	strh	r3, [r7, #14]
            if ( result == 0 )
 800771a:	89fb      	ldrh	r3, [r7, #14]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d112      	bne.n	8007746 <AL_ControlInd+0x44a>
            {
                bApplEsmPending = FALSE;
 8007720:	4b8b      	ldr	r3, [pc, #556]	; (8007950 <AL_ControlInd+0x654>)
 8007722:	2200      	movs	r2, #0
 8007724:	701a      	strb	r2, [r3, #0]
                result = APPL_StartInputHandler(&u16ALEventMask);
 8007726:	488c      	ldr	r0, [pc, #560]	; (8007958 <AL_ControlInd+0x65c>)
 8007728:	f7fd fb51 	bl	8004dce <APPL_StartInputHandler>
 800772c:	4603      	mov	r3, r0
 800772e:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 8007730:	89fb      	ldrh	r3, [r7, #14]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d107      	bne.n	8007746 <AL_ControlInd+0x44a>
                {
                    /* initialize the AL Event Mask register (0x204) */
/*ECATCHANGE_START(V5.11) HW1*/
                    SetALEventMask( u16ALEventMask );
 8007736:	4b88      	ldr	r3, [pc, #544]	; (8007958 <AL_ControlInd+0x65c>)
 8007738:	881b      	ldrh	r3, [r3, #0]
 800773a:	4618      	mov	r0, r3
 800773c:	f7fe fe72 	bl	8006424 <SetALEventMask>
/*ECATCHANGE_END(V5.11) HW1*/

                    bEcatInputUpdateRunning = TRUE;
 8007740:	4b86      	ldr	r3, [pc, #536]	; (800795c <AL_ControlInd+0x660>)
 8007742:	2201      	movs	r2, #1
 8007744:	701a      	strb	r2, [r3, #0]
                }
            }

            /*if one start input handler returned an error stop the input handler*/
            if(result != 0 && result != NOERROR_INWORK)
 8007746:	89fb      	ldrh	r3, [r7, #14]
 8007748:	2b00      	cmp	r3, #0
 800774a:	f000 80c6 	beq.w	80078da <AL_ControlInd+0x5de>
 800774e:	89fb      	ldrh	r3, [r7, #14]
 8007750:	2bff      	cmp	r3, #255	; 0xff
 8007752:	f000 80c2 	beq.w	80078da <AL_ControlInd+0x5de>
            {
                if(!bApplEsmPending)
 8007756:	4b7e      	ldr	r3, [pc, #504]	; (8007950 <AL_ControlInd+0x654>)
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d101      	bne.n	8007762 <AL_ControlInd+0x466>
                {
                    /*Call only the APPL stop handler if the APPL start handler was called before*/
                    /*The application can react to the state transition in the function APPL_StopInputHandler */
                    APPL_StopInputHandler();
 800775e:	f7fd fb41 	bl	8004de4 <APPL_StopInputHandler>
                }

                StopInputHandler();
 8007762:	f7ff fd05 	bl	8007170 <StopInputHandler>
            }
            break;
 8007766:	e0b8      	b.n	80078da <AL_ControlInd+0x5de>

        case SAFEOP_2_OP:
            /* start the output handler (function is defined above) */
            result = StartOutputHandler();
 8007768:	f7ff fcc8 	bl	80070fc <StartOutputHandler>
 800776c:	4603      	mov	r3, r0
 800776e:	81fb      	strh	r3, [r7, #14]
            if(result == 0)
 8007770:	89fb      	ldrh	r3, [r7, #14]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10c      	bne.n	8007790 <AL_ControlInd+0x494>
            {
                bApplEsmPending = FALSE;
 8007776:	4b76      	ldr	r3, [pc, #472]	; (8007950 <AL_ControlInd+0x654>)
 8007778:	2200      	movs	r2, #0
 800777a:	701a      	strb	r2, [r3, #0]
                result = APPL_StartOutputHandler();
 800777c:	f7fd fb3a 	bl	8004df4 <APPL_StartOutputHandler>
 8007780:	4603      	mov	r3, r0
 8007782:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 8007784:	89fb      	ldrh	r3, [r7, #14]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d102      	bne.n	8007790 <AL_ControlInd+0x494>
                {
                    /*Device is in OPERATINAL*/
                    bEcatOutputUpdateRunning = TRUE;
 800778a:	4b75      	ldr	r3, [pc, #468]	; (8007960 <AL_ControlInd+0x664>)
 800778c:	2201      	movs	r2, #1
 800778e:	701a      	strb	r2, [r3, #0]
                }

            }

            if ( result != 0 && result != NOERROR_INWORK)
 8007790:	89fb      	ldrh	r3, [r7, #14]
 8007792:	2b00      	cmp	r3, #0
 8007794:	f000 80a3 	beq.w	80078de <AL_ControlInd+0x5e2>
 8007798:	89fb      	ldrh	r3, [r7, #14]
 800779a:	2bff      	cmp	r3, #255	; 0xff
 800779c:	f000 809f 	beq.w	80078de <AL_ControlInd+0x5e2>
            {
                if(!bApplEsmPending)
 80077a0:	4b6b      	ldr	r3, [pc, #428]	; (8007950 <AL_ControlInd+0x654>)
 80077a2:	781b      	ldrb	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <AL_ControlInd+0x4b0>
                    APPL_StopOutputHandler();
 80077a8:	f7fd fb2c 	bl	8004e04 <APPL_StopOutputHandler>

                StopOutputHandler();
 80077ac:	f7ff fcce 	bl	800714c <StopOutputHandler>
            }

            break;
 80077b0:	e095      	b.n	80078de <AL_ControlInd+0x5e2>

        case OP_2_SAFEOP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80077b2:	f7fd fb27 	bl	8004e04 <APPL_StopOutputHandler>

            StopOutputHandler();
 80077b6:	f7ff fcc9 	bl	800714c <StopOutputHandler>

            bApplEsmPending = FALSE;
 80077ba:	4b65      	ldr	r3, [pc, #404]	; (8007950 <AL_ControlInd+0x654>)
 80077bc:	2200      	movs	r2, #0
 80077be:	701a      	strb	r2, [r3, #0]

            break;
 80077c0:	e094      	b.n	80078ec <AL_ControlInd+0x5f0>

        case OP_2_PREOP:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 80077c2:	f7fd fb1f 	bl	8004e04 <APPL_StopOutputHandler>
 80077c6:	4603      	mov	r3, r0
 80077c8:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 80077ca:	f7ff fcbf 	bl	800714c <StopOutputHandler>

            bApplEsmPending = FALSE;
 80077ce:	4b60      	ldr	r3, [pc, #384]	; (8007950 <AL_ControlInd+0x654>)
 80077d0:	2200      	movs	r2, #0
 80077d2:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 80077d4:	89fb      	ldrh	r3, [r7, #14]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f040 8083 	bne.w	80078e2 <AL_ControlInd+0x5e6>
                break;

            stateTrans = SAFEOP_2_PREOP;
 80077dc:	2342      	movs	r3, #66	; 0x42
 80077de:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_PREOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 80077e0:	f7fd fb00 	bl	8004de4 <APPL_StopInputHandler>
           
            StopInputHandler();
 80077e4:	f7ff fcc4 	bl	8007170 <StopInputHandler>

            bApplEsmPending = FALSE;
 80077e8:	4b59      	ldr	r3, [pc, #356]	; (8007950 <AL_ControlInd+0x654>)
 80077ea:	2200      	movs	r2, #0
 80077ec:	701a      	strb	r2, [r3, #0]

            break;
 80077ee:	e07d      	b.n	80078ec <AL_ControlInd+0x5f0>

        case OP_2_INIT:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 80077f0:	f7fd fb08 	bl	8004e04 <APPL_StopOutputHandler>
 80077f4:	4603      	mov	r3, r0
 80077f6:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 80077f8:	f7ff fca8 	bl	800714c <StopOutputHandler>

            bApplEsmPending = FALSE;
 80077fc:	4b54      	ldr	r3, [pc, #336]	; (8007950 <AL_ControlInd+0x654>)
 80077fe:	2200      	movs	r2, #0
 8007800:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 8007802:	89fb      	ldrh	r3, [r7, #14]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d16e      	bne.n	80078e6 <AL_ControlInd+0x5ea>
                break;
            
            stateTrans = SAFEOP_2_INIT;
 8007808:	2341      	movs	r3, #65	; 0x41
 800780a:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_INIT:
            /* stop the input handler (function is defined above) */
            result = APPL_StopInputHandler();
 800780c:	f7fd faea 	bl	8004de4 <APPL_StopInputHandler>
 8007810:	4603      	mov	r3, r0
 8007812:	81fb      	strh	r3, [r7, #14]
            
            StopInputHandler();
 8007814:	f7ff fcac 	bl	8007170 <StopInputHandler>

            bApplEsmPending = FALSE;
 8007818:	4b4d      	ldr	r3, [pc, #308]	; (8007950 <AL_ControlInd+0x654>)
 800781a:	2200      	movs	r2, #0
 800781c:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 800781e:	89fb      	ldrh	r3, [r7, #14]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d162      	bne.n	80078ea <AL_ControlInd+0x5ee>
                break;
            stateTrans = PREOP_2_INIT;
 8007824:	2321      	movs	r3, #33	; 0x21
 8007826:	733b      	strb	r3, [r7, #12]

        case PREOP_2_INIT:
            MBX_StopMailboxHandler();
 8007828:	f000 fe18 	bl	800845c <MBX_StopMailboxHandler>
            result = APPL_StopMailboxHandler();
 800782c:	f7fd fac7 	bl	8004dbe <APPL_StopMailboxHandler>
 8007830:	4603      	mov	r3, r0
 8007832:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 8007834:	f7ff fd20 	bl	8007278 <BackToInitTransition>
            break;
 8007838:	e058      	b.n	80078ec <AL_ControlInd+0x5f0>

        case INIT_2_INIT:
            BackToInitTransition();
 800783a:	f7ff fd1d 	bl	8007278 <BackToInitTransition>
        case PREOP_2_PREOP:
        case SAFEOP_2_SAFEOP:
        case OP_2_OP:
            if(bErrAck)
 800783e:	7b7b      	ldrb	r3, [r7, #13]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d004      	beq.n	800784e <AL_ControlInd+0x552>
                APPL_AckErrorInd(stateTrans);
 8007844:	7b3b      	ldrb	r3, [r7, #12]
 8007846:	b29b      	uxth	r3, r3
 8007848:	4618      	mov	r0, r3
 800784a:	f7fd faa5 	bl	8004d98 <APPL_AckErrorInd>

            if(!bLocalErrorFlag)
 800784e:	4b45      	ldr	r3, [pc, #276]	; (8007964 <AL_ControlInd+0x668>)
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d114      	bne.n	8007880 <AL_ControlInd+0x584>
            {
                /*no local error flag is currently active, enable SM*/
                if ( nAlStatus & (STATE_SAFEOP | STATE_OP))
 8007856:	4b44      	ldr	r3, [pc, #272]	; (8007968 <AL_ControlInd+0x66c>)
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	f003 030c 	and.w	r3, r3, #12
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00e      	beq.n	8007880 <AL_ControlInd+0x584>
                {
                    if(nPdOutputSize > 0)
 8007862:	4b42      	ldr	r3, [pc, #264]	; (800796c <AL_ControlInd+0x670>)
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <AL_ControlInd+0x576>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_OUT);
 800786a:	2002      	movs	r0, #2
 800786c:	f7fe fe64 	bl	8006538 <EnableSyncManChannel>
 8007870:	e006      	b.n	8007880 <AL_ControlInd+0x584>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                    else 
                    if(nPdInputSize > 0)
 8007872:	4b3f      	ldr	r3, [pc, #252]	; (8007970 <AL_ControlInd+0x674>)
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d002      	beq.n	8007880 <AL_ControlInd+0x584>
                    {
/*ECATCHANGE_START(V5.11) HW1*/
                        EnableSyncManChannel(PROCESS_DATA_IN);
 800787a:	2003      	movs	r0, #3
 800787c:	f7fe fe5c 	bl	8006538 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
                    }
                }
            }
            result = NOERROR_NOSTATECHANGE;
 8007880:	23fe      	movs	r3, #254	; 0xfe
 8007882:	81fb      	strh	r3, [r7, #14]
            break;
 8007884:	e032      	b.n	80078ec <AL_ControlInd+0x5f0>
        case SAFEOP_2_BOOT:
        case OP_2_BOOT:
        case BOOT_2_PREOP:
        case BOOT_2_SAFEOP:
        case BOOT_2_OP:
            result = ALSTATUSCODE_INVALIDALCONTROL;
 8007886:	2311      	movs	r3, #17
 8007888:	81fb      	strh	r3, [r7, #14]
            break;
 800788a:	e02f      	b.n	80078ec <AL_ControlInd+0x5f0>

        default:
            result = ALSTATUSCODE_UNKNOWNALCONTROL;
 800788c:	2312      	movs	r3, #18
 800788e:	81fb      	strh	r3, [r7, #14]
            break;
 8007890:	e02c      	b.n	80078ec <AL_ControlInd+0x5f0>
    }
    else
    {
        /* the checking of the sync manager settings was not successful
            switch back the state to PREOP or INIT */
        switch (nAlStatus)
 8007892:	4b35      	ldr	r3, [pc, #212]	; (8007968 <AL_ControlInd+0x66c>)
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	2b08      	cmp	r3, #8
 8007898:	d006      	beq.n	80078a8 <AL_ControlInd+0x5ac>
 800789a:	2b08      	cmp	r3, #8
 800789c:	dc26      	bgt.n	80078ec <AL_ControlInd+0x5f0>
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d00a      	beq.n	80078b8 <AL_ControlInd+0x5bc>
 80078a2:	2b04      	cmp	r3, #4
 80078a4:	d004      	beq.n	80078b0 <AL_ControlInd+0x5b4>
 80078a6:	e021      	b.n	80078ec <AL_ControlInd+0x5f0>
        {
        case STATE_OP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80078a8:	f7fd faac 	bl	8004e04 <APPL_StopOutputHandler>
            StopOutputHandler();
 80078ac:	f7ff fc4e 	bl	800714c <StopOutputHandler>
        case STATE_SAFEOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 80078b0:	f7fd fa98 	bl	8004de4 <APPL_StopInputHandler>

            StopInputHandler();
 80078b4:	f7ff fc5c 	bl	8007170 <StopInputHandler>

        case STATE_PREOP:

            if ( result == ALSTATUSCODE_INVALIDMBXCFGINPREOP )
 80078b8:	89fb      	ldrh	r3, [r7, #14]
 80078ba:	2b16      	cmp	r3, #22
 80078bc:	d107      	bne.n	80078ce <AL_ControlInd+0x5d2>
            {
                /* the mailbox sync manager settings were wrong, switch back to INIT */
                MBX_StopMailboxHandler();
 80078be:	f000 fdcd 	bl	800845c <MBX_StopMailboxHandler>
                APPL_StopMailboxHandler();
 80078c2:	f7fd fa7c 	bl	8004dbe <APPL_StopMailboxHandler>

                nAlStatus = STATE_INIT;
 80078c6:	4b28      	ldr	r3, [pc, #160]	; (8007968 <AL_ControlInd+0x66c>)
 80078c8:	2201      	movs	r2, #1
 80078ca:	701a      	strb	r2, [r3, #0]
 80078cc:	e00e      	b.n	80078ec <AL_ControlInd+0x5f0>
            }
            else
                nAlStatus = STATE_PREOP;
 80078ce:	4b26      	ldr	r3, [pc, #152]	; (8007968 <AL_ControlInd+0x66c>)
 80078d0:	2202      	movs	r2, #2
 80078d2:	701a      	strb	r2, [r3, #0]
 80078d4:	e00a      	b.n	80078ec <AL_ControlInd+0x5f0>
            break;
 80078d6:	bf00      	nop
 80078d8:	e008      	b.n	80078ec <AL_ControlInd+0x5f0>
            break;
 80078da:	bf00      	nop
 80078dc:	e006      	b.n	80078ec <AL_ControlInd+0x5f0>
            break;
 80078de:	bf00      	nop
 80078e0:	e004      	b.n	80078ec <AL_ControlInd+0x5f0>
                break;
 80078e2:	bf00      	nop
 80078e4:	e002      	b.n	80078ec <AL_ControlInd+0x5f0>
                break;
 80078e6:	bf00      	nop
 80078e8:	e000      	b.n	80078ec <AL_ControlInd+0x5f0>
                break;
 80078ea:	bf00      	nop
        }
    }

    if ( result == NOERROR_INWORK )
 80078ec:	89fb      	ldrh	r3, [r7, #14]
 80078ee:	2bff      	cmp	r3, #255	; 0xff
 80078f0:	d146      	bne.n	8007980 <AL_ControlInd+0x684>
    {
        /* state transition is still in work
            ECAT_StateChange must be called from the application */
        bEcatWaitForAlControlRes = TRUE;
 80078f2:	4b20      	ldr	r3, [pc, #128]	; (8007974 <AL_ControlInd+0x678>)
 80078f4:	2201      	movs	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
        /* state transition has to be stored */
        nEcatStateTrans = stateTrans;
 80078f8:	7b3b      	ldrb	r3, [r7, #12]
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	4b1e      	ldr	r3, [pc, #120]	; (8007978 <AL_ControlInd+0x67c>)
 80078fe:	801a      	strh	r2, [r3, #0]

        /*Init ESM timeout counter (will be decremented with the local 1ms timer)*/
        switch(nEcatStateTrans)
 8007900:	4b1d      	ldr	r3, [pc, #116]	; (8007978 <AL_ControlInd+0x67c>)
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	2b48      	cmp	r3, #72	; 0x48
 8007906:	d00e      	beq.n	8007926 <AL_ControlInd+0x62a>
 8007908:	2b48      	cmp	r3, #72	; 0x48
 800790a:	dc11      	bgt.n	8007930 <AL_ControlInd+0x634>
 800790c:	2b13      	cmp	r3, #19
 800790e:	dc02      	bgt.n	8007916 <AL_ControlInd+0x61a>
 8007910:	2b12      	cmp	r3, #18
 8007912:	da03      	bge.n	800791c <AL_ControlInd+0x620>
 8007914:	e00c      	b.n	8007930 <AL_ControlInd+0x634>
 8007916:	2b24      	cmp	r3, #36	; 0x24
 8007918:	d005      	beq.n	8007926 <AL_ControlInd+0x62a>
 800791a:	e009      	b.n	8007930 <AL_ControlInd+0x634>
        {
            case INIT_2_PREOP:
            case INIT_2_BOOT:
                EsmTimeoutCounter = PREOPTIMEOUT;
 800791c:	4b17      	ldr	r3, [pc, #92]	; (800797c <AL_ControlInd+0x680>)
 800791e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007922:	801a      	strh	r2, [r3, #0]
            break;
 8007924:	e008      	b.n	8007938 <AL_ControlInd+0x63c>
            case PREOP_2_SAFEOP:
            case SAFEOP_2_OP:
                EsmTimeoutCounter = SAFEOP2OPTIMEOUT;
 8007926:	4b15      	ldr	r3, [pc, #84]	; (800797c <AL_ControlInd+0x680>)
 8007928:	f242 3228 	movw	r2, #9000	; 0x2328
 800792c:	801a      	strh	r2, [r3, #0]
                break;
 800792e:	e003      	b.n	8007938 <AL_ControlInd+0x63c>
           default:
                EsmTimeoutCounter = 200; //Set default timeout value to 200ms
 8007930:	4b12      	ldr	r3, [pc, #72]	; (800797c <AL_ControlInd+0x680>)
 8007932:	22c8      	movs	r2, #200	; 0xc8
 8007934:	801a      	strh	r2, [r3, #0]
                break;
 8007936:	bf00      	nop
        }
        EsmTimeoutCounter -= 50; //subtract 50ms from the timeout to react before the master runs into a timeout.
 8007938:	4b10      	ldr	r3, [pc, #64]	; (800797c <AL_ControlInd+0x680>)
 800793a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800793e:	b29b      	uxth	r3, r3
 8007940:	3b32      	subs	r3, #50	; 0x32
 8007942:	b29b      	uxth	r3, r3
 8007944:	b21a      	sxth	r2, r3
 8007946:	4b0d      	ldr	r3, [pc, #52]	; (800797c <AL_ControlInd+0x680>)
 8007948:	801a      	strh	r2, [r3, #0]
 800794a:	e07a      	b.n	8007a42 <AL_ControlInd+0x746>
 800794c:	200005e0 	.word	0x200005e0
 8007950:	20000c18 	.word	0x20000c18
 8007954:	20000eca 	.word	0x20000eca
 8007958:	20000c30 	.word	0x20000c30
 800795c:	20000c50 	.word	0x20000c50
 8007960:	20000c4b 	.word	0x20000c4b
 8007964:	20000c22 	.word	0x20000c22
 8007968:	20000c19 	.word	0x20000c19
 800796c:	20000c1a 	.word	0x20000c1a
 8007970:	20000c40 	.word	0x20000c40
 8007974:	20000c3e 	.word	0x20000c3e
 8007978:	20000c16 	.word	0x20000c16
 800797c:	20000c48 	.word	0x20000c48

    }
    else if ( alControl != (nAlStatus & STATE_MASK) )
 8007980:	79fa      	ldrb	r2, [r7, #7]
 8007982:	4b31      	ldr	r3, [pc, #196]	; (8007a48 <AL_ControlInd+0x74c>)
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	f003 030f 	and.w	r3, r3, #15
 800798a:	429a      	cmp	r2, r3
 800798c:	d04e      	beq.n	8007a2c <AL_ControlInd+0x730>
    {
        /* The slave state has changed */

        if ( (result != 0 || alStatusCode != 0) && ((alControl | nAlStatus) & STATE_OP) )
 800798e:	89fb      	ldrh	r3, [r7, #14]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d102      	bne.n	800799a <AL_ControlInd+0x69e>
 8007994:	88bb      	ldrh	r3, [r7, #4]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d01f      	beq.n	80079da <AL_ControlInd+0x6de>
 800799a:	4b2b      	ldr	r3, [pc, #172]	; (8007a48 <AL_ControlInd+0x74c>)
 800799c:	781a      	ldrb	r2, [r3, #0]
 800799e:	79fb      	ldrb	r3, [r7, #7]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	f003 0308 	and.w	r3, r3, #8
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d016      	beq.n	80079da <AL_ControlInd+0x6de>
        {
            /* the local application requested to leave the state OP so we have to disable the SM2
               and make the state change from OP to SAFEOP by calling StopOutputHandler */

            //only execute StopOutputHandler() if Output update is still running
            if(bEcatOutputUpdateRunning)
 80079ac:	4b27      	ldr	r3, [pc, #156]	; (8007a4c <AL_ControlInd+0x750>)
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d003      	beq.n	80079bc <AL_ControlInd+0x6c0>
            {
                APPL_StopOutputHandler();
 80079b4:	f7fd fa26 	bl	8004e04 <APPL_StopOutputHandler>

                StopOutputHandler();
 80079b8:	f7ff fbc8 	bl	800714c <StopOutputHandler>
            }

            if(nPdOutputSize > 0)
 80079bc:	4b24      	ldr	r3, [pc, #144]	; (8007a50 <AL_ControlInd+0x754>)
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d003      	beq.n	80079cc <AL_ControlInd+0x6d0>
            {
                /* disable the Sync Manager Channel 2 (outputs) */
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_OUT);
 80079c4:	2002      	movs	r0, #2
 80079c6:	f7fe fd8f 	bl	80064e8 <DisableSyncManChannel>
 80079ca:	e006      	b.n	80079da <AL_ControlInd+0x6de>
/*ECATCHANGE_END(V5.11) HW1*/
            }
            else
                if(nPdInputSize > 0)
 80079cc:	4b21      	ldr	r3, [pc, #132]	; (8007a54 <AL_ControlInd+0x758>)
 80079ce:	881b      	ldrh	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d002      	beq.n	80079da <AL_ControlInd+0x6de>
            {
                /*disable Sync Manager 3 (inputs) if no outputs available*/
/*ECATCHANGE_START(V5.11) HW1*/
                DisableSyncManChannel(PROCESS_DATA_IN);
 80079d4:	2003      	movs	r0, #3
 80079d6:	f7fe fd87 	bl	80064e8 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
            }

        }
        if ( result != 0 )
 80079da:	89fb      	ldrh	r3, [r7, #14]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00e      	beq.n	80079fe <AL_ControlInd+0x702>
        {
            if ( nAlStatus == STATE_OP )
 80079e0:	4b19      	ldr	r3, [pc, #100]	; (8007a48 <AL_ControlInd+0x74c>)
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d102      	bne.n	80079ee <AL_ControlInd+0x6f2>
                nAlStatus = STATE_SAFEOP;
 80079e8:	4b17      	ldr	r3, [pc, #92]	; (8007a48 <AL_ControlInd+0x74c>)
 80079ea:	2204      	movs	r2, #4
 80079ec:	701a      	strb	r2, [r3, #0]
            /* save the failed status to be able to decide, if the AL Status Code shall be
               reset in case of a coming successful state transition */
            nAlStatus |= STATE_CHANGE;
 80079ee:	4b16      	ldr	r3, [pc, #88]	; (8007a48 <AL_ControlInd+0x74c>)
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	f043 0310 	orr.w	r3, r3, #16
 80079f6:	b2da      	uxtb	r2, r3
 80079f8:	4b13      	ldr	r3, [pc, #76]	; (8007a48 <AL_ControlInd+0x74c>)
 80079fa:	701a      	strb	r2, [r3, #0]
 80079fc:	e00b      	b.n	8007a16 <AL_ControlInd+0x71a>
        }
        else
        {
            /* state transition was successful */
            if ( alStatusCode != 0 )
 80079fe:	88bb      	ldrh	r3, [r7, #4]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d005      	beq.n	8007a10 <AL_ControlInd+0x714>
            {
                /* state change request from the user */
                result = alStatusCode;
 8007a04:	88bb      	ldrh	r3, [r7, #4]
 8007a06:	81fb      	strh	r3, [r7, #14]
                alControl |= STATE_CHANGE;
 8007a08:	79fb      	ldrb	r3, [r7, #7]
 8007a0a:	f043 0310 	orr.w	r3, r3, #16
 8007a0e:	71fb      	strb	r3, [r7, #7]
            }
            /* acknowledge the new state */
            nAlStatus = alControl;
 8007a10:	4a0d      	ldr	r2, [pc, #52]	; (8007a48 <AL_ControlInd+0x74c>)
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	7013      	strb	r3, [r2, #0]
        }

        bEcatWaitForAlControlRes = FALSE;
 8007a16:	4b10      	ldr	r3, [pc, #64]	; (8007a58 <AL_ControlInd+0x75c>)
 8007a18:	2200      	movs	r2, #0
 8007a1a:	701a      	strb	r2, [r3, #0]

        /* write the AL Status register */
        SetALStatus(nAlStatus, result);
 8007a1c:	4b0a      	ldr	r3, [pc, #40]	; (8007a48 <AL_ControlInd+0x74c>)
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	89fa      	ldrh	r2, [r7, #14]
 8007a22:	4611      	mov	r1, r2
 8007a24:	4618      	mov	r0, r3
 8007a26:	f7ff fc33 	bl	8007290 <SetALStatus>
 8007a2a:	e00a      	b.n	8007a42 <AL_ControlInd+0x746>
    }
    else
    {
        /* Error acknowledgement without a state transition */

         bEcatWaitForAlControlRes = FALSE;
 8007a2c:	4b0a      	ldr	r3, [pc, #40]	; (8007a58 <AL_ControlInd+0x75c>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	701a      	strb	r2, [r3, #0]

        /* AL-Status has to be updated and AL-Status-Code has to be reset
           if the the error bit was acknowledged */
        SetALStatus(nAlStatus, 0);
 8007a32:	4b05      	ldr	r3, [pc, #20]	; (8007a48 <AL_ControlInd+0x74c>)
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	2100      	movs	r1, #0
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7ff fc29 	bl	8007290 <SetALStatus>
 8007a3e:	e000      	b.n	8007a42 <AL_ControlInd+0x746>
        return;
 8007a40:	bf00      	nop
    }

}
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	20000c19 	.word	0x20000c19
 8007a4c:	20000c4b 	.word	0x20000c4b
 8007a50:	20000c1a 	.word	0x20000c1a
 8007a54:	20000c40 	.word	0x20000c40
 8007a58:	20000c3e 	.word	0x20000c3e

08007a5c <AL_ControlRes>:
 \brief    This function is called cyclic if a state transition is pending (bEcatWaitForAlControlRes == TRUE)
 \brief    If the ESM timeout is expired the state transition will be rejected. Otherwise the application specific state transition function is called.
 \brief    If the pending state transition is triggered by the application the transition need to be completed by the application (ECAT_StateChange())
  *////////////////////////////////////////////////////////////////////////////////////////
void AL_ControlRes(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
    if(bEcatWaitForAlControlRes)
 8007a62:	4b9b      	ldr	r3, [pc, #620]	; (8007cd0 <AL_ControlRes+0x274>)
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 812d 	beq.w	8007cc6 <AL_ControlRes+0x26a>
    {
        UINT16 result = 0;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	807b      	strh	r3, [r7, #2]
        UINT8 Status = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	71fb      	strb	r3, [r7, #7]
        UINT16 StatusCode = 0;
 8007a74:	2300      	movs	r3, #0
 8007a76:	80bb      	strh	r3, [r7, #4]

        if(EsmTimeoutCounter == 0)
 8007a78:	4b96      	ldr	r3, [pc, #600]	; (8007cd4 <AL_ControlRes+0x278>)
 8007a7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d16d      	bne.n	8007b5e <AL_ControlRes+0x102>
        {
            Status =  (UINT8)(nEcatStateTrans >> 4);
 8007a82:	4b95      	ldr	r3, [pc, #596]	; (8007cd8 <AL_ControlRes+0x27c>)
 8007a84:	881b      	ldrh	r3, [r3, #0]
 8007a86:	091b      	lsrs	r3, r3, #4
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	71fb      	strb	r3, [r7, #7]

            /* ESM timeout expired*/
            switch(nEcatStateTrans)
 8007a8c:	4b92      	ldr	r3, [pc, #584]	; (8007cd8 <AL_ControlRes+0x27c>)
 8007a8e:	881b      	ldrh	r3, [r3, #0]
 8007a90:	2b48      	cmp	r3, #72	; 0x48
 8007a92:	d030      	beq.n	8007af6 <AL_ControlRes+0x9a>
 8007a94:	2b48      	cmp	r3, #72	; 0x48
 8007a96:	f300 8103 	bgt.w	8007ca0 <AL_ControlRes+0x244>
 8007a9a:	2b13      	cmp	r3, #19
 8007a9c:	dc02      	bgt.n	8007aa4 <AL_ControlRes+0x48>
 8007a9e:	2b12      	cmp	r3, #18
 8007aa0:	da03      	bge.n	8007aaa <AL_ControlRes+0x4e>
 8007aa2:	e0fd      	b.n	8007ca0 <AL_ControlRes+0x244>
 8007aa4:	2b24      	cmp	r3, #36	; 0x24
 8007aa6:	d013      	beq.n	8007ad0 <AL_ControlRes+0x74>
 8007aa8:	e0fa      	b.n	8007ca0 <AL_ControlRes+0x244>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:

                    if(!bApplEsmPending)
 8007aaa:	4b8c      	ldr	r3, [pc, #560]	; (8007cdc <AL_ControlRes+0x280>)
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d101      	bne.n	8007ab6 <AL_ControlRes+0x5a>
                        APPL_StopMailboxHandler();
 8007ab2:	f7fd f984 	bl	8004dbe <APPL_StopMailboxHandler>

                    MBX_StopMailboxHandler();
 8007ab6:	f000 fcd1 	bl	800845c <MBX_StopMailboxHandler>
                    if(bLocalErrorFlag)
 8007aba:	4b89      	ldr	r3, [pc, #548]	; (8007ce0 <AL_ControlRes+0x284>)
 8007abc:	781b      	ldrb	r3, [r3, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d003      	beq.n	8007aca <AL_ControlRes+0x6e>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8007ac2:	4b88      	ldr	r3, [pc, #544]	; (8007ce4 <AL_ControlRes+0x288>)
 8007ac4:	881b      	ldrh	r3, [r3, #0]
 8007ac6:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8007ac8:	e0ea      	b.n	8007ca0 <AL_ControlRes+0x244>
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	80bb      	strh	r3, [r7, #4]
                break;
 8007ace:	e0e7      	b.n	8007ca0 <AL_ControlRes+0x244>
                case PREOP_2_SAFEOP:
                    if(!bApplEsmPending)
 8007ad0:	4b82      	ldr	r3, [pc, #520]	; (8007cdc <AL_ControlRes+0x280>)
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d101      	bne.n	8007adc <AL_ControlRes+0x80>
                        APPL_StopInputHandler();
 8007ad8:	f7fd f984 	bl	8004de4 <APPL_StopInputHandler>

                    StopInputHandler();
 8007adc:	f7ff fb48 	bl	8007170 <StopInputHandler>
                    
                    if(bLocalErrorFlag)
 8007ae0:	4b7f      	ldr	r3, [pc, #508]	; (8007ce0 <AL_ControlRes+0x284>)
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d003      	beq.n	8007af0 <AL_ControlRes+0x94>
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8007ae8:	4b7e      	ldr	r3, [pc, #504]	; (8007ce4 <AL_ControlRes+0x288>)
 8007aea:	881b      	ldrh	r3, [r3, #0]
 8007aec:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8007aee:	e0d7      	b.n	8007ca0 <AL_ControlRes+0x244>
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	80bb      	strh	r3, [r7, #4]
                break;
 8007af4:	e0d4      	b.n	8007ca0 <AL_ControlRes+0x244>
                case SAFEOP_2_OP:
                    if(bDcSyncActive)
 8007af6:	4b7c      	ldr	r3, [pc, #496]	; (8007ce8 <AL_ControlRes+0x28c>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d014      	beq.n	8007b28 <AL_ControlRes+0xcc>
                    {
                        /*SafeOP to OP timeout expired check which AL status code need to be written*/
                        if(!bDcRunning) //
 8007afe:	4b7b      	ldr	r3, [pc, #492]	; (8007cec <AL_ControlRes+0x290>)
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d102      	bne.n	8007b0c <AL_ControlRes+0xb0>
                        {
                            /*no Sync0 signal received*/
                            StatusCode = ALSTATUSCODE_NOSYNCERROR;
 8007b06:	232d      	movs	r3, #45	; 0x2d
 8007b08:	80bb      	strh	r3, [r7, #4]
 8007b0a:	e01b      	b.n	8007b44 <AL_ControlRes+0xe8>
                        }
/*ECATCHANGE_START(V5.11) ECAT4*/
                        else if(!bEcatFirstOutputsReceived && (nPdOutputSize > 0))
 8007b0c:	4b78      	ldr	r3, [pc, #480]	; (8007cf0 <AL_ControlRes+0x294>)
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d106      	bne.n	8007b22 <AL_ControlRes+0xc6>
 8007b14:	4b77      	ldr	r3, [pc, #476]	; (8007cf4 <AL_ControlRes+0x298>)
 8007b16:	881b      	ldrh	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d002      	beq.n	8007b22 <AL_ControlRes+0xc6>
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*no process data received*/
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8007b1c:	231b      	movs	r3, #27
 8007b1e:	80bb      	strh	r3, [r7, #4]
 8007b20:	e010      	b.n	8007b44 <AL_ControlRes+0xe8>
                        }
                        else
                        {
                            /*SM/Sync Sequence is not valid*/
                            StatusCode = ALSTATUSCODE_SYNCERROR;
 8007b22:	231a      	movs	r3, #26
 8007b24:	80bb      	strh	r3, [r7, #4]
 8007b26:	e00d      	b.n	8007b44 <AL_ControlRes+0xe8>
                        }
                    }
                    else
                    {
/*ECATCHANGE_START(V5.11) ECAT4*/
                        if (nPdOutputSize > 0)
 8007b28:	4b72      	ldr	r3, [pc, #456]	; (8007cf4 <AL_ControlRes+0x298>)
 8007b2a:	881b      	ldrh	r3, [r3, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <AL_ControlRes+0xda>
                        {
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8007b30:	231b      	movs	r3, #27
 8007b32:	80bb      	strh	r3, [r7, #4]
 8007b34:	e006      	b.n	8007b44 <AL_ControlRes+0xe8>
                        }
                        else
/*ECATCHANGE_END(V5.11) ECAT4*/
                        {
                            /*Set valid state transition even if timeout expired*/
                            Status = STATE_OP;
 8007b36:	2308      	movs	r3, #8
 8007b38:	71fb      	strb	r3, [r7, #7]
                            StatusCode = 0;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	80bb      	strh	r3, [r7, #4]
                            /* Slave is OPERATIONAL */
                            bEcatOutputUpdateRunning = TRUE;
 8007b3e:	4b6e      	ldr	r3, [pc, #440]	; (8007cf8 <AL_ControlRes+0x29c>)
 8007b40:	2201      	movs	r2, #1
 8007b42:	701a      	strb	r2, [r3, #0]
                        }
                    }

                    /*Stop handler on failed transition*/
                    if(StatusCode != 0)
 8007b44:	88bb      	ldrh	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f000 80a3 	beq.w	8007c92 <AL_ControlRes+0x236>
                    {
                        if(!bApplEsmPending)
 8007b4c:	4b63      	ldr	r3, [pc, #396]	; (8007cdc <AL_ControlRes+0x280>)
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <AL_ControlRes+0xfc>
                            APPL_StopOutputHandler();
 8007b54:	f7fd f956 	bl	8004e04 <APPL_StopOutputHandler>

                        StopOutputHandler();
 8007b58:	f7ff faf8 	bl	800714c <StopOutputHandler>
                    }
                break;
 8007b5c:	e099      	b.n	8007c92 <AL_ControlRes+0x236>
            }
        } //ESM timeout
        else
        {
            /*Call application specific transition function and complete transition it the function returns 0*/
            switch(nEcatStateTrans)
 8007b5e:	4b5e      	ldr	r3, [pc, #376]	; (8007cd8 <AL_ControlRes+0x27c>)
 8007b60:	881b      	ldrh	r3, [r3, #0]
 8007b62:	2b48      	cmp	r3, #72	; 0x48
 8007b64:	d048      	beq.n	8007bf8 <AL_ControlRes+0x19c>
 8007b66:	2b48      	cmp	r3, #72	; 0x48
 8007b68:	f300 809a 	bgt.w	8007ca0 <AL_ControlRes+0x244>
 8007b6c:	2b13      	cmp	r3, #19
 8007b6e:	dc02      	bgt.n	8007b76 <AL_ControlRes+0x11a>
 8007b70:	2b12      	cmp	r3, #18
 8007b72:	da03      	bge.n	8007b7c <AL_ControlRes+0x120>
 8007b74:	e094      	b.n	8007ca0 <AL_ControlRes+0x244>
 8007b76:	2b24      	cmp	r3, #36	; 0x24
 8007b78:	d021      	beq.n	8007bbe <AL_ControlRes+0x162>
 8007b7a:	e091      	b.n	8007ca0 <AL_ControlRes+0x244>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:
                    if(bApplEsmPending)
 8007b7c:	4b57      	ldr	r3, [pc, #348]	; (8007cdc <AL_ControlRes+0x280>)
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	f000 8088 	beq.w	8007c96 <AL_ControlRes+0x23a>
                    {
                        bApplEsmPending = FALSE;
 8007b86:	4b55      	ldr	r3, [pc, #340]	; (8007cdc <AL_ControlRes+0x280>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	701a      	strb	r2, [r3, #0]
                        /*APPL_StartMailboxHandler() need to be called*/
                        result = APPL_StartMailboxHandler();
 8007b8c:	f7fd f90f 	bl	8004dae <APPL_StartMailboxHandler>
 8007b90:	4603      	mov	r3, r0
 8007b92:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8007b94:	887b      	ldrh	r3, [r7, #2]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d109      	bne.n	8007bae <AL_ControlRes+0x152>
                        {
                            /*The application specific transition was successful => set active mailbox handler indication*/
                            bMbxRunning = TRUE;
 8007b9a:	4b58      	ldr	r3, [pc, #352]	; (8007cfc <AL_ControlRes+0x2a0>)
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	701a      	strb	r2, [r3, #0]
                            Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 8007ba0:	4b4d      	ldr	r3, [pc, #308]	; (8007cd8 <AL_ControlRes+0x27c>)
 8007ba2:	881b      	ldrh	r3, [r3, #0]
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	f003 030f 	and.w	r3, r3, #15
 8007baa:	71fb      	strb	r3, [r7, #7]
                                APPL_StopMailboxHandler();
                                MBX_StopMailboxHandler();
                            }
                        }
                    }
                break;
 8007bac:	e073      	b.n	8007c96 <AL_ControlRes+0x23a>
                            if(result != NOERROR_INWORK)
 8007bae:	887b      	ldrh	r3, [r7, #2]
 8007bb0:	2bff      	cmp	r3, #255	; 0xff
 8007bb2:	d070      	beq.n	8007c96 <AL_ControlRes+0x23a>
                                APPL_StopMailboxHandler();
 8007bb4:	f7fd f903 	bl	8004dbe <APPL_StopMailboxHandler>
                                MBX_StopMailboxHandler();
 8007bb8:	f000 fc50 	bl	800845c <MBX_StopMailboxHandler>
                break;
 8007bbc:	e06b      	b.n	8007c96 <AL_ControlRes+0x23a>
                case PREOP_2_SAFEOP:
                    if(bApplEsmPending)
 8007bbe:	4b47      	ldr	r3, [pc, #284]	; (8007cdc <AL_ControlRes+0x280>)
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d069      	beq.n	8007c9a <AL_ControlRes+0x23e>
                    {
                        bApplEsmPending = FALSE;
 8007bc6:	4b45      	ldr	r3, [pc, #276]	; (8007cdc <AL_ControlRes+0x280>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	701a      	strb	r2, [r3, #0]
                        result = APPL_StartInputHandler(&u16ALEventMask);
 8007bcc:	484c      	ldr	r0, [pc, #304]	; (8007d00 <AL_ControlRes+0x2a4>)
 8007bce:	f7fd f8fe 	bl	8004dce <APPL_StartInputHandler>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8007bd6:	887b      	ldrh	r3, [r7, #2]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d105      	bne.n	8007be8 <AL_ControlRes+0x18c>
                        {
                            bEcatInputUpdateRunning = TRUE;
 8007bdc:	4b49      	ldr	r3, [pc, #292]	; (8007d04 <AL_ControlRes+0x2a8>)
 8007bde:	2201      	movs	r2, #1
 8007be0:	701a      	strb	r2, [r3, #0]
                            Status = STATE_SAFEOP;
 8007be2:	2304      	movs	r3, #4
 8007be4:	71fb      	strb	r3, [r7, #7]
                                APPL_StopInputHandler();
                                StopInputHandler();
                            }
                        }
                    }
                break;
 8007be6:	e058      	b.n	8007c9a <AL_ControlRes+0x23e>
                            if(result != NOERROR_INWORK)
 8007be8:	887b      	ldrh	r3, [r7, #2]
 8007bea:	2bff      	cmp	r3, #255	; 0xff
 8007bec:	d055      	beq.n	8007c9a <AL_ControlRes+0x23e>
                                APPL_StopInputHandler();
 8007bee:	f7fd f8f9 	bl	8004de4 <APPL_StopInputHandler>
                                StopInputHandler();
 8007bf2:	f7ff fabd 	bl	8007170 <StopInputHandler>
                break;
 8007bf6:	e050      	b.n	8007c9a <AL_ControlRes+0x23e>
                case SAFEOP_2_OP:
                   if(bApplEsmPending)
 8007bf8:	4b38      	ldr	r3, [pc, #224]	; (8007cdc <AL_ControlRes+0x280>)
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d04e      	beq.n	8007c9e <AL_ControlRes+0x242>
                    {
                        if(bDcSyncActive)
 8007c00:	4b39      	ldr	r3, [pc, #228]	; (8007ce8 <AL_ControlRes+0x28c>)
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d027      	beq.n	8007c58 <AL_ControlRes+0x1fc>
                        {
                            if(i16WaitForPllRunningTimeout > 0 && i16WaitForPllRunningTimeout <= i16WaitForPllRunningCnt)
 8007c08:	4b3f      	ldr	r3, [pc, #252]	; (8007d08 <AL_ControlRes+0x2ac>)
 8007c0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	dd45      	ble.n	8007c9e <AL_ControlRes+0x242>
 8007c12:	4b3d      	ldr	r3, [pc, #244]	; (8007d08 <AL_ControlRes+0x2ac>)
 8007c14:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007c18:	4b3c      	ldr	r3, [pc, #240]	; (8007d0c <AL_ControlRes+0x2b0>)
 8007c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	dc3d      	bgt.n	8007c9e <AL_ControlRes+0x242>
                            {
                                /*Pll sequence valid for 200ms (set in APPL_StartOutputHandler() )
                                acknowledge state transition to OP */

                                i16WaitForPllRunningTimeout = 0;
 8007c22:	4b39      	ldr	r3, [pc, #228]	; (8007d08 <AL_ControlRes+0x2ac>)
 8007c24:	2200      	movs	r2, #0
 8007c26:	801a      	strh	r2, [r3, #0]
                                i16WaitForPllRunningCnt = 0;
 8007c28:	4b38      	ldr	r3, [pc, #224]	; (8007d0c <AL_ControlRes+0x2b0>)
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	801a      	strh	r2, [r3, #0]

                                result = APPL_StartOutputHandler();
 8007c2e:	f7fd f8e1 	bl	8004df4 <APPL_StartOutputHandler>
 8007c32:	4603      	mov	r3, r0
 8007c34:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 8007c36:	887b      	ldrh	r3, [r7, #2]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d105      	bne.n	8007c48 <AL_ControlRes+0x1ec>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 8007c3c:	4b2e      	ldr	r3, [pc, #184]	; (8007cf8 <AL_ControlRes+0x29c>)
 8007c3e:	2201      	movs	r2, #1
 8007c40:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8007c42:	2308      	movs	r3, #8
 8007c44:	71fb      	strb	r3, [r7, #7]
                                    }
                                }
                            }
                        }       
                    }             
                break;
 8007c46:	e02a      	b.n	8007c9e <AL_ControlRes+0x242>
                                    if(result != NOERROR_INWORK)
 8007c48:	887b      	ldrh	r3, [r7, #2]
 8007c4a:	2bff      	cmp	r3, #255	; 0xff
 8007c4c:	d027      	beq.n	8007c9e <AL_ControlRes+0x242>
                                        APPL_StopOutputHandler();
 8007c4e:	f7fd f8d9 	bl	8004e04 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8007c52:	f7ff fa7b 	bl	800714c <StopOutputHandler>
                break;
 8007c56:	e022      	b.n	8007c9e <AL_ControlRes+0x242>
                            if(nPdOutputSize == 0 || bEcatFirstOutputsReceived)
 8007c58:	4b26      	ldr	r3, [pc, #152]	; (8007cf4 <AL_ControlRes+0x298>)
 8007c5a:	881b      	ldrh	r3, [r3, #0]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d003      	beq.n	8007c68 <AL_ControlRes+0x20c>
 8007c60:	4b23      	ldr	r3, [pc, #140]	; (8007cf0 <AL_ControlRes+0x294>)
 8007c62:	781b      	ldrb	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01a      	beq.n	8007c9e <AL_ControlRes+0x242>
                                result = APPL_StartOutputHandler();
 8007c68:	f7fd f8c4 	bl	8004df4 <APPL_StartOutputHandler>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	807b      	strh	r3, [r7, #2]
                                if(result == 0)
 8007c70:	887b      	ldrh	r3, [r7, #2]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d105      	bne.n	8007c82 <AL_ControlRes+0x226>
                                    bEcatOutputUpdateRunning = TRUE;
 8007c76:	4b20      	ldr	r3, [pc, #128]	; (8007cf8 <AL_ControlRes+0x29c>)
 8007c78:	2201      	movs	r2, #1
 8007c7a:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8007c7c:	2308      	movs	r3, #8
 8007c7e:	71fb      	strb	r3, [r7, #7]
                break;
 8007c80:	e00d      	b.n	8007c9e <AL_ControlRes+0x242>
                                    if(result != NOERROR_INWORK)
 8007c82:	887b      	ldrh	r3, [r7, #2]
 8007c84:	2bff      	cmp	r3, #255	; 0xff
 8007c86:	d00a      	beq.n	8007c9e <AL_ControlRes+0x242>
                                        APPL_StopOutputHandler();
 8007c88:	f7fd f8bc 	bl	8004e04 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8007c8c:	f7ff fa5e 	bl	800714c <StopOutputHandler>
                break;
 8007c90:	e005      	b.n	8007c9e <AL_ControlRes+0x242>
                break;
 8007c92:	bf00      	nop
 8007c94:	e004      	b.n	8007ca0 <AL_ControlRes+0x244>
                break;
 8007c96:	bf00      	nop
 8007c98:	e002      	b.n	8007ca0 <AL_ControlRes+0x244>
                break;
 8007c9a:	bf00      	nop
 8007c9c:	e000      	b.n	8007ca0 <AL_ControlRes+0x244>
                break;
 8007c9e:	bf00      	nop
            }//Switch - transition
        }

        if(Status != 0)
 8007ca0:	79fb      	ldrb	r3, [r7, #7]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00f      	beq.n	8007cc6 <AL_ControlRes+0x26a>
        {
            /*Pending state transition finished => write AL Status and AL Status Code*/
            bEcatWaitForAlControlRes = FALSE;
 8007ca6:	4b0a      	ldr	r3, [pc, #40]	; (8007cd0 <AL_ControlRes+0x274>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	701a      	strb	r2, [r3, #0]

            if (StatusCode != 0)
 8007cac:	88bb      	ldrh	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <AL_ControlRes+0x25e>
            {
                Status |= STATE_CHANGE;
 8007cb2:	79fb      	ldrb	r3, [r7, #7]
 8007cb4:	f043 0310 	orr.w	r3, r3, #16
 8007cb8:	71fb      	strb	r3, [r7, #7]
            }

            SetALStatus(Status,StatusCode);
 8007cba:	88ba      	ldrh	r2, [r7, #4]
 8007cbc:	79fb      	ldrb	r3, [r7, #7]
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f7ff fae5 	bl	8007290 <SetALStatus>
        }
    }// Pending state transition (bEcatWaitForAlControlRes == true)
}
 8007cc6:	bf00      	nop
 8007cc8:	3708      	adds	r7, #8
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	20000c3e 	.word	0x20000c3e
 8007cd4:	20000c48 	.word	0x20000c48
 8007cd8:	20000c16 	.word	0x20000c16
 8007cdc:	20000c18 	.word	0x20000c18
 8007ce0:	20000c22 	.word	0x20000c22
 8007ce4:	20000c1c 	.word	0x20000c1c
 8007ce8:	20000c4a 	.word	0x20000c4a
 8007cec:	20000c32 	.word	0x20000c32
 8007cf0:	20000c46 	.word	0x20000c46
 8007cf4:	20000c1a 	.word	0x20000c1a
 8007cf8:	20000c4b 	.word	0x20000c4b
 8007cfc:	20000eca 	.word	0x20000eca
 8007d00:	20000c30 	.word	0x20000c30
 8007d04:	20000c50 	.word	0x20000c50
 8007d08:	20000c2c 	.word	0x20000c2c
 8007d0c:	20000c26 	.word	0x20000c26

08007d10 <DC_CheckWatchdog>:
 \brief    This function checks the current Sync state and set the local flags
 The analyse of the local flags is handled in "CheckIfEcatError"

*////////////////////////////////////////////////////////////////////////////////////////
void DC_CheckWatchdog(void)
{
 8007d10:	b480      	push	{r7}
 8007d12:	af00      	add	r7, sp, #0
    if(bDcSyncActive)
 8007d14:	4b3a      	ldr	r3, [pc, #232]	; (8007e00 <DC_CheckWatchdog+0xf0>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d06b      	beq.n	8007df4 <DC_CheckWatchdog+0xe4>
    {
/*ECATCHANGE_START(V5.11) ESM4*/
        /*If Sync0 watchdog is enabled and expired*/
        if((Sync0WdValue > 0) && (Sync0WdCounter >= Sync0WdValue))
 8007d1c:	4b39      	ldr	r3, [pc, #228]	; (8007e04 <DC_CheckWatchdog+0xf4>)
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d009      	beq.n	8007d38 <DC_CheckWatchdog+0x28>
 8007d24:	4b38      	ldr	r3, [pc, #224]	; (8007e08 <DC_CheckWatchdog+0xf8>)
 8007d26:	881a      	ldrh	r2, [r3, #0]
 8007d28:	4b36      	ldr	r3, [pc, #216]	; (8007e04 <DC_CheckWatchdog+0xf4>)
 8007d2a:	881b      	ldrh	r3, [r3, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d303      	bcc.n	8007d38 <DC_CheckWatchdog+0x28>
        {
                /*Sync0 watchdog expired*/

					bDcRunning = FALSE;        
 8007d30:	4b36      	ldr	r3, [pc, #216]	; (8007e0c <DC_CheckWatchdog+0xfc>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	701a      	strb	r2, [r3, #0]
 8007d36:	e00e      	b.n	8007d56 <DC_CheckWatchdog+0x46>
        }
        else
        {
            if(Sync0WdCounter < Sync0WdValue)
 8007d38:	4b33      	ldr	r3, [pc, #204]	; (8007e08 <DC_CheckWatchdog+0xf8>)
 8007d3a:	881a      	ldrh	r2, [r3, #0]
 8007d3c:	4b31      	ldr	r3, [pc, #196]	; (8007e04 <DC_CheckWatchdog+0xf4>)
 8007d3e:	881b      	ldrh	r3, [r3, #0]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d205      	bcs.n	8007d50 <DC_CheckWatchdog+0x40>
            {
                Sync0WdCounter ++;
 8007d44:	4b30      	ldr	r3, [pc, #192]	; (8007e08 <DC_CheckWatchdog+0xf8>)
 8007d46:	881b      	ldrh	r3, [r3, #0]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	4b2e      	ldr	r3, [pc, #184]	; (8007e08 <DC_CheckWatchdog+0xf8>)
 8007d4e:	801a      	strh	r2, [r3, #0]
            }

            bDcRunning = TRUE;
 8007d50:	4b2e      	ldr	r3, [pc, #184]	; (8007e0c <DC_CheckWatchdog+0xfc>)
 8007d52:	2201      	movs	r2, #1
 8007d54:	701a      	strb	r2, [r3, #0]
        }

        if(bDcRunning)
 8007d56:	4b2d      	ldr	r3, [pc, #180]	; (8007e0c <DC_CheckWatchdog+0xfc>)
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d013      	beq.n	8007d86 <DC_CheckWatchdog+0x76>
        {
            /*Check the Sync1 cycle if Sync1 Wd is enabled*/
            if(Sync1WdValue > 0)
 8007d5e:	4b2c      	ldr	r3, [pc, #176]	; (8007e10 <DC_CheckWatchdog+0x100>)
 8007d60:	881b      	ldrh	r3, [r3, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00f      	beq.n	8007d86 <DC_CheckWatchdog+0x76>
            {
                if(Sync1WdCounter < Sync1WdValue)
 8007d66:	4b2b      	ldr	r3, [pc, #172]	; (8007e14 <DC_CheckWatchdog+0x104>)
 8007d68:	881a      	ldrh	r2, [r3, #0]
 8007d6a:	4b29      	ldr	r3, [pc, #164]	; (8007e10 <DC_CheckWatchdog+0x100>)
 8007d6c:	881b      	ldrh	r3, [r3, #0]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d206      	bcs.n	8007d80 <DC_CheckWatchdog+0x70>
                {
                    Sync1WdCounter ++;
 8007d72:	4b28      	ldr	r3, [pc, #160]	; (8007e14 <DC_CheckWatchdog+0x104>)
 8007d74:	881b      	ldrh	r3, [r3, #0]
 8007d76:	3301      	adds	r3, #1
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	4b26      	ldr	r3, [pc, #152]	; (8007e14 <DC_CheckWatchdog+0x104>)
 8007d7c:	801a      	strh	r2, [r3, #0]
 8007d7e:	e002      	b.n	8007d86 <DC_CheckWatchdog+0x76>
                }
                else
                {
                    /*Sync1 watchdog expired*/
                    bDcRunning = FALSE;
 8007d80:	4b22      	ldr	r3, [pc, #136]	; (8007e0c <DC_CheckWatchdog+0xfc>)
 8007d82:	2200      	movs	r2, #0
 8007d84:	701a      	strb	r2, [r3, #0]
                }
            }
        }
/*ECATCHANGE_END(V5.11) ESM4*/

        if(bDcRunning)
 8007d86:	4b21      	ldr	r3, [pc, #132]	; (8007e0c <DC_CheckWatchdog+0xfc>)
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d02b      	beq.n	8007de6 <DC_CheckWatchdog+0xd6>
        {
/*ECATCHANGE_START(V5.11) COE3*/
           if(sSyncManOutPar.u16SmEventMissedCounter < sErrorSettings.u16SyncErrorCounterLimit)
 8007d8e:	4b22      	ldr	r3, [pc, #136]	; (8007e18 <DC_CheckWatchdog+0x108>)
 8007d90:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8007d92:	4b22      	ldr	r3, [pc, #136]	; (8007e1c <DC_CheckWatchdog+0x10c>)
 8007d94:	891b      	ldrh	r3, [r3, #8]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d211      	bcs.n	8007dbe <DC_CheckWatchdog+0xae>
/*ECATCHANGE_END(V5.11) COE3*/
            {
                bSmSyncSequenceValid = TRUE;
 8007d9a:	4b21      	ldr	r3, [pc, #132]	; (8007e20 <DC_CheckWatchdog+0x110>)
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	701a      	strb	r2, [r3, #0]

                /*Wait for PLL is active increment the Pll valid counter*/
                if(i16WaitForPllRunningTimeout > 0)
 8007da0:	4b20      	ldr	r3, [pc, #128]	; (8007e24 <DC_CheckWatchdog+0x114>)
 8007da2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	dd24      	ble.n	8007df4 <DC_CheckWatchdog+0xe4>
                {
                    i16WaitForPllRunningCnt++;
 8007daa:	4b1f      	ldr	r3, [pc, #124]	; (8007e28 <DC_CheckWatchdog+0x118>)
 8007dac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	3301      	adds	r3, #1
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	b21a      	sxth	r2, r3
 8007db8:	4b1b      	ldr	r3, [pc, #108]	; (8007e28 <DC_CheckWatchdog+0x118>)
 8007dba:	801a      	strh	r2, [r3, #0]
        {
            bSmSyncSequenceValid = FALSE;
        }

    }
}
 8007dbc:	e01a      	b.n	8007df4 <DC_CheckWatchdog+0xe4>
            else if(bSmSyncSequenceValid)
 8007dbe:	4b18      	ldr	r3, [pc, #96]	; (8007e20 <DC_CheckWatchdog+0x110>)
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d016      	beq.n	8007df4 <DC_CheckWatchdog+0xe4>
                bSmSyncSequenceValid = FALSE;
 8007dc6:	4b16      	ldr	r3, [pc, #88]	; (8007e20 <DC_CheckWatchdog+0x110>)
 8007dc8:	2200      	movs	r2, #0
 8007dca:	701a      	strb	r2, [r3, #0]
                sSyncManOutPar.u8SyncError = 1;
 8007dcc:	4b12      	ldr	r3, [pc, #72]	; (8007e18 <DC_CheckWatchdog+0x108>)
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                if(i16WaitForPllRunningTimeout > 0)
 8007dd4:	4b13      	ldr	r3, [pc, #76]	; (8007e24 <DC_CheckWatchdog+0x114>)
 8007dd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	dd0a      	ble.n	8007df4 <DC_CheckWatchdog+0xe4>
                    i16WaitForPllRunningCnt = 0;
 8007dde:	4b12      	ldr	r3, [pc, #72]	; (8007e28 <DC_CheckWatchdog+0x118>)
 8007de0:	2200      	movs	r2, #0
 8007de2:	801a      	strh	r2, [r3, #0]
}
 8007de4:	e006      	b.n	8007df4 <DC_CheckWatchdog+0xe4>
        else if(bSmSyncSequenceValid)
 8007de6:	4b0e      	ldr	r3, [pc, #56]	; (8007e20 <DC_CheckWatchdog+0x110>)
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d002      	beq.n	8007df4 <DC_CheckWatchdog+0xe4>
            bSmSyncSequenceValid = FALSE;
 8007dee:	4b0c      	ldr	r3, [pc, #48]	; (8007e20 <DC_CheckWatchdog+0x110>)
 8007df0:	2200      	movs	r2, #0
 8007df2:	701a      	strb	r2, [r3, #0]
}
 8007df4:	bf00      	nop
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	20000c4a 	.word	0x20000c4a
 8007e04:	20000c2a 	.word	0x20000c2a
 8007e08:	20000c1e 	.word	0x20000c1e
 8007e0c:	20000c32 	.word	0x20000c32
 8007e10:	20000c2e 	.word	0x20000c2e
 8007e14:	20000c4c 	.word	0x20000c4c
 8007e18:	20000f34 	.word	0x20000f34
 8007e1c:	2000052c 	.word	0x2000052c
 8007e20:	20000c47 	.word	0x20000c47
 8007e24:	20000c2c 	.word	0x20000c2c
 8007e28:	20000c26 	.word	0x20000c26

08007e2c <CheckIfEcatError>:

 \brief    Checks communication and synchronisation variables and update AL status / AL status code if an error has occurred

*////////////////////////////////////////////////////////////////////////////////////////
void CheckIfEcatError(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
   /*if the watchdog is enabled check the the process data watchdog in the ESC
   and set the AL status code 0x1B if the watchdog expired*/
   if (EcatWdValue != 0)
 8007e32:	4b20      	ldr	r3, [pc, #128]	; (8007eb4 <CheckIfEcatError+0x88>)
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d01f      	beq.n	8007e7a <CheckIfEcatError+0x4e>
   {
      /*watchdog time is set => watchdog is active*/
      UINT16 WdStatusOK = 0;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	80fb      	strh	r3, [r7, #6]

      HW_EscReadWord(WdStatusOK, ESC_PD_WD_STATE);
 8007e3e:	1dbb      	adds	r3, r7, #6
 8007e40:	2202      	movs	r2, #2
 8007e42:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fd fbfe 	bl	8005648 <HW_EscRead>
      WdStatusOK = SWAPWORD(WdStatusOK);
 8007e4c:	88fb      	ldrh	r3, [r7, #6]
 8007e4e:	80fb      	strh	r3, [r7, #6]

      /*ECATCHANGE_START(V5.11) ECAT4*/
      if (!(WdStatusOK & ESC_PD_WD_TRIGGER_MASK) && (nPdOutputSize > 0))
 8007e50:	88fb      	ldrh	r3, [r7, #6]
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10f      	bne.n	8007e7a <CheckIfEcatError+0x4e>
 8007e5a:	4b17      	ldr	r3, [pc, #92]	; (8007eb8 <CheckIfEcatError+0x8c>)
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00b      	beq.n	8007e7a <CheckIfEcatError+0x4e>
      {
         /*The device is in OP state*/

         if (bEcatOutputUpdateRunning)
 8007e62:	4b16      	ldr	r3, [pc, #88]	; (8007ebc <CheckIfEcatError+0x90>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d004      	beq.n	8007e74 <CheckIfEcatError+0x48>
         {
            AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SMWATCHDOG);
 8007e6a:	211b      	movs	r1, #27
 8007e6c:	2004      	movs	r0, #4
 8007e6e:	f7ff fa45 	bl	80072fc <AL_ControlInd>
 8007e72:	e01c      	b.n	8007eae <CheckIfEcatError+0x82>
            return;
         }

         else
         {
            bEcatFirstOutputsReceived = FALSE;
 8007e74:	4b12      	ldr	r3, [pc, #72]	; (8007ec0 <CheckIfEcatError+0x94>)
 8007e76:	2200      	movs	r2, #0
 8007e78:	701a      	strb	r2, [r3, #0]
         }
      }
      /*ECATCHANGE_END(V5.11) ECAT4*/
   }
 
   if(bDcSyncActive)
 8007e7a:	4b12      	ldr	r3, [pc, #72]	; (8007ec4 <CheckIfEcatError+0x98>)
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d015      	beq.n	8007eae <CheckIfEcatError+0x82>
   {
       if(bEcatOutputUpdateRunning)
 8007e82:	4b0e      	ldr	r3, [pc, #56]	; (8007ebc <CheckIfEcatError+0x90>)
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d011      	beq.n	8007eae <CheckIfEcatError+0x82>
       {
           /*Slave is in OP state*/
           if(!bDcRunning)
 8007e8a:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <CheckIfEcatError+0x9c>)
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d104      	bne.n	8007e9c <CheckIfEcatError+0x70>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_FATALSYNCERROR);
 8007e92:	212c      	movs	r1, #44	; 0x2c
 8007e94:	2004      	movs	r0, #4
 8007e96:	f7ff fa31 	bl	80072fc <AL_ControlInd>
               return;
 8007e9a:	e008      	b.n	8007eae <CheckIfEcatError+0x82>
           }
           else if(!bSmSyncSequenceValid)
 8007e9c:	4b0b      	ldr	r3, [pc, #44]	; (8007ecc <CheckIfEcatError+0xa0>)
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d104      	bne.n	8007eae <CheckIfEcatError+0x82>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SYNCERROR);
 8007ea4:	211a      	movs	r1, #26
 8007ea6:	2004      	movs	r0, #4
 8007ea8:	f7ff fa28 	bl	80072fc <AL_ControlInd>
               return;
 8007eac:	bf00      	nop
           }
        
       }
   }
}
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	20000c4e 	.word	0x20000c4e
 8007eb8:	20000c1a 	.word	0x20000c1a
 8007ebc:	20000c4b 	.word	0x20000c4b
 8007ec0:	20000c46 	.word	0x20000c46
 8007ec4:	20000c4a 	.word	0x20000c4a
 8007ec8:	20000c32 	.word	0x20000c32
 8007ecc:	20000c47 	.word	0x20000c47

08007ed0 <ECAT_Init>:

 \brief    This function initialize the EtherCAT Slave Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Init(void)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
    UINT8 i;

    /*Get Maximum Number of SyncManagers and supported DPRAM size*/
    {
		UINT16 TmpVar = 0;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	80bb      	strh	r3, [r7, #4]

		HW_EscReadWord(TmpVar, ESC_COMM_INFO_OFFSET);
 8007eda:	1d3b      	adds	r3, r7, #4
 8007edc:	2202      	movs	r2, #2
 8007ede:	2104      	movs	r1, #4
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f7fd fbb1 	bl	8005648 <HW_EscRead>

		TmpVar = SWAPWORD(TmpVar);
 8007ee6:	88bb      	ldrh	r3, [r7, #4]
 8007ee8:	80bb      	strh	r3, [r7, #4]
		nMaxSyncMan = (UINT8) ((TmpVar & ESC_SM_CHANNELS_MASK)>> ESC_SM_CHANNELS_SHIFT);
 8007eea:	88bb      	ldrh	r3, [r7, #4]
 8007eec:	0a1b      	lsrs	r3, r3, #8
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	4b36      	ldr	r3, [pc, #216]	; (8007fcc <ECAT_Init+0xfc>)
 8007ef4:	701a      	strb	r2, [r3, #0]

		HW_EscReadWord(TmpVar, ESC_DPRAM_SIZE_OFFSET);
 8007ef6:	1d3b      	adds	r3, r7, #4
 8007ef8:	2202      	movs	r2, #2
 8007efa:	2106      	movs	r1, #6
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fd fba3 	bl	8005648 <HW_EscRead>
		TmpVar = SWAPWORD(TmpVar);
 8007f02:	88bb      	ldrh	r3, [r7, #4]
 8007f04:	80bb      	strh	r3, [r7, #4]

		//get max address (register + DPRAM size in Byte (in the register it is stored in KB))
		/* ECATCHANGE_START(V5.11) ESC1*/
		nMaxEscAddress = (UINT16) ((TmpVar & ESC_DPRAM_SIZE_MASK) << 10) + 0xFFF;
 8007f06:	88bb      	ldrh	r3, [r7, #4]
 8007f08:	029b      	lsls	r3, r3, #10
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	4b2f      	ldr	r3, [pc, #188]	; (8007fd0 <ECAT_Init+0x100>)
 8007f14:	801a      	strh	r2, [r3, #0]
		/* ECATCHANGE_END(V5.11) ESC1*/
    }

    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();
 8007f16:	f7fe faa9 	bl	800646c <UpdateEEPROMLoadedState>

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	71fb      	strb	r3, [r7, #7]
 8007f1e:	e006      	b.n	8007f2e <ECAT_Init+0x5e>
    {
/*ECATCHANGE_START(V5.11) HW1*/
        DisableSyncManChannel(i);
 8007f20:	79fb      	ldrb	r3, [r7, #7]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7fe fae0 	bl	80064e8 <DisableSyncManChannel>
    for (i = 0; i < nMaxSyncMan; i++)
 8007f28:	79fb      	ldrb	r3, [r7, #7]
 8007f2a:	3301      	adds	r3, #1
 8007f2c:	71fb      	strb	r3, [r7, #7]
 8007f2e:	4b27      	ldr	r3, [pc, #156]	; (8007fcc <ECAT_Init+0xfc>)
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	79fa      	ldrb	r2, [r7, #7]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d3f3      	bcc.n	8007f20 <ECAT_Init+0x50>
/*ECATCHANGE_END(V5.11) HW1*/
    }

    /* initialize the mailbox handler */
    MBX_Init();
 8007f38:	f000 f99a 	bl	8008270 <MBX_Init>

    /* initialize variables */
    bApplEsmPending = FALSE;
 8007f3c:	4b25      	ldr	r3, [pc, #148]	; (8007fd4 <ECAT_Init+0x104>)
 8007f3e:	2200      	movs	r2, #0
 8007f40:	701a      	strb	r2, [r3, #0]
    bEcatWaitForAlControlRes = FALSE;
 8007f42:	4b25      	ldr	r3, [pc, #148]	; (8007fd8 <ECAT_Init+0x108>)
 8007f44:	2200      	movs	r2, #0
 8007f46:	701a      	strb	r2, [r3, #0]
    bEcatFirstOutputsReceived = FALSE;
 8007f48:	4b24      	ldr	r3, [pc, #144]	; (8007fdc <ECAT_Init+0x10c>)
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	701a      	strb	r2, [r3, #0]
	bEcatOutputUpdateRunning = FALSE;
 8007f4e:	4b24      	ldr	r3, [pc, #144]	; (8007fe0 <ECAT_Init+0x110>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	701a      	strb	r2, [r3, #0]
	bEcatInputUpdateRunning = FALSE;
 8007f54:	4b23      	ldr	r3, [pc, #140]	; (8007fe4 <ECAT_Init+0x114>)
 8007f56:	2200      	movs	r2, #0
 8007f58:	701a      	strb	r2, [r3, #0]
    bWdTrigger = FALSE;
 8007f5a:	4b23      	ldr	r3, [pc, #140]	; (8007fe8 <ECAT_Init+0x118>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	701a      	strb	r2, [r3, #0]
    EcatWdValue = 0;
 8007f60:	4b22      	ldr	r3, [pc, #136]	; (8007fec <ECAT_Init+0x11c>)
 8007f62:	2200      	movs	r2, #0
 8007f64:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8007f66:	4b22      	ldr	r3, [pc, #136]	; (8007ff0 <ECAT_Init+0x120>)
 8007f68:	2200      	movs	r2, #0
 8007f6a:	801a      	strh	r2, [r3, #0]
    Sync0WdValue = 0;
 8007f6c:	4b21      	ldr	r3, [pc, #132]	; (8007ff4 <ECAT_Init+0x124>)
 8007f6e:	2200      	movs	r2, #0
 8007f70:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8007f72:	4b21      	ldr	r3, [pc, #132]	; (8007ff8 <ECAT_Init+0x128>)
 8007f74:	2200      	movs	r2, #0
 8007f76:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8007f78:	4b20      	ldr	r3, [pc, #128]	; (8007ffc <ECAT_Init+0x12c>)
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	801a      	strh	r2, [r3, #0]
    bDcSyncActive = FALSE;
 8007f7e:	4b20      	ldr	r3, [pc, #128]	; (8008000 <ECAT_Init+0x130>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	701a      	strb	r2, [r3, #0]
    bLocalErrorFlag = FALSE;
 8007f84:	4b1f      	ldr	r3, [pc, #124]	; (8008004 <ECAT_Init+0x134>)
 8007f86:	2200      	movs	r2, #0
 8007f88:	701a      	strb	r2, [r3, #0]
    u16LocalErrorCode = 0x00;
 8007f8a:	4b1f      	ldr	r3, [pc, #124]	; (8008008 <ECAT_Init+0x138>)
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	801a      	strh	r2, [r3, #0]

    u16ALEventMask = 0;
 8007f90:	4b1e      	ldr	r3, [pc, #120]	; (800800c <ECAT_Init+0x13c>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	801a      	strh	r2, [r3, #0]
    nPdOutputSize = 0;
 8007f96:	4b1e      	ldr	r3, [pc, #120]	; (8008010 <ECAT_Init+0x140>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	801a      	strh	r2, [r3, #0]
    nPdInputSize = 0;
 8007f9c:	4b1d      	ldr	r3, [pc, #116]	; (8008014 <ECAT_Init+0x144>)
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	801a      	strh	r2, [r3, #0]

    /* initialize the AL Status register */
    nAlStatus    = STATE_INIT;
 8007fa2:	4b1d      	ldr	r3, [pc, #116]	; (8008018 <ECAT_Init+0x148>)
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	701a      	strb	r2, [r3, #0]
    SetALStatus(nAlStatus, 0);
 8007fa8:	4b1b      	ldr	r3, [pc, #108]	; (8008018 <ECAT_Init+0x148>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	2100      	movs	r1, #0
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7ff f96e 	bl	8007290 <SetALStatus>
    nEcatStateTrans = 0;
 8007fb4:	4b19      	ldr	r3, [pc, #100]	; (800801c <ECAT_Init+0x14c>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	801a      	strh	r2, [r3, #0]

/* ECATCHANGE_START(V5.11) ECAT5*/
    bEscIntEnabled = FALSE;
 8007fba:	4b19      	ldr	r3, [pc, #100]	; (8008020 <ECAT_Init+0x150>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	701a      	strb	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) ECAT5*/

    /* initialize the COE part */
    COE_Init();
 8007fc0:	f7fe f952 	bl	8006268 <COE_Init>
}
 8007fc4:	bf00      	nop
 8007fc6:	3708      	adds	r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	20000c56 	.word	0x20000c56
 8007fd0:	20000c44 	.word	0x20000c44
 8007fd4:	20000c18 	.word	0x20000c18
 8007fd8:	20000c3e 	.word	0x20000c3e
 8007fdc:	20000c46 	.word	0x20000c46
 8007fe0:	20000c4b 	.word	0x20000c4b
 8007fe4:	20000c50 	.word	0x20000c50
 8007fe8:	20000c52 	.word	0x20000c52
 8007fec:	20000c4e 	.word	0x20000c4e
 8007ff0:	20000c1e 	.word	0x20000c1e
 8007ff4:	20000c2a 	.word	0x20000c2a
 8007ff8:	20000c4c 	.word	0x20000c4c
 8007ffc:	20000c2e 	.word	0x20000c2e
 8008000:	20000c4a 	.word	0x20000c4a
 8008004:	20000c22 	.word	0x20000c22
 8008008:	20000c1c 	.word	0x20000c1c
 800800c:	20000c30 	.word	0x20000c30
 8008010:	20000c1a 	.word	0x20000c1a
 8008014:	20000c40 	.word	0x20000c40
 8008018:	20000c19 	.word	0x20000c19
 800801c:	20000c16 	.word	0x20000c16
 8008020:	20000c51 	.word	0x20000c51

08008024 <ECAT_Main>:
/**
 \brief        This function has to be called cyclically.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Main(void)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b082      	sub	sp, #8
 8008028:	af00      	add	r7, sp, #0
    UINT16 ALEventReg;
    UINT16 EscAlControl = 0x0000;
 800802a:	2300      	movs	r3, #0
 800802c:	80bb      	strh	r3, [r7, #4]
    UINT16 sm1Activate = SM_SETTING_ENABLE_VALUE;
 800802e:	2301      	movs	r3, #1
 8008030:	807b      	strh	r3, [r7, #2]

    /* check if services are stored in the mailbox */
    MBX_Main();
 8008032:	f000 fd6f 	bl	8008b14 <MBX_Main>

    if ( bMbxRunning )
 8008036:	4b5d      	ldr	r3, [pc, #372]	; (80081ac <ECAT_Main+0x188>)
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d008      	beq.n	8008050 <ECAT_Main+0x2c>
    {
        /* Slave is at least in PREOP, Mailbox is running */
        /* get the Activate-Byte of SM 1 (Register 0x80E) to check if a mailbox repeat request was received */
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 800803e:	1cbb      	adds	r3, r7, #2
 8008040:	2202      	movs	r2, #2
 8008042:	f640 010e 	movw	r1, #2062	; 0x80e
 8008046:	4618      	mov	r0, r3
 8008048:	f7fd fafe 	bl	8005648 <HW_EscRead>
        sm1Activate = SWAPWORD(sm1Activate);
 800804c:	887b      	ldrh	r3, [r7, #2]
 800804e:	807b      	strh	r3, [r7, #2]
    }

    /* Read AL Event-Register from ESC */
    ALEventReg = HW_GetALEventRegister();
 8008050:	f7fd fae6 	bl	8005620 <HW_GetALEventRegister>
 8008054:	4603      	mov	r3, r0
 8008056:	80fb      	strh	r3, [r7, #6]
    ALEventReg = SWAPWORD(ALEventReg);

    if ((ALEventReg & AL_CONTROL_EVENT) && !bEcatWaitForAlControlRes)
 8008058:	88fb      	ldrh	r3, [r7, #6]
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d016      	beq.n	8008090 <ECAT_Main+0x6c>
 8008062:	4b53      	ldr	r3, [pc, #332]	; (80081b0 <ECAT_Main+0x18c>)
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d112      	bne.n	8008090 <ECAT_Main+0x6c>
    {
        /* AL Control event is set, get the AL Control register sent by the Master to acknowledge the event
          (that the corresponding bit in the AL Event register will be reset) */
        HW_EscReadWord( EscAlControl, ESC_AL_CONTROL_OFFSET);
 800806a:	1d3b      	adds	r3, r7, #4
 800806c:	2202      	movs	r2, #2
 800806e:	f44f 7190 	mov.w	r1, #288	; 0x120
 8008072:	4618      	mov	r0, r3
 8008074:	f7fd fae8 	bl	8005648 <HW_EscRead>
        EscAlControl = SWAPWORD(EscAlControl);
 8008078:	88bb      	ldrh	r3, [r7, #4]
 800807a:	80bb      	strh	r3, [r7, #4]


        /* reset AL Control event and the SM Change event (because the Sync Manager settings will be checked
           in AL_ControlInd, too)*/
        ALEventReg &= ~((AL_CONTROL_EVENT) | (SM_CHANGE_EVENT));
 800807c:	88fb      	ldrh	r3, [r7, #6]
 800807e:	f023 0311 	bic.w	r3, r3, #17
 8008082:	80fb      	strh	r3, [r7, #6]

        AL_ControlInd((UINT8)EscAlControl, 0); /* in AL_ControlInd the state transition will be checked and done */
 8008084:	88bb      	ldrh	r3, [r7, #4]
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2100      	movs	r1, #0
 800808a:	4618      	mov	r0, r3
 800808c:	f7ff f936 	bl	80072fc <AL_ControlInd>
        
        /* SM-Change-Event was handled too */
    }

    if ( (ALEventReg & SM_CHANGE_EVENT) && !bEcatWaitForAlControlRes && (nAlStatus & STATE_CHANGE) == 0 && (nAlStatus & ~STATE_CHANGE) != STATE_INIT )
 8008090:	88fb      	ldrh	r3, [r7, #6]
 8008092:	f003 0310 	and.w	r3, r3, #16
 8008096:	2b00      	cmp	r3, #0
 8008098:	d01c      	beq.n	80080d4 <ECAT_Main+0xb0>
 800809a:	4b45      	ldr	r3, [pc, #276]	; (80081b0 <ECAT_Main+0x18c>)
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d118      	bne.n	80080d4 <ECAT_Main+0xb0>
 80080a2:	4b44      	ldr	r3, [pc, #272]	; (80081b4 <ECAT_Main+0x190>)
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	f003 0310 	and.w	r3, r3, #16
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d112      	bne.n	80080d4 <ECAT_Main+0xb0>
 80080ae:	4b41      	ldr	r3, [pc, #260]	; (80081b4 <ECAT_Main+0x190>)
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	f023 0310 	bic.w	r3, r3, #16
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d00c      	beq.n	80080d4 <ECAT_Main+0xb0>
    {
        /* the SM Change event is set (Bit 4 of Register 0x220), when the Byte 6 (Enable, Lo-Byte of Register 0x806, 0x80E, 0x816,...)
           of a Sync Manager channel was written */
        ALEventReg &= ~(SM_CHANGE_EVENT);
 80080ba:	88fb      	ldrh	r3, [r7, #6]
 80080bc:	f023 0310 	bic.w	r3, r3, #16
 80080c0:	80fb      	strh	r3, [r7, #6]

        /* AL_ControlInd is called with the actual state, so that the correct SM settings will be checked */
        AL_ControlInd(nAlStatus & STATE_MASK, 0);
 80080c2:	4b3c      	ldr	r3, [pc, #240]	; (80081b4 <ECAT_Main+0x190>)
 80080c4:	781b      	ldrb	r3, [r3, #0]
 80080c6:	f003 030f 	and.w	r3, r3, #15
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2100      	movs	r1, #0
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7ff f914 	bl	80072fc <AL_ControlInd>
    }

    if(bEcatWaitForAlControlRes)
 80080d4:	4b36      	ldr	r3, [pc, #216]	; (80081b0 <ECAT_Main+0x18c>)
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <ECAT_Main+0xbc>
    {
        AL_ControlRes();
 80080dc:	f7ff fcbe 	bl	8007a5c <AL_ControlRes>
        The SM1 activate Byte (Register 0x80E) was read before reading AL Event register.
        1. Handle Mailbox Read event
        2. Handle repeat toggle request
        3. Handle Mailbox write event
    */
    if ( bMbxRunning )
 80080e0:	4b32      	ldr	r3, [pc, #200]	; (80081ac <ECAT_Main+0x188>)
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d05d      	beq.n	80081a4 <ECAT_Main+0x180>
    {
        /*SnycManger change event (0x220:4) could be acknowledged by reading the SM1 control register without notification to the local application
        => check if the SyncManger 1 is still enabled*/
        if(!(sm1Activate & SM_SETTING_ENABLE_VALUE))
 80080e8:	887b      	ldrh	r3, [r7, #2]
 80080ea:	f003 0301 	and.w	r3, r3, #1
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d108      	bne.n	8008104 <ECAT_Main+0xe0>
            AL_ControlInd(nAlStatus & STATE_MASK, 0);
 80080f2:	4b30      	ldr	r3, [pc, #192]	; (80081b4 <ECAT_Main+0x190>)
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	f003 030f 	and.w	r3, r3, #15
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	2100      	movs	r1, #0
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff f8fc 	bl	80072fc <AL_ControlInd>

        if ( ALEventReg & (MAILBOX_READ_EVENT) )
 8008104:	88fb      	ldrh	r3, [r7, #6]
 8008106:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00f      	beq.n	800812e <ECAT_Main+0x10a>
        {
            /* SM 1 (Mailbox Read) event is set, when the mailbox was read from the master,
               to acknowledge the event the first byte of the mailbox has to be written,
               by writing the first byte the mailbox is locked, too */
            u16dummy = 0;
 800810e:	4b2a      	ldr	r3, [pc, #168]	; (80081b8 <ECAT_Main+0x194>)
 8008110:	2200      	movs	r2, #0
 8008112:	801a      	strh	r2, [r3, #0]
            HW_EscWriteWord(u16dummy,u16EscAddrSendMbx);
 8008114:	4b29      	ldr	r3, [pc, #164]	; (80081bc <ECAT_Main+0x198>)
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	2202      	movs	r2, #2
 800811a:	4619      	mov	r1, r3
 800811c:	4826      	ldr	r0, [pc, #152]	; (80081b8 <ECAT_Main+0x194>)
 800811e:	f7fd fafb 	bl	8005718 <HW_EscWrite>

            /* the Mailbox Read event in the variable ALEventReg shall be reset before calling
               MBX_MailboxReadInd, where a new mailbox datagram (if available) could be stored in the send mailbox */
            ALEventReg &= ~(MAILBOX_READ_EVENT);
 8008122:	88fb      	ldrh	r3, [r7, #6]
 8008124:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008128:	80fb      	strh	r3, [r7, #6]
            MBX_MailboxReadInd();
 800812a:	f000 fab5 	bl	8008698 <MBX_MailboxReadInd>
        }

        DISABLE_MBX_INT;
        /* bMbxRepeatToggle holds the last state of the Repeat Bit (Bit 1) */

        if ( ( (sm1Activate & SM_SETTING_REPAET_REQ_MASK) && !bMbxRepeatToggle )
 800812e:	887b      	ldrh	r3, [r7, #2]
 8008130:	f003 0302 	and.w	r3, r3, #2
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <ECAT_Main+0x11c>
 8008138:	4b21      	ldr	r3, [pc, #132]	; (80081c0 <ECAT_Main+0x19c>)
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d008      	beq.n	8008152 <ECAT_Main+0x12e>
            ||( !(sm1Activate & SM_SETTING_REPAET_REQ_MASK) && bMbxRepeatToggle ))
 8008140:	887b      	ldrh	r3, [r7, #2]
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d11d      	bne.n	8008186 <ECAT_Main+0x162>
 800814a:	4b1d      	ldr	r3, [pc, #116]	; (80081c0 <ECAT_Main+0x19c>)
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d019      	beq.n	8008186 <ECAT_Main+0x162>
        {
            /* Repeat Bit (Bit 1) has toggled, there is a repeat request, in MBX_MailboxRepeatReq the correct
               response will put in the send mailbox again */
            MBX_MailboxRepeatReq();
 8008152:	f000 fb09 	bl	8008768 <MBX_MailboxRepeatReq>
            /* acknowledge the repeat request after the send mailbox was updated by writing the Repeat Bit
               in the Repeat Ack Bit (Bit 1) of the PDI Ctrl-Byte of SM 1 (Register 0x80F) */
            if(bMbxRepeatToggle)
 8008156:	4b1a      	ldr	r3, [pc, #104]	; (80081c0 <ECAT_Main+0x19c>)
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d005      	beq.n	800816a <ECAT_Main+0x146>
                sm1Activate |= SM_SETTING_REPEAT_ACK; //set repeat acknowledge bit (bit 9)
 800815e:	887b      	ldrh	r3, [r7, #2]
 8008160:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008164:	b29b      	uxth	r3, r3
 8008166:	807b      	strh	r3, [r7, #2]
 8008168:	e004      	b.n	8008174 <ECAT_Main+0x150>
            else
                sm1Activate &= ~SM_SETTING_REPEAT_ACK; //clear repeat acknowledge bit (bit 9)
 800816a:	887b      	ldrh	r3, [r7, #2]
 800816c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008170:	b29b      	uxth	r3, r3
 8008172:	807b      	strh	r3, [r7, #2]

            sm1Activate = SWAPWORD(sm1Activate);
 8008174:	887b      	ldrh	r3, [r7, #2]
 8008176:	807b      	strh	r3, [r7, #2]
            HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8008178:	1cbb      	adds	r3, r7, #2
 800817a:	2202      	movs	r2, #2
 800817c:	f640 010e 	movw	r1, #2062	; 0x80e
 8008180:	4618      	mov	r0, r3
 8008182:	f7fd fac9 	bl	8005718 <HW_EscWrite>
        }
        ENABLE_MBX_INT;

        /* Reload the AlEvent because it may be changed due to a SM disable, enable in case of an repeat request */
        ALEventReg = HW_GetALEventRegister();
 8008186:	f7fd fa4b 	bl	8005620 <HW_GetALEventRegister>
 800818a:	4603      	mov	r3, r0
 800818c:	80fb      	strh	r3, [r7, #6]
        ALEventReg = SWAPWORD(ALEventReg);

        if ( ALEventReg & (MAILBOX_WRITE_EVENT) )
 800818e:	88fb      	ldrh	r3, [r7, #6]
 8008190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008194:	2b00      	cmp	r3, #0
 8008196:	d005      	beq.n	80081a4 <ECAT_Main+0x180>
            /* SM 0 (Mailbox Write) event is set, when the mailbox was written from the master,
               to acknowledge the event the first byte of the mailbox has to be read,
               which will be done in MBX_CheckAndCopyMailbox */
            /* the Mailbox Write event in the variable ALEventReg shall be reset before calling
               MBX_CheckAndCopyMailbox, where the received mailbox datagram will be processed */
            ALEventReg &= ~(MAILBOX_WRITE_EVENT);
 8008198:	88fb      	ldrh	r3, [r7, #6]
 800819a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800819e:	80fb      	strh	r3, [r7, #6]
            MBX_CheckAndCopyMailbox();
 80081a0:	f000 fb8c 	bl	80088bc <MBX_CheckAndCopyMailbox>

        }
    }
}
 80081a4:	bf00      	nop
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	20000eca 	.word	0x20000eca
 80081b0:	20000c3e 	.word	0x20000c3e
 80081b4:	20000c19 	.word	0x20000c19
 80081b8:	20000c20 	.word	0x20000c20
 80081bc:	20000ede 	.word	0x20000ede
 80081c0:	20000ee8 	.word	0x20000ee8

080081c4 <PutInMbxQueue>:
//
//    PutInMbxQueue
//

UINT8 PutInMbxQueue(TMBX MBXMEM * pMbx, TMBXQUEUE MBXMEM * pQueue)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
    UINT16 lastInQueue;
    ENTER_MBX_CRITICAL;


    lastInQueue = pQueue->lastInQueue+1;
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	885b      	ldrh	r3, [r3, #2]
 80081d2:	3301      	adds	r3, #1
 80081d4:	81fb      	strh	r3, [r7, #14]
    if (lastInQueue == pQueue->maxQueueSize)
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	889b      	ldrh	r3, [r3, #4]
 80081da:	89fa      	ldrh	r2, [r7, #14]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d101      	bne.n	80081e4 <PutInMbxQueue+0x20>
    {
        // Umbruch der Queue
        lastInQueue = 0;
 80081e0:	2300      	movs	r3, #0
 80081e2:	81fb      	strh	r3, [r7, #14]
    }

    if (pQueue->firstInQueue == lastInQueue)
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	89fa      	ldrh	r2, [r7, #14]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d101      	bne.n	80081f2 <PutInMbxQueue+0x2e>
    {
        // Ueberlauf der Queue -> letztes Element wieder herausnehmen
        LEAVE_MBX_CRITICAL;
        return MBXERR_NOMOREMEMORY;
 80081ee:	2307      	movs	r3, #7
 80081f0:	e00b      	b.n	800820a <PutInMbxQueue+0x46>
    }

    pQueue->queue[pQueue->lastInQueue] = pMbx;
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	885b      	ldrh	r3, [r3, #2]
 80081f6:	461a      	mov	r2, r3
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	3202      	adds	r2, #2
 80081fc:	6879      	ldr	r1, [r7, #4]
 80081fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQueue->lastInQueue = lastInQueue;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	89fa      	ldrh	r2, [r7, #14]
 8008206:	805a      	strh	r2, [r3, #2]

    LEAVE_MBX_CRITICAL;

    return 0;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <GetOutOfMbxQueue>:
//
//    GetOutOfMbxQueue
//

TMBX MBXMEM * GetOutOfMbxQueue(TMBXQUEUE MBXMEM * pQueue)
{
 8008216:	b480      	push	{r7}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
    TMBX MBXMEM * pMbx;
    ENTER_MBX_CRITICAL;

    if (pQueue->firstInQueue != pQueue->lastInQueue)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	881a      	ldrh	r2, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	885b      	ldrh	r3, [r3, #2]
 8008226:	429a      	cmp	r2, r3
 8008228:	d018      	beq.n	800825c <GetOutOfMbxQueue+0x46>
    {
        // Queue ist nicht leer
        UINT16 firstInQueue = pQueue->firstInQueue;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	881b      	ldrh	r3, [r3, #0]
 800822e:	817b      	strh	r3, [r7, #10]
        pMbx = pQueue->queue[firstInQueue];
 8008230:	897a      	ldrh	r2, [r7, #10]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	3202      	adds	r2, #2
 8008236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800823a:	60fb      	str	r3, [r7, #12]
        firstInQueue++;
 800823c:	897b      	ldrh	r3, [r7, #10]
 800823e:	3301      	adds	r3, #1
 8008240:	817b      	strh	r3, [r7, #10]
        pQueue->firstInQueue = firstInQueue;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	897a      	ldrh	r2, [r7, #10]
 8008246:	801a      	strh	r2, [r3, #0]
        if (pQueue->firstInQueue == pQueue->maxQueueSize)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	881a      	ldrh	r2, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	889b      	ldrh	r3, [r3, #4]
 8008250:	429a      	cmp	r2, r3
 8008252:	d105      	bne.n	8008260 <GetOutOfMbxQueue+0x4a>
        {
            // Umbruch der Queue
            pQueue->firstInQueue = 0;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	801a      	strh	r2, [r3, #0]
 800825a:	e001      	b.n	8008260 <GetOutOfMbxQueue+0x4a>
        }
    }
    else
        pMbx = 0;
 800825c:	2300      	movs	r3, #0
 800825e:	60fb      	str	r3, [r7, #12]


    LEAVE_MBX_CRITICAL;

    return pMbx;
 8008260:	68fb      	ldr	r3, [r7, #12]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr
	...

08008270 <MBX_Init>:
/**
 \brief    This function intialize the Mailbox Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Init(void)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
    u16ReceiveMbxSize = MIN_MBX_SIZE;
 8008276:	4b2d      	ldr	r3, [pc, #180]	; (800832c <MBX_Init+0xbc>)
 8008278:	2222      	movs	r2, #34	; 0x22
 800827a:	801a      	strh	r2, [r3, #0]
    u16SendMbxSize = MAX_MBX_SIZE;
 800827c:	4b2c      	ldr	r3, [pc, #176]	; (8008330 <MBX_Init+0xc0>)
 800827e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008282:	801a      	strh	r2, [r3, #0]
    u16EscAddrReceiveMbx = MIN_MBX_WRITE_ADDRESS;
 8008284:	4b2b      	ldr	r3, [pc, #172]	; (8008334 <MBX_Init+0xc4>)
 8008286:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800828a:	801a      	strh	r2, [r3, #0]
    u16EscAddrSendMbx = MIN_MBX_READ_ADDRESS;
 800828c:	4b2a      	ldr	r3, [pc, #168]	; (8008338 <MBX_Init+0xc8>)
 800828e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008292:	801a      	strh	r2, [r3, #0]

    sMbxReceiveQueue.firstInQueue    = 0;
 8008294:	4b29      	ldr	r3, [pc, #164]	; (800833c <MBX_Init+0xcc>)
 8008296:	2200      	movs	r2, #0
 8008298:	801a      	strh	r2, [r3, #0]
    sMbxReceiveQueue.lastInQueue     = 0;
 800829a:	4b28      	ldr	r3, [pc, #160]	; (800833c <MBX_Init+0xcc>)
 800829c:	2200      	movs	r2, #0
 800829e:	805a      	strh	r2, [r3, #2]
    sMbxReceiveQueue.maxQueueSize = MAX_MBX_QUEUE_SIZE;
 80082a0:	4b26      	ldr	r3, [pc, #152]	; (800833c <MBX_Init+0xcc>)
 80082a2:	220a      	movs	r2, #10
 80082a4:	809a      	strh	r2, [r3, #4]
    sMbxSendQueue.firstInQueue        = 0;
 80082a6:	4b26      	ldr	r3, [pc, #152]	; (8008340 <MBX_Init+0xd0>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	801a      	strh	r2, [r3, #0]
    sMbxSendQueue.lastInQueue         = 0;
 80082ac:	4b24      	ldr	r3, [pc, #144]	; (8008340 <MBX_Init+0xd0>)
 80082ae:	2200      	movs	r2, #0
 80082b0:	805a      	strh	r2, [r3, #2]
    sMbxSendQueue.maxQueueSize     = MAX_MBX_QUEUE_SIZE;
 80082b2:	4b23      	ldr	r3, [pc, #140]	; (8008340 <MBX_Init+0xd0>)
 80082b4:	220a      	movs	r2, #10
 80082b6:	809a      	strh	r2, [r3, #4]
    psWriteMbx  = NULL;
 80082b8:	4b22      	ldr	r3, [pc, #136]	; (8008344 <MBX_Init+0xd4>)
 80082ba:	2200      	movs	r2, #0
 80082bc:	601a      	str	r2, [r3, #0]


    psRepeatMbx = NULL;
 80082be:	4b22      	ldr	r3, [pc, #136]	; (8008348 <MBX_Init+0xd8>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	601a      	str	r2, [r3, #0]
    psReadMbx    = NULL;
 80082c4:	4b21      	ldr	r3, [pc, #132]	; (800834c <MBX_Init+0xdc>)
 80082c6:	2200      	movs	r2, #0
 80082c8:	601a      	str	r2, [r3, #0]
    psStoreMbx    = NULL;
 80082ca:	4b21      	ldr	r3, [pc, #132]	; (8008350 <MBX_Init+0xe0>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 80082d0:	4b20      	ldr	r3, [pc, #128]	; (8008354 <MBX_Init+0xe4>)
 80082d2:	2200      	movs	r2, #0
 80082d4:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x80F bit 2)*/
    {
        UINT16 sm1Activate = 0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	80fb      	strh	r3, [r7, #6]
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 80082da:	1dbb      	adds	r3, r7, #6
 80082dc:	2202      	movs	r2, #2
 80082de:	f640 010e 	movw	r1, #2062	; 0x80e
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7fd f9b0 	bl	8005648 <HW_EscRead>
        sm1Activate &= SWAPWORD(~0x0200);
 80082e8:	88fb      	ldrh	r3, [r7, #6]
 80082ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	80fb      	strh	r3, [r7, #6]
        HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 80082f2:	1dbb      	adds	r3, r7, #6
 80082f4:	2202      	movs	r2, #2
 80082f6:	f640 010e 	movw	r1, #2062	; 0x80e
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7fd fa0c 	bl	8005718 <HW_EscWrite>
    }
    bMbxRunning = FALSE;
 8008300:	4b15      	ldr	r3, [pc, #84]	; (8008358 <MBX_Init+0xe8>)
 8008302:	2200      	movs	r2, #0
 8008304:	701a      	strb	r2, [r3, #0]
    bSendMbxIsFull = FALSE;
 8008306:	4b15      	ldr	r3, [pc, #84]	; (800835c <MBX_Init+0xec>)
 8008308:	2200      	movs	r2, #0
 800830a:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 800830c:	4b14      	ldr	r3, [pc, #80]	; (8008360 <MBX_Init+0xf0>)
 800830e:	2200      	movs	r2, #0
 8008310:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8008312:	4b14      	ldr	r3, [pc, #80]	; (8008364 <MBX_Init+0xf4>)
 8008314:	2200      	movs	r2, #0
 8008316:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter = 0;
 8008318:	4b13      	ldr	r3, [pc, #76]	; (8008368 <MBX_Init+0xf8>)
 800831a:	2200      	movs	r2, #0
 800831c:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter    = 0;
 800831e:	4b13      	ldr	r3, [pc, #76]	; (800836c <MBX_Init+0xfc>)
 8008320:	2200      	movs	r2, #0
 8008322:	701a      	strb	r2, [r3, #0]
}
 8008324:	bf00      	nop
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	20000ee6 	.word	0x20000ee6
 8008330:	20000ed4 	.word	0x20000ed4
 8008334:	20000ecc 	.word	0x20000ecc
 8008338:	20000ede 	.word	0x20000ede
 800833c:	20000e94 	.word	0x20000e94
 8008340:	20000e60 	.word	0x20000e60
 8008344:	20000ee0 	.word	0x20000ee0
 8008348:	20000eec 	.word	0x20000eec
 800834c:	20000ed8 	.word	0x20000ed8
 8008350:	20000ed0 	.word	0x20000ed0
 8008354:	20000ee8 	.word	0x20000ee8
 8008358:	20000eca 	.word	0x20000eca
 800835c:	20000ec9 	.word	0x20000ec9
 8008360:	20000edc 	.word	0x20000edc
 8008364:	20000ee5 	.word	0x20000ee5
 8008368:	20000ee4 	.word	0x20000ee4
 800836c:	20000e5c 	.word	0x20000e5c

08008370 <MBX_StartMailboxHandler>:
 \brief     it is checked if the mailbox areas overlaps each other
 \brief     and the Sync Manager channels 0 and 1 are enabled.
 \brief     This function shall only be called if mailbox is supported.
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 MBX_StartMailboxHandler(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 8008376:	2300      	movs	r3, #0
 8008378:	80fb      	strh	r3, [r7, #6]
    /* get address of the receive mailbox sync manager (SM0) */
/*ECATCHANGE_START(V5.11) HW1*/
    TSYNCMAN ESCMEM * pSyncMan = (TSYNCMAN ESCMEM *)GetSyncMan(MAILBOX_WRITE);
 800837a:	2000      	movs	r0, #0
 800837c:	f7fe f89c 	bl	80064b8 <GetSyncMan>
 8008380:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/
    /* store size of the receive mailbox */
    u16ReceiveMbxSize     = pSyncMan->Length;
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	885a      	ldrh	r2, [r3, #2]
 8008386:	4b2f      	ldr	r3, [pc, #188]	; (8008444 <MBX_StartMailboxHandler+0xd4>)
 8008388:	801a      	strh	r2, [r3, #0]
    /* store the address of the receive mailbox */
    u16EscAddrReceiveMbx = pSyncMan->PhysicalStartAddress;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	881a      	ldrh	r2, [r3, #0]
 800838e:	4b2e      	ldr	r3, [pc, #184]	; (8008448 <MBX_StartMailboxHandler+0xd8>)
 8008390:	801a      	strh	r2, [r3, #0]

    /* get address of the send mailbox sync manager (SM1) */
/*ECATCHANGE_START(V5.11) HW1*/
    pSyncMan =(TSYNCMAN ESCMEM *) GetSyncMan(MAILBOX_READ);
 8008392:	2001      	movs	r0, #1
 8008394:	f7fe f890 	bl	80064b8 <GetSyncMan>
 8008398:	6038      	str	r0, [r7, #0]
/*ECATCHANGE_END(V5.11) HW1*/

    /* store the size of the send mailbox */
    u16SendMbxSize = pSyncMan->Length;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	885a      	ldrh	r2, [r3, #2]
 800839e:	4b2b      	ldr	r3, [pc, #172]	; (800844c <MBX_StartMailboxHandler+0xdc>)
 80083a0:	801a      	strh	r2, [r3, #0]
    /* store the address of the send mailbox */
    u16EscAddrSendMbx = pSyncMan->PhysicalStartAddress;
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	881a      	ldrh	r2, [r3, #0]
 80083a6:	4b2a      	ldr	r3, [pc, #168]	; (8008450 <MBX_StartMailboxHandler+0xe0>)
 80083a8:	801a      	strh	r2, [r3, #0]

    // HBu 02.05.06: it should be checked if there are overlaps in the sync manager areas
    if ((u16EscAddrReceiveMbx + u16ReceiveMbxSize) > u16EscAddrSendMbx && (u16EscAddrReceiveMbx < (u16EscAddrSendMbx + u16SendMbxSize)))
 80083aa:	4b27      	ldr	r3, [pc, #156]	; (8008448 <MBX_StartMailboxHandler+0xd8>)
 80083ac:	881b      	ldrh	r3, [r3, #0]
 80083ae:	461a      	mov	r2, r3
 80083b0:	4b24      	ldr	r3, [pc, #144]	; (8008444 <MBX_StartMailboxHandler+0xd4>)
 80083b2:	881b      	ldrh	r3, [r3, #0]
 80083b4:	4413      	add	r3, r2
 80083b6:	4a26      	ldr	r2, [pc, #152]	; (8008450 <MBX_StartMailboxHandler+0xe0>)
 80083b8:	8812      	ldrh	r2, [r2, #0]
 80083ba:	4293      	cmp	r3, r2
 80083bc:	dd0c      	ble.n	80083d8 <MBX_StartMailboxHandler+0x68>
 80083be:	4b22      	ldr	r3, [pc, #136]	; (8008448 <MBX_StartMailboxHandler+0xd8>)
 80083c0:	881b      	ldrh	r3, [r3, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	4b22      	ldr	r3, [pc, #136]	; (8008450 <MBX_StartMailboxHandler+0xe0>)
 80083c6:	881b      	ldrh	r3, [r3, #0]
 80083c8:	4619      	mov	r1, r3
 80083ca:	4b20      	ldr	r3, [pc, #128]	; (800844c <MBX_StartMailboxHandler+0xdc>)
 80083cc:	881b      	ldrh	r3, [r3, #0]
 80083ce:	440b      	add	r3, r1
 80083d0:	429a      	cmp	r2, r3
 80083d2:	da01      	bge.n	80083d8 <MBX_StartMailboxHandler+0x68>
    {
        return ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80083d4:	2316      	movs	r3, #22
 80083d6:	e031      	b.n	800843c <MBX_StartMailboxHandler+0xcc>
    }

    /* enable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    EnableSyncManChannel(MAILBOX_WRITE);
 80083d8:	2000      	movs	r0, #0
 80083da:	f7fe f8ad 	bl	8006538 <EnableSyncManChannel>
    /* enable the send mailbox sync manager channel */
    EnableSyncManChannel(MAILBOX_READ);
 80083de:	2001      	movs	r0, #1
 80083e0:	f7fe f8aa 	bl	8006538 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

/* ECATCHANGE_START(V5.11) MBX2*/
        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 80083e4:	4b17      	ldr	r3, [pc, #92]	; (8008444 <MBX_StartMailboxHandler+0xd4>)
 80083e6:	881b      	ldrh	r3, [r3, #0]
 80083e8:	4618      	mov	r0, r3
 80083ea:	f003 fb25 	bl	800ba38 <malloc>
 80083ee:	4603      	mov	r3, r0
 80083f0:	461a      	mov	r2, r3
 80083f2:	4b18      	ldr	r3, [pc, #96]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 80083f4:	601a      	str	r2, [r3, #0]
        if(psWriteMbx == NULL)
 80083f6:	4b17      	ldr	r3, [pc, #92]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d115      	bne.n	800842a <MBX_StartMailboxHandler+0xba>
        {
            bNoMbxMemoryAvailable = TRUE;
 80083fe:	4b16      	ldr	r3, [pc, #88]	; (8008458 <MBX_StartMailboxHandler+0xe8>)
 8008400:	2201      	movs	r2, #1
 8008402:	701a      	strb	r2, [r3, #0]

            //check if at least enough memory for an mailbox error is available (other wise stop the state transition)
            psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 8008404:	200a      	movs	r0, #10
 8008406:	f003 fb17 	bl	800ba38 <malloc>
 800840a:	4603      	mov	r3, r0
 800840c:	461a      	mov	r2, r3
 800840e:	4b11      	ldr	r3, [pc, #68]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 8008410:	601a      	str	r2, [r3, #0]
            if(psWriteMbx == NULL)
 8008412:	4b10      	ldr	r3, [pc, #64]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <MBX_StartMailboxHandler+0xae>
            {
                result = ALSTATUSCODE_NOMEMORY;
 800841a:	2302      	movs	r3, #2
 800841c:	80fb      	strh	r3, [r7, #6]
            }
           
            APPL_FreeMailboxBuffer(psWriteMbx);
 800841e:	4b0d      	ldr	r3, [pc, #52]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4618      	mov	r0, r3
 8008424:	f003 fb10 	bl	800ba48 <free>
 8008428:	e007      	b.n	800843a <MBX_StartMailboxHandler+0xca>
        }
        else
        {
            bNoMbxMemoryAvailable = FALSE;
 800842a:	4b0b      	ldr	r3, [pc, #44]	; (8008458 <MBX_StartMailboxHandler+0xe8>)
 800842c:	2200      	movs	r2, #0
 800842e:	701a      	strb	r2, [r3, #0]
            APPL_FreeMailboxBuffer(psWriteMbx);
 8008430:	4b08      	ldr	r3, [pc, #32]	; (8008454 <MBX_StartMailboxHandler+0xe4>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4618      	mov	r0, r3
 8008436:	f003 fb07 	bl	800ba48 <free>
        }
/* ECATCHANGE_END(V5.11) MBX2*/

    return result;
 800843a:	88fb      	ldrh	r3, [r7, #6]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	20000ee6 	.word	0x20000ee6
 8008448:	20000ecc 	.word	0x20000ecc
 800844c:	20000ed4 	.word	0x20000ed4
 8008450:	20000ede 	.word	0x20000ede
 8008454:	20000ee0 	.word	0x20000ee0
 8008458:	20000ec8 	.word	0x20000ec8

0800845c <MBX_StopMailboxHandler>:
 \brief  local management service Stop Mailbox Handler
 \brief  the Sync Manager channels 0 and 1 are disabled
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_StopMailboxHandler(void)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
    TMBX MBXMEM * pMbx;

    /* mailbox handler is stopped */
    bMbxRunning = FALSE;
 8008462:	4b44      	ldr	r3, [pc, #272]	; (8008574 <MBX_StopMailboxHandler+0x118>)
 8008464:	2200      	movs	r2, #0
 8008466:	701a      	strb	r2, [r3, #0]
    /* disable the receive mailbox sync manager channel */
/*ECATCHANGE_START(V5.11) HW1*/
    DisableSyncManChannel(MAILBOX_WRITE);
 8008468:	2000      	movs	r0, #0
 800846a:	f7fe f83d 	bl	80064e8 <DisableSyncManChannel>
    /* disable the send mailbox sync manager channel */
    DisableSyncManChannel(MAILBOX_READ);
 800846e:	2001      	movs	r0, #1
 8008470:	f7fe f83a 	bl	80064e8 <DisableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/
    /* initialize variables again */


    if (psRepeatMbx != NULL)
 8008474:	4b40      	ldr	r3, [pc, #256]	; (8008578 <MBX_StopMailboxHandler+0x11c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d004      	beq.n	8008486 <MBX_StopMailboxHandler+0x2a>
        APPL_FreeMailboxBuffer(psRepeatMbx);
 800847c:	4b3e      	ldr	r3, [pc, #248]	; (8008578 <MBX_StopMailboxHandler+0x11c>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4618      	mov	r0, r3
 8008482:	f003 fae1 	bl	800ba48 <free>

    if (psStoreMbx != NULL && psStoreMbx != psRepeatMbx)
 8008486:	4b3d      	ldr	r3, [pc, #244]	; (800857c <MBX_StopMailboxHandler+0x120>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00a      	beq.n	80084a4 <MBX_StopMailboxHandler+0x48>
 800848e:	4b3b      	ldr	r3, [pc, #236]	; (800857c <MBX_StopMailboxHandler+0x120>)
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	4b39      	ldr	r3, [pc, #228]	; (8008578 <MBX_StopMailboxHandler+0x11c>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d004      	beq.n	80084a4 <MBX_StopMailboxHandler+0x48>
        APPL_FreeMailboxBuffer(psStoreMbx);
 800849a:	4b38      	ldr	r3, [pc, #224]	; (800857c <MBX_StopMailboxHandler+0x120>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4618      	mov	r0, r3
 80084a0:	f003 fad2 	bl	800ba48 <free>

    if (psReadMbx != NULL && psReadMbx != psRepeatMbx && psReadMbx != psStoreMbx)
 80084a4:	4b36      	ldr	r3, [pc, #216]	; (8008580 <MBX_StopMailboxHandler+0x124>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d010      	beq.n	80084ce <MBX_StopMailboxHandler+0x72>
 80084ac:	4b34      	ldr	r3, [pc, #208]	; (8008580 <MBX_StopMailboxHandler+0x124>)
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	4b31      	ldr	r3, [pc, #196]	; (8008578 <MBX_StopMailboxHandler+0x11c>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d00a      	beq.n	80084ce <MBX_StopMailboxHandler+0x72>
 80084b8:	4b31      	ldr	r3, [pc, #196]	; (8008580 <MBX_StopMailboxHandler+0x124>)
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	4b2f      	ldr	r3, [pc, #188]	; (800857c <MBX_StopMailboxHandler+0x120>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d004      	beq.n	80084ce <MBX_StopMailboxHandler+0x72>
        APPL_FreeMailboxBuffer(psReadMbx);
 80084c4:	4b2e      	ldr	r3, [pc, #184]	; (8008580 <MBX_StopMailboxHandler+0x124>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f003 fabd 	bl	800ba48 <free>


    psRepeatMbx = NULL;
 80084ce:	4b2a      	ldr	r3, [pc, #168]	; (8008578 <MBX_StopMailboxHandler+0x11c>)
 80084d0:	2200      	movs	r2, #0
 80084d2:	601a      	str	r2, [r3, #0]
    psReadMbx = NULL;
 80084d4:	4b2a      	ldr	r3, [pc, #168]	; (8008580 <MBX_StopMailboxHandler+0x124>)
 80084d6:	2200      	movs	r2, #0
 80084d8:	601a      	str	r2, [r3, #0]
    psStoreMbx = NULL;
 80084da:	4b28      	ldr	r3, [pc, #160]	; (800857c <MBX_StopMailboxHandler+0x120>)
 80084dc:	2200      	movs	r2, #0
 80084de:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 80084e0:	4b28      	ldr	r3, [pc, #160]	; (8008584 <MBX_StopMailboxHandler+0x128>)
 80084e2:	2200      	movs	r2, #0
 80084e4:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x080F bit 2)*/
    {
        UINT16 sm1Activate = 0;
 80084e6:	2300      	movs	r3, #0
 80084e8:	807b      	strh	r3, [r7, #2]
        HW_EscReadWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 80084ea:	1cbb      	adds	r3, r7, #2
 80084ec:	2202      	movs	r2, #2
 80084ee:	f640 010e 	movw	r1, #2062	; 0x80e
 80084f2:	4618      	mov	r0, r3
 80084f4:	f7fd f8a8 	bl	8005648 <HW_EscRead>
        sm1Activate &= SWAPWORD(~0x0200);
 80084f8:	887b      	ldrh	r3, [r7, #2]
 80084fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084fe:	b29b      	uxth	r3, r3
 8008500:	807b      	strh	r3, [r7, #2]
        HW_EscWriteWord(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 8008502:	1cbb      	adds	r3, r7, #2
 8008504:	2202      	movs	r2, #2
 8008506:	f640 010e 	movw	r1, #2062	; 0x80e
 800850a:	4618      	mov	r0, r3
 800850c:	f7fd f904 	bl	8005718 <HW_EscWrite>
    }
    bSendMbxIsFull         = FALSE;
 8008510:	4b1d      	ldr	r3, [pc, #116]	; (8008588 <MBX_StopMailboxHandler+0x12c>)
 8008512:	2200      	movs	r2, #0
 8008514:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 8008516:	4b1d      	ldr	r3, [pc, #116]	; (800858c <MBX_StopMailboxHandler+0x130>)
 8008518:	2200      	movs	r2, #0
 800851a:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 800851c:	4b1c      	ldr	r3, [pc, #112]	; (8008590 <MBX_StopMailboxHandler+0x134>)
 800851e:	2200      	movs	r2, #0
 8008520:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter         = 0;
 8008522:	4b1c      	ldr	r3, [pc, #112]	; (8008594 <MBX_StopMailboxHandler+0x138>)
 8008524:	2200      	movs	r2, #0
 8008526:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter        = 0;
 8008528:	4b1b      	ldr	r3, [pc, #108]	; (8008598 <MBX_StopMailboxHandler+0x13c>)
 800852a:	2200      	movs	r2, #0
 800852c:	701a      	strb	r2, [r3, #0]

    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 800852e:	481b      	ldr	r0, [pc, #108]	; (800859c <MBX_StopMailboxHandler+0x140>)
 8008530:	f7ff fe71 	bl	8008216 <GetOutOfMbxQueue>
 8008534:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d004      	beq.n	8008546 <MBX_StopMailboxHandler+0xea>
        {
            APPL_FreeMailboxBuffer(pMbx);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f003 fa83 	bl	800ba48 <free>
            pMbx = NULL;
 8008542:	2300      	movs	r3, #0
 8008544:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1f0      	bne.n	800852e <MBX_StopMailboxHandler+0xd2>
    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 800854c:	4814      	ldr	r0, [pc, #80]	; (80085a0 <MBX_StopMailboxHandler+0x144>)
 800854e:	f7ff fe62 	bl	8008216 <GetOutOfMbxQueue>
 8008552:	6078      	str	r0, [r7, #4]
        if (pMbx)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d004      	beq.n	8008564 <MBX_StopMailboxHandler+0x108>
        {
            APPL_FreeMailboxBuffer(pMbx);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f003 fa74 	bl	800ba48 <free>
            pMbx = NULL;
 8008560:	2300      	movs	r3, #0
 8008562:	607b      	str	r3, [r7, #4]
        }
    } while (pMbx != NULL);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1f0      	bne.n	800854c <MBX_StopMailboxHandler+0xf0>

}
 800856a:	bf00      	nop
 800856c:	bf00      	nop
 800856e:	3708      	adds	r7, #8
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}
 8008574:	20000eca 	.word	0x20000eca
 8008578:	20000eec 	.word	0x20000eec
 800857c:	20000ed0 	.word	0x20000ed0
 8008580:	20000ed8 	.word	0x20000ed8
 8008584:	20000ee8 	.word	0x20000ee8
 8008588:	20000ec9 	.word	0x20000ec9
 800858c:	20000edc 	.word	0x20000edc
 8008590:	20000ee5 	.word	0x20000ee5
 8008594:	20000ee4 	.word	0x20000ee4
 8008598:	20000e5c 	.word	0x20000e5c
 800859c:	20000e94 	.word	0x20000e94
 80085a0:	20000e60 	.word	0x20000e60

080085a4 <MailboxServiceInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MailboxServiceInd(TMBX MBXMEM *pMbx)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
    UINT8 result;


    switch ( (pMbx->MbxHeader.Flags[MBX_OFFS_TYPE] & MBX_MASK_TYPE) >> MBX_SHIFT_TYPE )
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	889b      	ldrh	r3, [r3, #4]
 80085b0:	121b      	asrs	r3, r3, #8
 80085b2:	f003 030f 	and.w	r3, r3, #15
 80085b6:	2b03      	cmp	r3, #3
 80085b8:	d105      	bne.n	80085c6 <MailboxServiceInd+0x22>
    {
    case MBX_TYPE_COE:
        /* CoE datagram received */
        result = COE_ServiceInd((TCOEMBX MBXMEM *) pMbx);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7fd fe66 	bl	800628c <COE_ServiceInd>
 80085c0:	4603      	mov	r3, r0
 80085c2:	73fb      	strb	r3, [r7, #15]
        break;
 80085c4:	e002      	b.n	80085cc <MailboxServiceInd+0x28>

    default:

        result = MBXERR_UNSUPPORTEDPROTOCOL;
 80085c6:	2302      	movs	r3, #2
 80085c8:	73fb      	strb	r3, [r7, #15]
        break;
 80085ca:	bf00      	nop
    }

    return result;
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
	...

080085d8 <MBX_MailboxWriteInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxWriteInd(TMBX MBXMEM *pMbx)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 80085e0:	2300      	movs	r3, #0
 80085e2:	73fb      	strb	r3, [r7, #15]
    UINT8 mbxCounter = pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] >> MBX_SHIFT_COUNTER;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	889b      	ldrh	r3, [r3, #4]
 80085e8:	0b1b      	lsrs	r3, r3, #12
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	73bb      	strb	r3, [r7, #14]
    UINT16 MbxLen = SWAPWORD(pMbx->MbxHeader.Length);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	881b      	ldrh	r3, [r3, #0]
 80085f2:	81bb      	strh	r3, [r7, #12]

    if(MbxLen > MAX_MBX_SIZE)
 80085f4:	89bb      	ldrh	r3, [r7, #12]
 80085f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085fa:	d914      	bls.n	8008626 <MBX_MailboxWriteInd+0x4e>
    {
        /* Mailbox error response: size specified in mailbox header too large*/
        pMbx->MbxHeader.Length     = 4;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2204      	movs	r2, #4
 8008600:	801a      	strh	r2, [r3, #0]
        pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	889b      	ldrh	r3, [r3, #4]
 8008606:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800860a:	b29a      	uxth	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	809a      	strh	r2, [r3, #4]
        pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	80da      	strh	r2, [r3, #6]
        pMbx->Data[1]                        = SWAPWORD(MBXERR_INVALIDSIZE);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2208      	movs	r2, #8
 800861a:	811a      	strh	r2, [r3, #8]
        MBX_MailboxSendReq(pMbx, 0);
 800861c:	2100      	movs	r1, #0
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f8e0 	bl	80087e4 <MBX_MailboxSendReq>
    else
    {
        APPL_FreeMailboxBuffer(pMbx);
        pMbx = NULL;
    }
}
 8008624:	e02f      	b.n	8008686 <MBX_MailboxWriteInd+0xae>
    if ( mbxCounter == 0 || mbxCounter != u8MbxWriteCounter )
 8008626:	7bbb      	ldrb	r3, [r7, #14]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d004      	beq.n	8008636 <MBX_MailboxWriteInd+0x5e>
 800862c:	4b18      	ldr	r3, [pc, #96]	; (8008690 <MBX_MailboxWriteInd+0xb8>)
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	7bba      	ldrb	r2, [r7, #14]
 8008632:	429a      	cmp	r2, r3
 8008634:	d021      	beq.n	800867a <MBX_MailboxWriteInd+0xa2>
        u8MbxWriteCounter = mbxCounter;
 8008636:	4a16      	ldr	r2, [pc, #88]	; (8008690 <MBX_MailboxWriteInd+0xb8>)
 8008638:	7bbb      	ldrb	r3, [r7, #14]
 800863a:	7013      	strb	r3, [r2, #0]
            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
 800863c:	4915      	ldr	r1, [pc, #84]	; (8008694 <MBX_MailboxWriteInd+0xbc>)
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f7ff fdc0 	bl	80081c4 <PutInMbxQueue>
 8008644:	4603      	mov	r3, r0
 8008646:	73fb      	strb	r3, [r7, #15]
        if ( result != 0 )
 8008648:	7bfb      	ldrb	r3, [r7, #15]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d01b      	beq.n	8008686 <MBX_MailboxWriteInd+0xae>
            pMbx->MbxHeader.Length     = 4;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2204      	movs	r2, #4
 8008652:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	889b      	ldrh	r3, [r3, #4]
 8008658:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800865c:	b29a      	uxth	r2, r3
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8008668:	7bfb      	ldrb	r3, [r7, #15]
 800866a:	b29a      	uxth	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8008670:	2100      	movs	r1, #0
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 f8b6 	bl	80087e4 <MBX_MailboxSendReq>
        if ( result != 0 )
 8008678:	e005      	b.n	8008686 <MBX_MailboxWriteInd+0xae>
        APPL_FreeMailboxBuffer(pMbx);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f003 f9e4 	bl	800ba48 <free>
        pMbx = NULL;
 8008680:	2300      	movs	r3, #0
 8008682:	607b      	str	r3, [r7, #4]
}
 8008684:	e7ff      	b.n	8008686 <MBX_MailboxWriteInd+0xae>
 8008686:	bf00      	nop
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	20000ee4 	.word	0x20000ee4
 8008694:	20000e94 	.word	0x20000e94

08008698 <MBX_MailboxReadInd>:
/**
 \brief This function is called when the Master has read the Send-Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxReadInd(void)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
    bSendMbxIsFull = FALSE;
 800869e:	4b2b      	ldr	r3, [pc, #172]	; (800874c <MBX_MailboxReadInd+0xb4>)
 80086a0:	2200      	movs	r2, #0
 80086a2:	701a      	strb	r2, [r3, #0]
    // HBu 02.05.06: the pointer psRepeatMbx is only free if there is no stored
    //               mailbox service from the last repeat
    if ( psRepeatMbx && psStoreMbx == NULL )
 80086a4:	4b2a      	ldr	r3, [pc, #168]	; (8008750 <MBX_MailboxReadInd+0xb8>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00b      	beq.n	80086c4 <MBX_MailboxReadInd+0x2c>
 80086ac:	4b29      	ldr	r3, [pc, #164]	; (8008754 <MBX_MailboxReadInd+0xbc>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d107      	bne.n	80086c4 <MBX_MailboxReadInd+0x2c>
    {
    /* the last sent service is not stored for repeat any longer */
        APPL_FreeMailboxBuffer(psRepeatMbx);
 80086b4:	4b26      	ldr	r3, [pc, #152]	; (8008750 <MBX_MailboxReadInd+0xb8>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f003 f9c5 	bl	800ba48 <free>
        psRepeatMbx = NULL;
 80086be:	4b24      	ldr	r3, [pc, #144]	; (8008750 <MBX_MailboxReadInd+0xb8>)
 80086c0:	2200      	movs	r2, #0
 80086c2:	601a      	str	r2, [r3, #0]
    }

    /* the actual sent service has to be stored for repeat */
    psRepeatMbx = psReadMbx;
 80086c4:	4b24      	ldr	r3, [pc, #144]	; (8008758 <MBX_MailboxReadInd+0xc0>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a21      	ldr	r2, [pc, #132]	; (8008750 <MBX_MailboxReadInd+0xb8>)
 80086ca:	6013      	str	r3, [r2, #0]

      if ( psStoreMbx )
 80086cc:	4b21      	ldr	r3, [pc, #132]	; (8008754 <MBX_MailboxReadInd+0xbc>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d008      	beq.n	80086e6 <MBX_MailboxReadInd+0x4e>
      {
        /* there was a buffer stored */
        MBX_CopyToSendMailbox(psStoreMbx);
 80086d4:	4b1f      	ldr	r3, [pc, #124]	; (8008754 <MBX_MailboxReadInd+0xbc>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4618      	mov	r0, r3
 80086da:	f000 f991 	bl	8008a00 <MBX_CopyToSendMailbox>
        /* no more buffer to be stored any more */
        psStoreMbx = NULL;
 80086de:	4b1d      	ldr	r3, [pc, #116]	; (8008754 <MBX_MailboxReadInd+0xbc>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	e009      	b.n	80086fa <MBX_MailboxReadInd+0x62>
      }
      else
    {
        TMBX MBXMEM *pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 80086e6:	481d      	ldr	r0, [pc, #116]	; (800875c <MBX_MailboxReadInd+0xc4>)
 80086e8:	f7ff fd95 	bl	8008216 <GetOutOfMbxQueue>
 80086ec:	6078      	str	r0, [r7, #4]
        if (pMbx)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d002      	beq.n	80086fa <MBX_MailboxReadInd+0x62>
        {
            MBX_CopyToSendMailbox(pMbx);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 f983 	bl	8008a00 <MBX_CopyToSendMailbox>
        }
    }

      if ( u8MailboxSendReqStored )
 80086fa:	4b19      	ldr	r3, [pc, #100]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d01f      	beq.n	8008742 <MBX_MailboxReadInd+0xaa>
    {
        /* there are mailbox services stored to be sent */
        if ( u8MailboxSendReqStored & COE_SERVICE )
 8008702:	4b17      	ldr	r3, [pc, #92]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	f003 0302 	and.w	r3, r3, #2
 800870a:	2b00      	cmp	r3, #0
 800870c:	d019      	beq.n	8008742 <MBX_MailboxReadInd+0xaa>
        {
           UINT8 result = 0;
 800870e:	2300      	movs	r3, #0
 8008710:	70fb      	strb	r3, [r7, #3]
            /* reset the flag indicating that CoE service to be sent was stored */
            u8MailboxSendReqStored &= ~COE_SERVICE;
 8008712:	4b13      	ldr	r3, [pc, #76]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	f023 0302 	bic.w	r3, r3, #2
 800871a:	b2da      	uxtb	r2, r3
 800871c:	4b10      	ldr	r3, [pc, #64]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 800871e:	701a      	strb	r2, [r3, #0]

            /* call CoE function that will send the stored CoE service */
            result = COE_ContinueInd(psWriteMbx);
 8008720:	4b10      	ldr	r3, [pc, #64]	; (8008764 <MBX_MailboxReadInd+0xcc>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4618      	mov	r0, r3
 8008726:	f7fd fde9 	bl	80062fc <COE_ContinueInd>
 800872a:	4603      	mov	r3, r0
 800872c:	70fb      	strb	r3, [r7, #3]

            if (result != 0)
 800872e:	78fb      	ldrb	r3, [r7, #3]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d006      	beq.n	8008742 <MBX_MailboxReadInd+0xaa>
            {
                /*Set the pending CoE indication is an error occurred during the continue indication*/
                u8MailboxSendReqStored |= COE_SERVICE;
 8008734:	4b0a      	ldr	r3, [pc, #40]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	f043 0302 	orr.w	r3, r3, #2
 800873c:	b2da      	uxtb	r2, r3
 800873e:	4b08      	ldr	r3, [pc, #32]	; (8008760 <MBX_MailboxReadInd+0xc8>)
 8008740:	701a      	strb	r2, [r3, #0]
        }
        else
        {
        }
    }
}
 8008742:	bf00      	nop
 8008744:	3708      	adds	r7, #8
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	20000ec9 	.word	0x20000ec9
 8008750:	20000eec 	.word	0x20000eec
 8008754:	20000ed0 	.word	0x20000ed0
 8008758:	20000ed8 	.word	0x20000ed8
 800875c:	20000e60 	.word	0x20000e60
 8008760:	20000ee5 	.word	0x20000ee5
 8008764:	20000ee0 	.word	0x20000ee0

08008768 <MBX_MailboxRepeatReq>:
 \brief This function is called if the Master has requested a resending of the last
 \brief sent mailbox
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxRepeatReq(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
    if (psRepeatMbx)
 800876e:	4b18      	ldr	r3, [pc, #96]	; (80087d0 <MBX_MailboxRepeatReq+0x68>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d01d      	beq.n	80087b2 <MBX_MailboxRepeatReq+0x4a>
    {
        TMBX MBXMEM *pMbx = psRepeatMbx;
 8008776:	4b16      	ldr	r3, [pc, #88]	; (80087d0 <MBX_MailboxRepeatReq+0x68>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	607b      	str	r3, [r7, #4]
        /* HBu 13.10.06: if a repeat request is received (again) before the previously repeated mailbox telegram
           was read from the master (psStoreMbx != NULL) the next mailbox telegram to be sent is still in the
            read mailbox so it has not to updated exchanged */
        ENTER_MBX_CRITICAL;

       if (bSendMbxIsFull && psStoreMbx == NULL)
 800877c:	4b15      	ldr	r3, [pc, #84]	; (80087d4 <MBX_MailboxRepeatReq+0x6c>)
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d010      	beq.n	80087a6 <MBX_MailboxRepeatReq+0x3e>
 8008784:	4b14      	ldr	r3, [pc, #80]	; (80087d8 <MBX_MailboxRepeatReq+0x70>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d10c      	bne.n	80087a6 <MBX_MailboxRepeatReq+0x3e>
        {
            /* mailbox is full, take the buffer off */
/*ECATCHANGE_START(V5.11) HW1*/
            DisableSyncManChannel(MAILBOX_READ);
 800878c:	2001      	movs	r0, #1
 800878e:	f7fd feab 	bl	80064e8 <DisableSyncManChannel>

            /* store the buffer to be sent next */
            psStoreMbx = psReadMbx;
 8008792:	4b12      	ldr	r3, [pc, #72]	; (80087dc <MBX_MailboxRepeatReq+0x74>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a10      	ldr	r2, [pc, #64]	; (80087d8 <MBX_MailboxRepeatReq+0x70>)
 8008798:	6013      	str	r3, [r2, #0]
            /* enable the mailbox again */
            EnableSyncManChannel(MAILBOX_READ);
 800879a:	2001      	movs	r0, #1
 800879c:	f7fd fecc 	bl	8006538 <EnableSyncManChannel>
/*ECATCHANGE_END(V5.11) HW1*/

            /* HBu 15.02.06: flag has to be reset otherwise the mailbox service
                             will not be copied by MBX_CopyToSendMailbox */
            bSendMbxIsFull = FALSE;
 80087a0:	4b0c      	ldr	r3, [pc, #48]	; (80087d4 <MBX_MailboxRepeatReq+0x6c>)
 80087a2:	2200      	movs	r2, #0
 80087a4:	701a      	strb	r2, [r3, #0]
        }


        MBX_CopyToSendMailbox(pMbx);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f92a 	bl	8008a00 <MBX_CopyToSendMailbox>
        // HBu 17.06.06: psRepeatMbx has to be set to 0, when it was repeated, otherwise it would be returned twice
        // to the empty queue (MAILBOX_QUEUE=1) or a buffer get lost, if the the next repeat request will happen before
        // the repeated buffer was read
        psRepeatMbx = NULL;
 80087ac:	4b08      	ldr	r3, [pc, #32]	; (80087d0 <MBX_MailboxRepeatReq+0x68>)
 80087ae:	2200      	movs	r2, #0
 80087b0:	601a      	str	r2, [r3, #0]
        LEAVE_MBX_CRITICAL;
    }

    // Repeat was finished, toggle the acknowledge bit
    bMbxRepeatToggle = !bMbxRepeatToggle;
 80087b2:	4b0b      	ldr	r3, [pc, #44]	; (80087e0 <MBX_MailboxRepeatReq+0x78>)
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	bf0c      	ite	eq
 80087ba:	2301      	moveq	r3, #1
 80087bc:	2300      	movne	r3, #0
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	461a      	mov	r2, r3
 80087c2:	4b07      	ldr	r3, [pc, #28]	; (80087e0 <MBX_MailboxRepeatReq+0x78>)
 80087c4:	701a      	strb	r2, [r3, #0]
}
 80087c6:	bf00      	nop
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20000eec 	.word	0x20000eec
 80087d4:	20000ec9 	.word	0x20000ec9
 80087d8:	20000ed0 	.word	0x20000ed0
 80087dc:	20000ed8 	.word	0x20000ed8
 80087e0:	20000ee8 	.word	0x20000ee8

080087e4 <MBX_MailboxSendReq>:

 \brief        This function puts a new Mailbox service in the Send Mailbox
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_MailboxSendReq( TMBX MBXMEM * pMbx, UINT8 flags )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b084      	sub	sp, #16
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	460b      	mov	r3, r1
 80087ee:	70fb      	strb	r3, [r7, #3]
    UINT8 result = 0;
 80087f0:	2300      	movs	r3, #0
 80087f2:	73fb      	strb	r3, [r7, #15]

    /* HBu 06.02.06: in INIT-state a mailbox send request shall be refused */
    if ( (nAlStatus & STATE_MASK) == STATE_INIT )
 80087f4:	4b2d      	ldr	r3, [pc, #180]	; (80088ac <MBX_MailboxSendReq+0xc8>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f003 030f 	and.w	r3, r3, #15
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d101      	bne.n	8008804 <MBX_MailboxSendReq+0x20>
        return ERROR_INVALIDSTATE;
 8008800:	23f0      	movs	r3, #240	; 0xf0
 8008802:	e04e      	b.n	80088a2 <MBX_MailboxSendReq+0xbe>
    ENTER_MBX_CRITICAL;
    DISABLE_MBX_INT;

    /* the counter in the mailbox header has to be incremented with every new mailbox service to be sent
       if the mailbox data link layer is supported (software switch MAILBOX_REPEAT_SUPPORTED set)*/
    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] &= ~MBX_MASK_COUNTER;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	889b      	ldrh	r3, [r3, #4]
 8008808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800880c:	b29a      	uxth	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	809a      	strh	r2, [r3, #4]
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    /* u8MbxCounter holds the actual counter for the mailbox header, only the values
       1-7 are allowed if the mailbox data link layer is supported  */
    if ( (u8MbxReadCounter & 0x07) == 0 )
 8008812:	4b27      	ldr	r3, [pc, #156]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	f003 0307 	and.w	r3, r3, #7
 800881a:	2b00      	cmp	r3, #0
 800881c:	d102      	bne.n	8008824 <MBX_MailboxSendReq+0x40>
        u8MbxReadCounter = 1;
 800881e:	4b24      	ldr	r3, [pc, #144]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 8008820:	2201      	movs	r2, #1
 8008822:	701a      	strb	r2, [r3, #0]

    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] |= u8MbxReadCounter << MBX_SHIFT_COUNTER;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	889b      	ldrh	r3, [r3, #4]
 8008828:	b21a      	sxth	r2, r3
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	031b      	lsls	r3, r3, #12
 8008830:	b21b      	sxth	r3, r3
 8008832:	4313      	orrs	r3, r2
 8008834:	b21b      	sxth	r3, r3
 8008836:	b29a      	uxth	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	809a      	strh	r2, [r3, #4]

    /* try to copy the mailbox command in the ESC */
    if ( MBX_CopyToSendMailbox(pMbx) != 0 )
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 f8df 	bl	8008a00 <MBX_CopyToSendMailbox>
 8008842:	4603      	mov	r3, r0
 8008844:	2b00      	cmp	r3, #0
 8008846:	d014      	beq.n	8008872 <MBX_MailboxSendReq+0x8e>
    {
        /* no success, send mailbox was full, set flag  */
        result = PutInMbxQueue(pMbx, &sMbxSendQueue);
 8008848:	491a      	ldr	r1, [pc, #104]	; (80088b4 <MBX_MailboxSendReq+0xd0>)
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f7ff fcba 	bl	80081c4 <PutInMbxQueue>
 8008850:	4603      	mov	r3, r0
 8008852:	73fb      	strb	r3, [r7, #15]
        if (result != 0)
 8008854:	7bfb      	ldrb	r3, [r7, #15]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d004      	beq.n	8008864 <MBX_MailboxSendReq+0x80>
            flags |= FRAGMENTS_FOLLOW;
 800885a:	78fb      	ldrb	r3, [r7, #3]
 800885c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008860:	70fb      	strb	r3, [r7, #3]
 8008862:	e00c      	b.n	800887e <MBX_MailboxSendReq+0x9a>
        else
            u8MbxReadCounter++;
 8008864:	4b12      	ldr	r3, [pc, #72]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	3301      	adds	r3, #1
 800886a:	b2da      	uxtb	r2, r3
 800886c:	4b10      	ldr	r3, [pc, #64]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 800886e:	701a      	strb	r2, [r3, #0]
 8008870:	e005      	b.n	800887e <MBX_MailboxSendReq+0x9a>
    }
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    else
    {
        u8MbxReadCounter++;
 8008872:	4b0f      	ldr	r3, [pc, #60]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	3301      	adds	r3, #1
 8008878:	b2da      	uxtb	r2, r3
 800887a:	4b0d      	ldr	r3, [pc, #52]	; (80088b0 <MBX_MailboxSendReq+0xcc>)
 800887c:	701a      	strb	r2, [r3, #0]
    }

    if ( flags & FRAGMENTS_FOLLOW )
 800887e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008882:	2b00      	cmp	r3, #0
 8008884:	da0c      	bge.n	80088a0 <MBX_MailboxSendReq+0xbc>
    {
        /* store the mailbox service that the corresponding XXX_ContinueInd function will
           be called when the send mailbox will have been read by the master because there
           are mailbox commands to be sent for this service */
        u8MailboxSendReqStored |= (flags & ((UINT8) ~FRAGMENTS_FOLLOW));
 8008886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800888a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800888e:	b25a      	sxtb	r2, r3
 8008890:	4b09      	ldr	r3, [pc, #36]	; (80088b8 <MBX_MailboxSendReq+0xd4>)
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	b25b      	sxtb	r3, r3
 8008896:	4313      	orrs	r3, r2
 8008898:	b25b      	sxtb	r3, r3
 800889a:	b2da      	uxtb	r2, r3
 800889c:	4b06      	ldr	r3, [pc, #24]	; (80088b8 <MBX_MailboxSendReq+0xd4>)
 800889e:	701a      	strb	r2, [r3, #0]
    }

    ENABLE_MBX_INT;
    LEAVE_MBX_CRITICAL;

    return result;
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000c19 	.word	0x20000c19
 80088b0:	20000e5c 	.word	0x20000e5c
 80088b4:	20000e60 	.word	0x20000e60
 80088b8:	20000ee5 	.word	0x20000ee5

080088bc <MBX_CheckAndCopyMailbox>:

        Also the contents of the Receive Mailbox will be copied in the variable sMbx.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_CheckAndCopyMailbox( void )
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b082      	sub	sp, #8
 80088c0:	af00      	add	r7, sp, #0
    UINT16 mbxLen;

    /* get the size of the received mailbox command and acknowledge the event*/
    HW_EscReadWord(mbxLen,u16EscAddrReceiveMbx);
 80088c2:	4b47      	ldr	r3, [pc, #284]	; (80089e0 <MBX_CheckAndCopyMailbox+0x124>)
 80088c4:	8819      	ldrh	r1, [r3, #0]
 80088c6:	1cbb      	adds	r3, r7, #2
 80088c8:	2202      	movs	r2, #2
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7fc febc 	bl	8005648 <HW_EscRead>
    
    /* the size has to be swapped here, all other bytes of the mailbox service will be swapped later */
    mbxLen = SWAPWORD(mbxLen);
 80088d0:	887b      	ldrh	r3, [r7, #2]
 80088d2:	807b      	strh	r3, [r7, #2]

/* ECATCHANGE_START(V5.11) MBX2*/
    if(bNoMbxMemoryAvailable == TRUE)
 80088d4:	4b43      	ldr	r3, [pc, #268]	; (80089e4 <MBX_CheckAndCopyMailbox+0x128>)
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d123      	bne.n	8008924 <MBX_CheckAndCopyMailbox+0x68>
    {
        /* Return a no memory error in case of any mailbox request*/
        TMBX MBXMEM *pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 80088dc:	200a      	movs	r0, #10
 80088de:	f003 f8ab 	bl	800ba38 <malloc>
 80088e2:	4603      	mov	r3, r0
 80088e4:	607b      	str	r3, [r7, #4]

        if(pMbx != NULL)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d01b      	beq.n	8008924 <MBX_CheckAndCopyMailbox+0x68>
        {
            HMEMSET(pMbx,0x00,10);
 80088ec:	220a      	movs	r2, #10
 80088ee:	2100      	movs	r1, #0
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f003 f8bf 	bl	800ba74 <memset>

            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2204      	movs	r2, #4
 80088fa:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	889b      	ldrh	r3, [r3, #4]
 8008900:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008904:	b29a      	uxth	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(MBXERR_NOMOREMEMORY);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2207      	movs	r2, #7
 8008914:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8008916:	2100      	movs	r1, #0
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f7ff ff63 	bl	80087e4 <MBX_MailboxSendReq>

            APPL_FreeMailboxBuffer(pMbx);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f003 f892 	bl	800ba48 <free>
        }
    }
/* ECATCHANGE_END(V5.11) MBX2*/
    /* the length of the mailbox data is in the first two bytes of the mailbox,
       so the length of the mailbox header has to be added */
    mbxLen += MBX_HEADER_SIZE;
 8008924:	887b      	ldrh	r3, [r7, #2]
 8008926:	3306      	adds	r3, #6
 8008928:	b29b      	uxth	r3, r3
 800892a:	807b      	strh	r3, [r7, #2]

    /* in this example there are only two mailbox buffers available in the firmware (one for processing and
       one to stored the last sent response for a possible repeat request), so a
       received mailbox service can only be processed if a free buffer is available */
    if ( ( bSendMbxIsFull )                /* a received mailbox service will not be processed
 800892c:	4b2e      	ldr	r3, [pc, #184]	; (80089e8 <MBX_CheckAndCopyMailbox+0x12c>)
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d103      	bne.n	800893c <MBX_CheckAndCopyMailbox+0x80>
                                                    as long as the send mailbox is still full
                                                    (waits to be read from the master) */
        ||( u8MailboxSendReqStored )    /* a mailbox service to be sent is still stored
 8008934:	4b2d      	ldr	r3, [pc, #180]	; (80089ec <MBX_CheckAndCopyMailbox+0x130>)
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d003      	beq.n	8008944 <MBX_CheckAndCopyMailbox+0x88>
                                                    until all stored mailbox services are sent */
        )
    {
        /* set flag that the processing of the mailbox service will be checked in the
            function MBX_Main (called from ECAT_Main) */
        bReceiveMbxIsLocked = TRUE;
 800893c:	4b2c      	ldr	r3, [pc, #176]	; (80089f0 <MBX_CheckAndCopyMailbox+0x134>)
 800893e:	2201      	movs	r2, #1
 8008940:	701a      	strb	r2, [r3, #0]
 8008942:	e04a      	b.n	80089da <MBX_CheckAndCopyMailbox+0x11e>
    }
    else
    {
        /* received mailbox command can be processed, reset flag */
        bReceiveMbxIsLocked = FALSE;
 8008944:	4b2a      	ldr	r3, [pc, #168]	; (80089f0 <MBX_CheckAndCopyMailbox+0x134>)
 8008946:	2200      	movs	r2, #0
 8008948:	701a      	strb	r2, [r3, #0]

        /* if the read mailbox size is too big for the buffer, set the copy size to the maximum buffer size, otherwise
           memory could be overwritten,
           the evaluation of the mailbox size will be done in the mailbox protocols called from MBX_WriteMailboxInd */

        if (mbxLen > u16ReceiveMbxSize)
 800894a:	887a      	ldrh	r2, [r7, #2]
 800894c:	4b29      	ldr	r3, [pc, #164]	; (80089f4 <MBX_CheckAndCopyMailbox+0x138>)
 800894e:	881b      	ldrh	r3, [r3, #0]
 8008950:	429a      	cmp	r2, r3
 8008952:	d902      	bls.n	800895a <MBX_CheckAndCopyMailbox+0x9e>
            mbxLen = u16ReceiveMbxSize;
 8008954:	4b27      	ldr	r3, [pc, #156]	; (80089f4 <MBX_CheckAndCopyMailbox+0x138>)
 8008956:	881b      	ldrh	r3, [r3, #0]
 8008958:	807b      	strh	r3, [r7, #2]

        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 800895a:	4b26      	ldr	r3, [pc, #152]	; (80089f4 <MBX_CheckAndCopyMailbox+0x138>)
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	4618      	mov	r0, r3
 8008960:	f003 f86a 	bl	800ba38 <malloc>
 8008964:	4603      	mov	r3, r0
 8008966:	461a      	mov	r2, r3
 8008968:	4b23      	ldr	r3, [pc, #140]	; (80089f8 <MBX_CheckAndCopyMailbox+0x13c>)
 800896a:	601a      	str	r2, [r3, #0]

        /* if there is no more memory for mailbox buffer, the mailbox should not be read */
        if (psWriteMbx == NULL)
 800896c:	4b22      	ldr	r3, [pc, #136]	; (80089f8 <MBX_CheckAndCopyMailbox+0x13c>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d103      	bne.n	800897c <MBX_CheckAndCopyMailbox+0xc0>
        {
            /* set flag that the processing of the mailbox service will be checked in the
                function MBX_Main (called from ECAT_Main) */
            bReceiveMbxIsLocked = TRUE;
 8008974:	4b1e      	ldr	r3, [pc, #120]	; (80089f0 <MBX_CheckAndCopyMailbox+0x134>)
 8008976:	2201      	movs	r2, #1
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	e02e      	b.n	80089da <MBX_CheckAndCopyMailbox+0x11e>
            return;
        }
        /* copy the mailbox header and data*/
        HW_EscReadMbxMem((MEM_ADDR MBXMEM *) psWriteMbx,u16EscAddrReceiveMbx,mbxLen);
 800897c:	4b1e      	ldr	r3, [pc, #120]	; (80089f8 <MBX_CheckAndCopyMailbox+0x13c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a17      	ldr	r2, [pc, #92]	; (80089e0 <MBX_CheckAndCopyMailbox+0x124>)
 8008982:	8811      	ldrh	r1, [r2, #0]
 8008984:	887a      	ldrh	r2, [r7, #2]
 8008986:	4618      	mov	r0, r3
 8008988:	f7fc fe5e 	bl	8005648 <HW_EscRead>


        {
        /*Read Control and Status of SyncManager 0 to check if the buffer is unlocked*/
        VARVOLATILE UINT16 smstate = 0x00;
 800898c:	2300      	movs	r3, #0
 800898e:	803b      	strh	r3, [r7, #0]
        HW_EscReadWord(smstate,ESC_SYNCMAN_CONTROL_OFFSET);
 8008990:	463b      	mov	r3, r7
 8008992:	2202      	movs	r2, #2
 8008994:	f640 0104 	movw	r1, #2052	; 0x804
 8008998:	4618      	mov	r0, r3
 800899a:	f7fc fe55 	bl	8005648 <HW_EscRead>
/*ECATCHANGE_START(V5.11) ECAT7*/
        smstate = SWAPWORD(smstate);
 800899e:	883b      	ldrh	r3, [r7, #0]
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	803b      	strh	r3, [r7, #0]
/*ECATCHANGE_END(V5.11) ECAT7*/

        if(smstate & SM_STATUS_MBX_BUFFER_FULL)
 80089a4:	883b      	ldrh	r3, [r7, #0]
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00f      	beq.n	80089d0 <MBX_CheckAndCopyMailbox+0x114>
        {
            /*Unlock the mailbox SyncManger buffer*/
            u16dummy = 0;
 80089b0:	4b12      	ldr	r3, [pc, #72]	; (80089fc <MBX_CheckAndCopyMailbox+0x140>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	801a      	strh	r2, [r3, #0]
            HW_EscReadWord(u16dummy,(u16EscAddrReceiveMbx + u16ReceiveMbxSize - 2));
 80089b6:	4b0a      	ldr	r3, [pc, #40]	; (80089e0 <MBX_CheckAndCopyMailbox+0x124>)
 80089b8:	881a      	ldrh	r2, [r3, #0]
 80089ba:	4b0e      	ldr	r3, [pc, #56]	; (80089f4 <MBX_CheckAndCopyMailbox+0x138>)
 80089bc:	881b      	ldrh	r3, [r3, #0]
 80089be:	4413      	add	r3, r2
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	3b02      	subs	r3, #2
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	2202      	movs	r2, #2
 80089c8:	4619      	mov	r1, r3
 80089ca:	480c      	ldr	r0, [pc, #48]	; (80089fc <MBX_CheckAndCopyMailbox+0x140>)
 80089cc:	f7fc fe3c 	bl	8005648 <HW_EscRead>
        }

        }

        /* in MBX_MailboxWriteInd the mailbox protocol will be processed */
        MBX_MailboxWriteInd( psWriteMbx );
 80089d0:	4b09      	ldr	r3, [pc, #36]	; (80089f8 <MBX_CheckAndCopyMailbox+0x13c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f7ff fdff 	bl	80085d8 <MBX_MailboxWriteInd>

    }
}
 80089da:	3708      	adds	r7, #8
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	20000ecc 	.word	0x20000ecc
 80089e4:	20000ec8 	.word	0x20000ec8
 80089e8:	20000ec9 	.word	0x20000ec9
 80089ec:	20000ee5 	.word	0x20000ee5
 80089f0:	20000edc 	.word	0x20000edc
 80089f4:	20000ee6 	.word	0x20000ee6
 80089f8:	20000ee0 	.word	0x20000ee0
 80089fc:	20000c20 	.word	0x20000c20

08008a00 <MBX_CopyToSendMailbox>:

 \brief    This function copies data to the Send Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_CopyToSendMailbox( TMBX MBXMEM *pMbx )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
    if ( (nAlStatus & STATE_MASK) == STATE_INIT)
 8008a08:	4b39      	ldr	r3, [pc, #228]	; (8008af0 <MBX_CopyToSendMailbox+0xf0>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	f003 030f 	and.w	r3, r3, #15
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d101      	bne.n	8008a18 <MBX_CopyToSendMailbox+0x18>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8008a14:	23f0      	movs	r3, #240	; 0xf0
 8008a16:	e067      	b.n	8008ae8 <MBX_CopyToSendMailbox+0xe8>
    }


    if ( !bMbxRunning )
 8008a18:	4b36      	ldr	r3, [pc, #216]	; (8008af4 <MBX_CopyToSendMailbox+0xf4>)
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d101      	bne.n	8008a24 <MBX_CopyToSendMailbox+0x24>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8008a20:	23f0      	movs	r3, #240	; 0xf0
 8008a22:	e061      	b.n	8008ae8 <MBX_CopyToSendMailbox+0xe8>
    }

    if ( bSendMbxIsFull )
 8008a24:	4b34      	ldr	r3, [pc, #208]	; (8008af8 <MBX_CopyToSendMailbox+0xf8>)
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d001      	beq.n	8008a30 <MBX_CopyToSendMailbox+0x30>
    {
        /* mailbox service cannot be sent because the send mailbox is still full */
        return MBXERR_NOMOREMEMORY;
 8008a2c:	2307      	movs	r3, #7
 8008a2e:	e05b      	b.n	8008ae8 <MBX_CopyToSendMailbox+0xe8>
    }
    else
    {
        /* the variable mbxSize contains the size of the mailbox data to be sent */
        UINT16 mbxSize = pMbx->MbxHeader.Length;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	881b      	ldrh	r3, [r3, #0]
 8008a34:	82fb      	strh	r3, [r7, #22]
        HW_EscWriteMbxMem((MEM_ADDR *)pMbx, u16EscAddrSendMbx, (mbxSize + MBX_HEADER_SIZE));
 8008a36:	4b31      	ldr	r3, [pc, #196]	; (8008afc <MBX_CopyToSendMailbox+0xfc>)
 8008a38:	8819      	ldrh	r1, [r3, #0]
 8008a3a:	8afb      	ldrh	r3, [r7, #22]
 8008a3c:	3306      	adds	r3, #6
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	461a      	mov	r2, r3
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7fc fe68 	bl	8005718 <HW_EscWrite>
/* ECATCHANGE_HW(V5.10) HW1*/

        {
        /*Read Control and Status of SyncManager 1 to check if the buffer is still marked as empty*/
        VARVOLATILE UINT16 smstate = 0x00;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	81fb      	strh	r3, [r7, #14]
        HW_EscReadWord(smstate,(ESC_SYNCMAN_CONTROL_OFFSET + SIZEOF_SM_REGISTER));
 8008a4c:	f107 030e 	add.w	r3, r7, #14
 8008a50:	2202      	movs	r2, #2
 8008a52:	f640 010c 	movw	r1, #2060	; 0x80c
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7fc fdf6 	bl	8005648 <HW_EscRead>
/*ECATCHANGE_START(V5.11) ECAT7*/
        smstate = SWAPWORD(smstate);
 8008a5c:	89fb      	ldrh	r3, [r7, #14]
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	81fb      	strh	r3, [r7, #14]
/*ECATCHANGE_END(V5.11) ECAT7*/

        if(!(smstate & SM_STATUS_MBX_BUFFER_FULL))
 8008a62:	89fb      	ldrh	r3, [r7, #14]
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d12a      	bne.n	8008ac4 <MBX_CopyToSendMailbox+0xc4>
        {
            UINT8 BytesLeft = u16SendMbxSize - (mbxSize + MBX_HEADER_SIZE);
 8008a6e:	4b24      	ldr	r3, [pc, #144]	; (8008b00 <MBX_CopyToSendMailbox+0x100>)
 8008a70:	881b      	ldrh	r3, [r3, #0]
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	8afb      	ldrh	r3, [r7, #22]
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	1ad3      	subs	r3, r2, r3
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	3b06      	subs	r3, #6
 8008a7e:	757b      	strb	r3, [r7, #21]

            /*Write last Byte to trigger mailbox full flag*/
            /*Read last 2 Bytes and write them again (required if low Byte of the WORD were written before)*/
            u16dummy = 0;
 8008a80:	4b20      	ldr	r3, [pc, #128]	; (8008b04 <MBX_CopyToSendMailbox+0x104>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	801a      	strh	r2, [r3, #0]
            if(BytesLeft < 2)
 8008a86:	7d7b      	ldrb	r3, [r7, #21]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d80e      	bhi.n	8008aaa <MBX_CopyToSendMailbox+0xaa>
            {
                /*The last 2Bytes are overlapping the already written buffer*/
                                
                /*Get the valid 16Bit address*/
                UINT32 LastDataAddress = ((mbxSize + MBX_HEADER_SIZE)/2)*2;
 8008a8c:	8afb      	ldrh	r3, [r7, #22]
 8008a8e:	3306      	adds	r3, #6
 8008a90:	f023 0301 	bic.w	r3, r3, #1
 8008a94:	613b      	str	r3, [r7, #16]
            
                /*Copy the buffer to overwrite*/
                MEMCPY((UINT16 *)&u16dummy,(((UINT8 *)pMbx) + LastDataAddress),(2 - BytesLeft));
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	18d1      	adds	r1, r2, r3
 8008a9c:	7d7b      	ldrb	r3, [r7, #21]
 8008a9e:	f1c3 0302 	rsb	r3, r3, #2
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	4817      	ldr	r0, [pc, #92]	; (8008b04 <MBX_CopyToSendMailbox+0x104>)
 8008aa6:	f002 ffd7 	bl	800ba58 <memcpy>
            }
            
            HW_EscWriteWord(u16dummy,(u16EscAddrSendMbx + u16SendMbxSize - 2));
 8008aaa:	4b14      	ldr	r3, [pc, #80]	; (8008afc <MBX_CopyToSendMailbox+0xfc>)
 8008aac:	881a      	ldrh	r2, [r3, #0]
 8008aae:	4b14      	ldr	r3, [pc, #80]	; (8008b00 <MBX_CopyToSendMailbox+0x100>)
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	3b02      	subs	r3, #2
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	2202      	movs	r2, #2
 8008abc:	4619      	mov	r1, r3
 8008abe:	4811      	ldr	r0, [pc, #68]	; (8008b04 <MBX_CopyToSendMailbox+0x104>)
 8008ac0:	f7fc fe2a 	bl	8005718 <HW_EscWrite>
            the other one the actual service to be sent (psReadMbx),
            there is no buffer available for a mailbox receive service
            until the last sent buffer was read from the master
            the exception is after the INIT2PREOP transition, in that
            case there is no last sent service (psReadMbx = 0) */
        if ( psReadMbx )
 8008ac4:	4b10      	ldr	r3, [pc, #64]	; (8008b08 <MBX_CopyToSendMailbox+0x108>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d003      	beq.n	8008ad4 <MBX_CopyToSendMailbox+0xd4>
            psWriteMbx = NULL;
 8008acc:	4b0f      	ldr	r3, [pc, #60]	; (8008b0c <MBX_CopyToSendMailbox+0x10c>)
 8008ace:	2200      	movs	r2, #0
 8008ad0:	601a      	str	r2, [r3, #0]
 8008ad2:	e002      	b.n	8008ada <MBX_CopyToSendMailbox+0xda>
        else
        {
            /* only the first time after the INIT2PREOP-transition */
            psWriteMbx = &asMbx[1];
 8008ad4:	4b0d      	ldr	r3, [pc, #52]	; (8008b0c <MBX_CopyToSendMailbox+0x10c>)
 8008ad6:	4a0e      	ldr	r2, [pc, #56]	; (8008b10 <MBX_CopyToSendMailbox+0x110>)
 8008ad8:	601a      	str	r2, [r3, #0]
        }
        // HBu 17.06.06: psRepeatMbx was already updated in MBX_MailboxReadInd
        // psRepeatMbx = psReadMbx;
        psReadMbx = pMbx;
 8008ada:	4a0b      	ldr	r2, [pc, #44]	; (8008b08 <MBX_CopyToSendMailbox+0x108>)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6013      	str	r3, [r2, #0]

        /* set flag that send mailbox is full now */
        bSendMbxIsFull = TRUE;
 8008ae0:	4b05      	ldr	r3, [pc, #20]	; (8008af8 <MBX_CopyToSendMailbox+0xf8>)
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	701a      	strb	r2, [r3, #0]


        return 0;
 8008ae6:	2300      	movs	r3, #0
    }
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3718      	adds	r7, #24
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	20000c19 	.word	0x20000c19
 8008af4:	20000eca 	.word	0x20000eca
 8008af8:	20000ec9 	.word	0x20000ec9
 8008afc:	20000ede 	.word	0x20000ede
 8008b00:	20000ed4 	.word	0x20000ed4
 8008b04:	20000c20 	.word	0x20000c20
 8008b08:	20000ed8 	.word	0x20000ed8
 8008b0c:	20000ee0 	.word	0x20000ee0
 8008b10:	20000d5c 	.word	0x20000d5c

08008b14 <MBX_Main>:
 \brief    This function is called cyclically to check if a received Mailbox service was
             stored.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Main(void)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b082      	sub	sp, #8
 8008b18:	af00      	add	r7, sp, #0
    TMBX MBXMEM *pMbx = NULL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	603b      	str	r3, [r7, #0]

    do
    {
        UINT8 result = 0;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	71fb      	strb	r3, [r7, #7]

        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 8008b22:	4818      	ldr	r0, [pc, #96]	; (8008b84 <MBX_Main+0x70>)
 8008b24:	f7ff fb77 	bl	8008216 <GetOutOfMbxQueue>
 8008b28:	6038      	str	r0, [r7, #0]
        if ( pMbx )
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d004      	beq.n	8008b3a <MBX_Main+0x26>
            result = MailboxServiceInd(pMbx);
 8008b30:	6838      	ldr	r0, [r7, #0]
 8008b32:	f7ff fd37 	bl	80085a4 <MailboxServiceInd>
 8008b36:	4603      	mov	r3, r0
 8008b38:	71fb      	strb	r3, [r7, #7]

        if ( result != 0 )
 8008b3a:	79fb      	ldrb	r3, [r7, #7]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d014      	beq.n	8008b6a <MBX_Main+0x56>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	2204      	movs	r2, #4
 8008b44:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	889b      	ldrh	r3, [r3, #4]
 8008b4a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	809a      	strh	r2, [r3, #4]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2201      	movs	r2, #1
 8008b58:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8008b5a:	79fb      	ldrb	r3, [r7, #7]
 8008b5c:	b29a      	uxth	r2, r3
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8008b62:	2100      	movs	r1, #0
 8008b64:	6838      	ldr	r0, [r7, #0]
 8008b66:	f7ff fe3d 	bl	80087e4 <MBX_MailboxSendReq>
        }
    }
    while ( pMbx != NULL );
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1d6      	bne.n	8008b1e <MBX_Main+0xa>



      if ( bReceiveMbxIsLocked )
 8008b70:	4b05      	ldr	r3, [pc, #20]	; (8008b88 <MBX_Main+0x74>)
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d001      	beq.n	8008b7c <MBX_Main+0x68>
      {
          /* the work on the receive mailbox is locked, check if it can be unlocked (if all
             mailbox commands has been sent */
          MBX_CheckAndCopyMailbox();
 8008b78:	f7ff fea0 	bl	80088bc <MBX_CheckAndCopyMailbox>
      }
}
 8008b7c:	bf00      	nop
 8008b7e:	3708      	adds	r7, #8
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	20000e94 	.word	0x20000e94
 8008b88:	20000edc 	.word	0x20000edc

08008b8c <OBJ_GetObjectHandle>:
             and returns a handle if found.

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	4603      	mov	r3, r0
 8008b94:	80fb      	strh	r3, [r7, #6]
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8008b96:	f7fc fe53 	bl	8005840 <COE_GetObjectDictionary>
 8008b9a:	60f8      	str	r0, [r7, #12]

    while (pObjEntry!= NULL)
 8008b9c:	e009      	b.n	8008bb2 <OBJ_GetObjectHandle+0x26>
    {
        if (pObjEntry->Index == index)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	891b      	ldrh	r3, [r3, #8]
 8008ba2:	88fa      	ldrh	r2, [r7, #6]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d101      	bne.n	8008bac <OBJ_GetObjectHandle+0x20>
            return pObjEntry;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	e006      	b.n	8008bba <OBJ_GetObjectHandle+0x2e>
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	60fb      	str	r3, [r7, #12]
    while (pObjEntry!= NULL)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1f2      	bne.n	8008b9e <OBJ_GetObjectHandle+0x12>
    }
    return 0;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3710      	adds	r7, #16
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}

08008bc2 <OBJ_GetObjectLength>:

 \brief     This function returns the size of the requested entry. If bCompleteaccess is set the size of the complete object is returned (the returned size is byte packed, gaps based on the used platform/compiler are not taken into account)

*////////////////////////////////////////////////////////////////////////////////////////
UINT32 OBJ_GetObjectLength( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 bCompleteAccess)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b085      	sub	sp, #20
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	603a      	str	r2, [r7, #0]
 8008bca:	461a      	mov	r2, r3
 8008bcc:	4603      	mov	r3, r0
 8008bce:	80fb      	strh	r3, [r7, #6]
 8008bd0:	460b      	mov	r3, r1
 8008bd2:	717b      	strb	r3, [r7, #5]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	713b      	strb	r3, [r7, #4]
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	899b      	ldrh	r3, [r3, #12]
 8008bdc:	121b      	asrs	r3, r3, #8
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	f003 030f 	and.w	r3, r3, #15
 8008be4:	72bb      	strb	r3, [r7, #10]
    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	899b      	ldrh	r3, [r3, #12]
 8008bea:	727b      	strb	r3, [r7, #9]
    UINT32 size = 0;
 8008bec:	2300      	movs	r3, #0
 8008bee:	60fb      	str	r3, [r7, #12]

    if ( bCompleteAccess )
 8008bf0:	793b      	ldrb	r3, [r7, #4]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d043      	beq.n	8008c7e <OBJ_GetObjectLength+0xbc>
    {
        if ( objCode == OBJCODE_VAR )
 8008bf6:	7abb      	ldrb	r3, [r7, #10]
 8008bf8:	2b07      	cmp	r3, #7
 8008bfa:	d101      	bne.n	8008c00 <OBJ_GetObjectLength+0x3e>
            return 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e061      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>
        else if ((objCode == OBJCODE_ARR)
 8008c00:	7abb      	ldrb	r3, [r7, #10]
 8008c02:	2b08      	cmp	r3, #8
 8008c04:	d118      	bne.n	8008c38 <OBJ_GetObjectLength+0x76>
            )
        {

            /* we have to get the maxSubindex from the actual value of subindex 0,
                which is stored as UINT16 at the beginning of the object's variable */
            maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	699b      	ldr	r3, [r3, #24]
 8008c0a:	881b      	ldrh	r3, [r3, #0]
 8008c0c:	727b      	strb	r3, [r7, #9]


            size = pObjEntry->pEntryDesc[1].BitLength *maxSubindex;
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	3306      	adds	r3, #6
 8008c14:	885b      	ldrh	r3, [r3, #2]
 8008c16:	461a      	mov	r2, r3
 8008c18:	7a7b      	ldrb	r3, [r7, #9]
 8008c1a:	fb03 f302 	mul.w	r3, r3, r2
 8008c1e:	60fb      	str	r3, [r7, #12]

/* no padding required: Bit entries within an array object may overlap byte borders*/

            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	3307      	adds	r3, #7
 8008c24:	08db      	lsrs	r3, r3, #3
 8008c26:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 8008c28:	797b      	ldrb	r3, [r7, #5]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d102      	bne.n	8008c34 <OBJ_GetObjectLength+0x72>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	3302      	adds	r3, #2
 8008c32:	60fb      	str	r3, [r7, #12]
            }
            return size;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	e045      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>
        else
        {
            UINT8 i;

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 8008c38:	2301      	movs	r3, #1
 8008c3a:	72fb      	strb	r3, [r7, #11]
 8008c3c:	e00f      	b.n	8008c5e <OBJ_GetObjectLength+0x9c>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	6919      	ldr	r1, [r3, #16]
 8008c42:	7afa      	ldrb	r2, [r7, #11]
 8008c44:	4613      	mov	r3, r2
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	4413      	add	r3, r2
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	440b      	add	r3, r1
 8008c4e:	885b      	ldrh	r3, [r3, #2]
 8008c50:	461a      	mov	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	60fb      	str	r3, [r7, #12]
            for (i = 1; i <= maxSubindex; i++)
 8008c58:	7afb      	ldrb	r3, [r7, #11]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	72fb      	strb	r3, [r7, #11]
 8008c5e:	7afa      	ldrb	r2, [r7, #11]
 8008c60:	7a7b      	ldrb	r3, [r7, #9]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d9eb      	bls.n	8008c3e <OBJ_GetObjectLength+0x7c>
            }
            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	3307      	adds	r3, #7
 8008c6a:	08db      	lsrs	r3, r3, #3
 8008c6c:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 8008c6e:	797b      	ldrb	r3, [r7, #5]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d102      	bne.n	8008c7a <OBJ_GetObjectLength+0xb8>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	3302      	adds	r3, #2
 8008c78:	60fb      	str	r3, [r7, #12]
            }
            return size;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	e022      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>
        }
    }
    else
    {
        if ( objCode == OBJCODE_VAR )
 8008c7e:	7abb      	ldrb	r3, [r7, #10]
 8008c80:	2b07      	cmp	r3, #7
 8008c82:	d105      	bne.n	8008c90 <OBJ_GetObjectLength+0xce>
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc->BitLength));
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	691b      	ldr	r3, [r3, #16]
 8008c88:	885b      	ldrh	r3, [r3, #2]
 8008c8a:	3307      	adds	r3, #7
 8008c8c:	10db      	asrs	r3, r3, #3
 8008c8e:	e019      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>

        }
        else if ( subindex == 0 )
 8008c90:	797b      	ldrb	r3, [r7, #5]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d101      	bne.n	8008c9a <OBJ_GetObjectLength+0xd8>
        {
            /* for single access subindex 0 is transmitted as UINT8 */
            return 1;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e014      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>
        }
        else if((objCode == OBJCODE_ARR)
 8008c9a:	7abb      	ldrb	r3, [r7, #10]
 8008c9c:	2b08      	cmp	r3, #8
 8008c9e:	d106      	bne.n	8008cae <OBJ_GetObjectLength+0xec>
            )
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc[1].BitLength));
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	3306      	adds	r3, #6
 8008ca6:	885b      	ldrh	r3, [r3, #2]
 8008ca8:	3307      	adds	r3, #7
 8008caa:	10db      	asrs	r3, r3, #3
 8008cac:	e00a      	b.n	8008cc4 <OBJ_GetObjectLength+0x102>
        }
        else
        {
                return (BIT2BYTE(pObjEntry->pEntryDesc[subindex].BitLength));
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	6919      	ldr	r1, [r3, #16]
 8008cb2:	797a      	ldrb	r2, [r7, #5]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	005b      	lsls	r3, r3, #1
 8008cb8:	4413      	add	r3, r2
 8008cba:	005b      	lsls	r3, r3, #1
 8008cbc:	440b      	add	r3, r1
 8008cbe:	885b      	ldrh	r3, [r3, #2]
 8008cc0:	3307      	adds	r3, #7
 8008cc2:	10db      	asrs	r3, r3, #3
        }
    }
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <OBJ_CopyNumberToString>:
         which shall be initialized with 000

*////////////////////////////////////////////////////////////////////////////////////////

void OBJ_CopyNumberToString(UCHAR MBXMEM *pStr, UINT8 Number)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	70fb      	strb	r3, [r7, #3]
    UINT8 Modulo;

    pStr[2] = '0';
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	3302      	adds	r3, #2
 8008ce0:	2230      	movs	r2, #48	; 0x30
 8008ce2:	701a      	strb	r2, [r3, #0]
    pStr[0] += (Number / 100);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	781a      	ldrb	r2, [r3, #0]
 8008ce8:	78fb      	ldrb	r3, [r7, #3]
 8008cea:	491d      	ldr	r1, [pc, #116]	; (8008d60 <OBJ_CopyNumberToString+0x90>)
 8008cec:	fba1 1303 	umull	r1, r3, r1, r3
 8008cf0:	095b      	lsrs	r3, r3, #5
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	4413      	add	r3, r2
 8008cf6:	b2da      	uxtb	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	701a      	strb	r2, [r3, #0]
    Modulo = Number % 100;
 8008cfc:	78fb      	ldrb	r3, [r7, #3]
 8008cfe:	4a18      	ldr	r2, [pc, #96]	; (8008d60 <OBJ_CopyNumberToString+0x90>)
 8008d00:	fba2 1203 	umull	r1, r2, r2, r3
 8008d04:	0952      	lsrs	r2, r2, #5
 8008d06:	2164      	movs	r1, #100	; 0x64
 8008d08:	fb01 f202 	mul.w	r2, r1, r2
 8008d0c:	1a9b      	subs	r3, r3, r2
 8008d0e:	73fb      	strb	r3, [r7, #15]
    pStr[1] += (Modulo / 10);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	3301      	adds	r3, #1
 8008d14:	7819      	ldrb	r1, [r3, #0]
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
 8008d18:	4a12      	ldr	r2, [pc, #72]	; (8008d64 <OBJ_CopyNumberToString+0x94>)
 8008d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1e:	08db      	lsrs	r3, r3, #3
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	3301      	adds	r3, #1
 8008d26:	440a      	add	r2, r1
 8008d28:	b2d2      	uxtb	r2, r2
 8008d2a:	701a      	strb	r2, [r3, #0]
    pStr[2] += (Modulo % 10);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3302      	adds	r3, #2
 8008d30:	7818      	ldrb	r0, [r3, #0]
 8008d32:	7bfa      	ldrb	r2, [r7, #15]
 8008d34:	4b0b      	ldr	r3, [pc, #44]	; (8008d64 <OBJ_CopyNumberToString+0x94>)
 8008d36:	fba3 1302 	umull	r1, r3, r3, r2
 8008d3a:	08d9      	lsrs	r1, r3, #3
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	440b      	add	r3, r1
 8008d42:	005b      	lsls	r3, r3, #1
 8008d44:	1ad3      	subs	r3, r2, r3
 8008d46:	b2da      	uxtb	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	3302      	adds	r3, #2
 8008d4c:	4402      	add	r2, r0
 8008d4e:	b2d2      	uxtb	r2, r2
 8008d50:	701a      	strb	r2, [r3, #0]
}
 8008d52:	bf00      	nop
 8008d54:	3714      	adds	r7, #20
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr
 8008d5e:	bf00      	nop
 8008d60:	51eb851f 	.word	0x51eb851f
 8008d64:	cccccccd 	.word	0xcccccccd

08008d68 <OBJ_GetNoOfObjects>:
 \brief    The function counts the number of objects of the requested list type

*////////////////////////////////////////////////////////////////////////////////////////

UINT16    OBJ_GetNoOfObjects(UINT8 listType)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	4603      	mov	r3, r0
 8008d70:	71fb      	strb	r3, [r7, #7]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    
    UINT16 listFlags = 0x0020 << listType;
 8008d72:	79fb      	ldrb	r3, [r7, #7]
 8008d74:	2220      	movs	r2, #32
 8008d76:	fa02 f303 	lsl.w	r3, r2, r3
 8008d7a:	81bb      	strh	r3, [r7, #12]
    
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8008d7c:	f7fc fd60 	bl	8005840 <COE_GetObjectDictionary>
 8008d80:	6178      	str	r0, [r7, #20]
    UINT16 n = 0;
 8008d82:	2300      	movs	r3, #0
 8008d84:	827b      	strh	r3, [r7, #18]


    while (pObjEntry != NULL)
 8008d86:	e032      	b.n	8008dee <OBJ_GetNoOfObjects+0x86>
    {
        /* count the objects of the requested list type */
        if ( pObjEntry->Index >= 0x1000 )
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	891b      	ldrh	r3, [r3, #8]
 8008d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d90:	d32a      	bcc.n	8008de8 <OBJ_GetNoOfObjects+0x80>
        {
            UINT8 t = listType;
 8008d92:	79fb      	ldrb	r3, [r7, #7]
 8008d94:	747b      	strb	r3, [r7, #17]
            if ( t )
 8008d96:	7c7b      	ldrb	r3, [r7, #17]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d01f      	beq.n	8008ddc <OBJ_GetNoOfObjects+0x74>
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	899b      	ldrh	r3, [r3, #12]
 8008da0:	72fb      	strb	r3, [r7, #11]
                UINT16 i = 0;
 8008da2:	2300      	movs	r3, #0
 8008da4:	81fb      	strh	r3, [r7, #14]

                while ( t && i <= maxSubindex )
 8008da6:	e011      	b.n	8008dcc <OBJ_GetNoOfObjects+0x64>
                {
                    if ( OBJ_GetEntryDesc(pObjEntry,(UINT8) i)->ObjAccess & listFlags )
 8008da8:	89fb      	ldrh	r3, [r7, #14]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	4619      	mov	r1, r3
 8008dae:	6978      	ldr	r0, [r7, #20]
 8008db0:	f000 f934 	bl	800901c <OBJ_GetEntryDesc>
 8008db4:	4603      	mov	r3, r0
 8008db6:	889a      	ldrh	r2, [r3, #4]
 8008db8:	89bb      	ldrh	r3, [r7, #12]
 8008dba:	4013      	ands	r3, r2
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d001      	beq.n	8008dc6 <OBJ_GetNoOfObjects+0x5e>
                        t = 0;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	747b      	strb	r3, [r7, #17]
                    i++;
 8008dc6:	89fb      	ldrh	r3, [r7, #14]
 8008dc8:	3301      	adds	r3, #1
 8008dca:	81fb      	strh	r3, [r7, #14]
                while ( t && i <= maxSubindex )
 8008dcc:	7c7b      	ldrb	r3, [r7, #17]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d004      	beq.n	8008ddc <OBJ_GetNoOfObjects+0x74>
 8008dd2:	7afb      	ldrb	r3, [r7, #11]
 8008dd4:	b29b      	uxth	r3, r3
 8008dd6:	89fa      	ldrh	r2, [r7, #14]
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d9e5      	bls.n	8008da8 <OBJ_GetNoOfObjects+0x40>
                }
            }
            if ( !t )
 8008ddc:	7c7b      	ldrb	r3, [r7, #17]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d102      	bne.n	8008de8 <OBJ_GetNoOfObjects+0x80>
            {
                /* object from listType found */
                n++;
 8008de2:	8a7b      	ldrh	r3, [r7, #18]
 8008de4:	3301      	adds	r3, #1
 8008de6:	827b      	strh	r3, [r7, #18]
            }
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	617b      	str	r3, [r7, #20]
    while (pObjEntry != NULL)
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1c9      	bne.n	8008d88 <OBJ_GetNoOfObjects+0x20>
    }

    return n;
 8008df4:	8a7b      	ldrh	r3, [r7, #18]
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3718      	adds	r7, #24
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
	...

08008e00 <OBJ_GetObjectList>:

 \brief    The function copies (the part of) the object list in the mailbox buffer

*////////////////////////////////////////////////////////////////////////////////////////
UINT16    OBJ_GetObjectList(UINT16 listType, UINT16 *pIndex, UINT16 size, UINT16 MBXMEM *pData,UINT8 *pAbort)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b088      	sub	sp, #32
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60b9      	str	r1, [r7, #8]
 8008e08:	607b      	str	r3, [r7, #4]
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	81fb      	strh	r3, [r7, #14]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	81bb      	strh	r3, [r7, #12]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    UINT16 listFlags = 0x0020 << listType;
 8008e12:	89fb      	ldrh	r3, [r7, #14]
 8008e14:	2220      	movs	r2, #32
 8008e16:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1a:	82fb      	strh	r3, [r7, #22]
    OBJCONST TOBJECT OBJMEM * pObjEntry;


    if ( pIndex[0] == 0x1000 )
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	881b      	ldrh	r3, [r3, #0]
 8008e20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e24:	d10c      	bne.n	8008e40 <OBJ_GetObjectList+0x40>
    {
        /* beginning of object list, set pObjEntry to the beginning of the object dictionary */
       pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8008e26:	f7fc fd0b 	bl	8005840 <COE_GetObjectDictionary>
 8008e2a:	61f8      	str	r0, [r7, #28]
        // set abort code if no object dictionary is available
        if((pObjEntry == NULL) && (pAbort != NULL))
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d109      	bne.n	8008e46 <OBJ_GetObjectList+0x46>
 8008e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d006      	beq.n	8008e46 <OBJ_GetObjectList+0x46>
        {
            *pAbort = ABORTIDX_NO_OBJECT_DICTIONARY_IS_PRESENT;
 8008e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3a:	221b      	movs	r2, #27
 8008e3c:	701a      	strb	r2, [r3, #0]
 8008e3e:	e002      	b.n	8008e46 <OBJ_GetObjectList+0x46>
        }
    }
    else
    {
        /* next fragment, the next object to be handled was stored in pSdoInfoObjEntry */
        pObjEntry = pSdoInfoObjEntry;
 8008e40:	4b2c      	ldr	r3, [pc, #176]	; (8008ef4 <OBJ_GetObjectList+0xf4>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	61fb      	str	r3, [r7, #28]
    }

    if ( pObjEntry != NULL )
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d03e      	beq.n	8008eca <OBJ_GetObjectList+0xca>
    {
        while (pObjEntry != NULL && size > 1 )
 8008e4c:	e037      	b.n	8008ebe <OBJ_GetObjectList+0xbe>
        {
            /* get the next index of the requested object list if there is enough space in the mailbox buffer */
            if ( pObjEntry->Index >= 0x1000 )
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	891b      	ldrh	r3, [r3, #8]
 8008e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e56:	d32f      	bcc.n	8008eb8 <OBJ_GetObjectList+0xb8>
            {
                /* UINT8 was changed to UINT16 */
                UINT16 t = listType;
 8008e58:	89fb      	ldrh	r3, [r7, #14]
 8008e5a:	837b      	strh	r3, [r7, #26]
                if ( t )
 8008e5c:	8b7b      	ldrh	r3, [r7, #26]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d01d      	beq.n	8008e9e <OBJ_GetObjectList+0x9e>
                {
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	899b      	ldrh	r3, [r3, #12]
 8008e66:	757b      	strb	r3, [r7, #21]
                    UINT8 i = 0;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	767b      	strb	r3, [r7, #25]

                    while ( t && i <= maxSubindex )
 8008e6c:	e010      	b.n	8008e90 <OBJ_GetObjectList+0x90>
                    {
                        if ( OBJ_GetEntryDesc(pObjEntry, i)->ObjAccess & listFlags )
 8008e6e:	7e7b      	ldrb	r3, [r7, #25]
 8008e70:	4619      	mov	r1, r3
 8008e72:	69f8      	ldr	r0, [r7, #28]
 8008e74:	f000 f8d2 	bl	800901c <OBJ_GetEntryDesc>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	889a      	ldrh	r2, [r3, #4]
 8008e7c:	8afb      	ldrh	r3, [r7, #22]
 8008e7e:	4013      	ands	r3, r2
 8008e80:	b29b      	uxth	r3, r3
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <OBJ_GetObjectList+0x8a>
                            t = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	837b      	strh	r3, [r7, #26]
                        i++;
 8008e8a:	7e7b      	ldrb	r3, [r7, #25]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	767b      	strb	r3, [r7, #25]
                    while ( t && i <= maxSubindex )
 8008e90:	8b7b      	ldrh	r3, [r7, #26]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d003      	beq.n	8008e9e <OBJ_GetObjectList+0x9e>
 8008e96:	7e7a      	ldrb	r2, [r7, #25]
 8008e98:	7d7b      	ldrb	r3, [r7, #21]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d9e7      	bls.n	8008e6e <OBJ_GetObjectList+0x6e>
                    }
                }
                if ( !t )
 8008e9e:	8b7b      	ldrh	r3, [r7, #26]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d109      	bne.n	8008eb8 <OBJ_GetObjectList+0xb8>
                {
                    /* store the index in the mailbox buffer */
                    *pData = SWAPWORD(pObjEntry->Index);
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	891a      	ldrh	r2, [r3, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	801a      	strh	r2, [r3, #0]
                    pData++;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	3302      	adds	r3, #2
 8008eb0:	607b      	str	r3, [r7, #4]
                    size -= 2;
 8008eb2:	89bb      	ldrh	r3, [r7, #12]
 8008eb4:	3b02      	subs	r3, #2
 8008eb6:	81bb      	strh	r3, [r7, #12]
                }
            }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	61fb      	str	r3, [r7, #28]
        while (pObjEntry != NULL && size > 1 )
 8008ebe:	69fb      	ldr	r3, [r7, #28]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d002      	beq.n	8008eca <OBJ_GetObjectList+0xca>
 8008ec4:	89bb      	ldrh	r3, [r7, #12]
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d8c1      	bhi.n	8008e4e <OBJ_GetObjectList+0x4e>
        }
    }

        /* return the next Index to be handled */
        if(pObjEntry != NULL)
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d004      	beq.n	8008eda <OBJ_GetObjectList+0xda>
        {
            pIndex[0] = pObjEntry->Index;
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	891a      	ldrh	r2, [r3, #8]
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	801a      	strh	r2, [r3, #0]
 8008ed8:	e003      	b.n	8008ee2 <OBJ_GetObjectList+0xe2>
        }
        else
        {
            /*last entry reached*/
            pIndex[0] = 0xFFFF;
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008ee0:	801a      	strh	r2, [r3, #0]
        }

    /* store object description pointer and index for next fragment */
    pSdoInfoObjEntry = pObjEntry;
 8008ee2:	4a04      	ldr	r2, [pc, #16]	; (8008ef4 <OBJ_GetObjectList+0xf4>)
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	6013      	str	r3, [r2, #0]

    /* return the size of the available mailbox buffer which was not copied to */
    return size;
 8008ee8:	89bb      	ldrh	r3, [r7, #12]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3720      	adds	r7, #32
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
 8008ef2:	bf00      	nop
 8008ef4:	20000f9c 	.word	0x20000f9c

08008ef8 <OBJ_GetDesc>:
                0xFF                                            <br>
            }
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetDesc( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData )
{
 8008ef8:	b590      	push	{r4, r7, lr}
 8008efa:	b08d      	sub	sp, #52	; 0x34
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60ba      	str	r2, [r7, #8]
 8008f00:	607b      	str	r3, [r7, #4]
 8008f02:	4603      	mov	r3, r0
 8008f04:	81fb      	strh	r3, [r7, #14]
 8008f06:	460b      	mov	r3, r1
 8008f08:	737b      	strb	r3, [r7, #13]
    UINT16 strSize = 0;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
    OBJCONST UCHAR OBJMEM * pDesc = (OBJCONST UCHAR OBJMEM *) pObjEntry->pName;
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	627b      	str	r3, [r7, #36]	; 0x24
/* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	899b      	ldrh	r3, [r3, #12]
 8008f18:	121b      	asrs	r3, r3, #8
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	f003 030f 	and.w	r3, r3, #15
 8008f20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if ( (subindex == 0) || (objCode == OBJCODE_VAR) )
 8008f24:	7b7b      	ldrb	r3, [r7, #13]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d003      	beq.n	8008f32 <OBJ_GetDesc+0x3a>
 8008f2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008f2e:	2b07      	cmp	r3, #7
 8008f30:	d10e      	bne.n	8008f50 <OBJ_GetDesc+0x58>
    {
        // Get object description length
        strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pDesc );
 8008f32:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f34:	f7f7 f948 	bl	80001c8 <strlen>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	85fb      	strh	r3, [r7, #46]	; 0x2e

        // If there is a pointer given, copy data:
        if ( pData )
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d064      	beq.n	800900c <OBJ_GetDesc+0x114>
        {
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
 8008f42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f44:	461a      	mov	r2, r3
 8008f46:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f002 fd85 	bl	800ba58 <memcpy>
        if ( pData )
 8008f4e:	e05d      	b.n	800900c <OBJ_GetDesc+0x114>
        }
    }
    else
    {
        if ( objCode == OBJCODE_REC )
 8008f50:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008f54:	2b09      	cmp	r3, #9
 8008f56:	d13c      	bne.n	8008fd2 <OBJ_GetDesc+0xda>
        {
            {
            // get pointer to description of subindex 1 :
            // 16bit variable to avoid overflow if subindex 0xFF is read
            UINT16 i = 1;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	85bb      	strh	r3, [r7, #44]	; 0x2c
            UINT16 tmpSubindex = subindex;
 8008f5c:	7b7b      	ldrb	r3, [r7, #13]
 8008f5e:	843b      	strh	r3, [r7, #32]

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
 8008f60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f62:	f7f7 f931 	bl	80001c8 <strlen>
 8008f66:	4603      	mov	r3, r0
 8008f68:	3301      	adds	r3, #1
 8008f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f6c:	4413      	add	r3, r2
 8008f6e:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 8008f70:	e023      	b.n	8008fba <OBJ_GetDesc+0xc2>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
            {
                if ( i == tmpSubindex )
 8008f72:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008f74:	8c3b      	ldrh	r3, [r7, #32]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d114      	bne.n	8008fa4 <OBJ_GetDesc+0xac>
                {
                    strSize = OBJSTRLEN( (OBJCONST CHAR OBJMEM *) pSubDesc );
 8008f7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f7c:	f7f7 f924 	bl	80001c8 <strlen>
 8008f80:	4603      	mov	r3, r0
 8008f82:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    if ( pData && strSize )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d009      	beq.n	8008f9e <OBJ_GetDesc+0xa6>
 8008f8a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d006      	beq.n	8008f9e <OBJ_GetDesc+0xa6>
                        OBJTOMBXSTRCPY( pData, pSubDesc, strSize );
 8008f90:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f92:	461a      	mov	r2, r3
 8008f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f002 fd5e 	bl	800ba58 <memcpy>
/* ECATCHANGE_START(V5.11) SDO6*/
                    else
                        strSize = 0;
/* ECATCHANGE_END(V5.11) SDO6*/

                    break;
 8008f9c:	e019      	b.n	8008fd2 <OBJ_GetDesc+0xda>
                        strSize = 0;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    break;
 8008fa2:	e016      	b.n	8008fd2 <OBJ_GetDesc+0xda>
                }
                else
                {
                    i++;
 8008fa4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pSubDesc );
 8008faa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fac:	f7f7 f90c 	bl	80001c8 <strlen>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008fb6:	4413      	add	r3, r2
 8008fb8:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 8008fba:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8008fbc:	8c3b      	ldrh	r3, [r7, #32]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d807      	bhi.n	8008fd2 <OBJ_GetDesc+0xda>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE ))
 8008fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	2bff      	cmp	r3, #255	; 0xff
 8008fc8:	d003      	beq.n	8008fd2 <OBJ_GetDesc+0xda>
 8008fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	2bfe      	cmp	r3, #254	; 0xfe
 8008fd0:	d1cf      	bne.n	8008f72 <OBJ_GetDesc+0x7a>
            }
            }
            }
        }

        if ( strSize == 0 )
 8008fd2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d119      	bne.n	800900c <OBJ_GetDesc+0x114>
        {
            // no string found for subindex x -> name is Subindex x
            strSize =    12;
 8008fd8:	230c      	movs	r3, #12
 8008fda:	85fb      	strh	r3, [r7, #46]	; 0x2e

            if ( pData )
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d014      	beq.n	800900c <OBJ_GetDesc+0x114>
            {
                UCHAR OBJMEM         TmpDescr[13];
                OBJSTRCPY(TmpDescr,aSubindexDesc,SIZEOF(TmpDescr));
 8008fe2:	4b0d      	ldr	r3, [pc, #52]	; (8009018 <OBJ_GetDesc+0x120>)
 8008fe4:	f107 0410 	add.w	r4, r7, #16
 8008fe8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008fea:	c407      	stmia	r4!, {r0, r1, r2}
 8008fec:	7023      	strb	r3, [r4, #0]
                
                OBJ_CopyNumberToString( &TmpDescr[9], subindex );
 8008fee:	7b7a      	ldrb	r2, [r7, #13]
 8008ff0:	f107 0310 	add.w	r3, r7, #16
 8008ff4:	3309      	adds	r3, #9
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7ff fe69 	bl	8008cd0 <OBJ_CopyNumberToString>
                MBXSTRCPY( pData, TmpDescr, SIZEOF(TmpDescr) );
 8008ffe:	f107 0310 	add.w	r3, r7, #16
 8009002:	220d      	movs	r2, #13
 8009004:	4619      	mov	r1, r3
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f002 fd26 	bl	800ba58 <memcpy>
            }
        }
    }

    return strSize;
 800900c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 800900e:	4618      	mov	r0, r3
 8009010:	3734      	adds	r7, #52	; 0x34
 8009012:	46bd      	mov	sp, r7
 8009014:	bd90      	pop	{r4, r7, pc}
 8009016:	bf00      	nop
 8009018:	20000538 	.word	0x20000538

0800901c <OBJ_GetEntryDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOENTRYDESC OBJMEM * OBJ_GetEntryDesc(OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 Subindex)
{
 800901c:	b480      	push	{r7}
 800901e:	b085      	sub	sp, #20
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	460b      	mov	r3, r1
 8009026:	70fb      	strb	r3, [r7, #3]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	899b      	ldrh	r3, [r3, #12]
 800902c:	121b      	asrs	r3, r3, #8
 800902e:	b2db      	uxtb	r3, r3
 8009030:	f003 030f 	and.w	r3, r3, #15
 8009034:	72fb      	strb	r3, [r7, #11]

    if ((objCode == OBJCODE_ARR)
 8009036:	7afb      	ldrb	r3, [r7, #11]
 8009038:	2b08      	cmp	r3, #8
 800903a:	d10b      	bne.n	8009054 <OBJ_GetEntryDesc+0x38>
        )
    {
        /* object is an array */
        if ( Subindex == 0 )
 800903c:	78fb      	ldrb	r3, [r7, #3]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d103      	bne.n	800904a <OBJ_GetEntryDesc+0x2e>
            /* subindex 0 has a description */
            pEntry = &pObjEntry->pEntryDesc[0];
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	60fb      	str	r3, [r7, #12]
 8009048:	e00d      	b.n	8009066 <OBJ_GetEntryDesc+0x4a>
        else
            /* and all other elements have the same description */
            pEntry = &pObjEntry->pEntryDesc[1];
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	3306      	adds	r3, #6
 8009050:	60fb      	str	r3, [r7, #12]
 8009052:	e008      	b.n	8009066 <OBJ_GetEntryDesc+0x4a>
    }
    else
    {
        {
            /* object is a variable or a record return the corresponding entry */
            pEntry = &pObjEntry->pEntryDesc[Subindex];
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6919      	ldr	r1, [r3, #16]
 8009058:	78fa      	ldrb	r2, [r7, #3]
 800905a:	4613      	mov	r3, r2
 800905c:	005b      	lsls	r3, r3, #1
 800905e:	4413      	add	r3, r2
 8009060:	005b      	lsls	r3, r3, #1
 8009062:	440b      	add	r3, r1
 8009064:	60fb      	str	r3, [r7, #12]
        }
    }

    return pEntry;
 8009066:	68fb      	ldr	r3, [r7, #12]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <OBJ_GetObjDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOOBJDESC OBJMEM * OBJ_GetObjDesc(OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
    return &pObjEntry->ObjDesc;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	330a      	adds	r3, #10
}
 8009080:	4618      	mov	r0, r3
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <OBJ_GetEntryOffset>:

 \brief    This function calculates the bit offset of the entry in the object's variable
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetEntryOffset(UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 800908c:	b480      	push	{r7}
 800908e:	b087      	sub	sp, #28
 8009090:	af00      	add	r7, sp, #0
 8009092:	4603      	mov	r3, r0
 8009094:	6039      	str	r1, [r7, #0]
 8009096:	71fb      	strb	r3, [r7, #7]
    UINT16 i;
    /* bitOffset will be initialized with the bit offset of subindex 1 */
/*ECATCHANGE_START(V5.11) OBJ1*/
    UINT16 bitOffset = 0;
 8009098:	2300      	movs	r3, #0
 800909a:	82bb      	strh	r3, [r7, #20]
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	899b      	ldrh	r3, [r3, #12]
 80090a0:	121b      	asrs	r3, r3, #8
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	f003 030f 	and.w	r3, r3, #15
 80090a8:	73fb      	strb	r3, [r7, #15]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;

    if(subindex > 0)
 80090aa:	79fb      	ldrb	r3, [r7, #7]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <OBJ_GetEntryOffset+0x2a>
    {
        /*subindex 1 has an offset of 16Bit (even if Si0 is only an UINT8) */
        bitOffset +=16;
 80090b0:	8abb      	ldrh	r3, [r7, #20]
 80090b2:	3310      	adds	r3, #16
 80090b4:	82bb      	strh	r3, [r7, #20]
    }
/*ECATCHANGE_END(V5.11) OBJ1*/

    if (objCode == OBJCODE_VAR)
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
 80090b8:	2b07      	cmp	r3, #7
 80090ba:	d101      	bne.n	80090c0 <OBJ_GetEntryOffset+0x34>
        return 0;
 80090bc:	2300      	movs	r3, #0
 80090be:	e0e0      	b.n	8009282 <OBJ_GetEntryOffset+0x1f6>

    for (i = 1; i <= subindex; i++)
 80090c0:	2301      	movs	r3, #1
 80090c2:	82fb      	strh	r3, [r7, #22]
 80090c4:	e0d6      	b.n	8009274 <OBJ_GetEntryOffset+0x1e8>
    {
        /* get the entry description */
        if ((objCode == OBJCODE_ARR)
 80090c6:	7bfb      	ldrb	r3, [r7, #15]
 80090c8:	2b08      	cmp	r3, #8
 80090ca:	d104      	bne.n	80090d6 <OBJ_GetEntryOffset+0x4a>
           )
            pEntry = &pObjEntry->pEntryDesc[1];
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	3306      	adds	r3, #6
 80090d2:	613b      	str	r3, [r7, #16]
 80090d4:	e008      	b.n	80090e8 <OBJ_GetEntryOffset+0x5c>
        else
        {
            pEntry = &pObjEntry->pEntryDesc[i];
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	6919      	ldr	r1, [r3, #16]
 80090da:	8afa      	ldrh	r2, [r7, #22]
 80090dc:	4613      	mov	r3, r2
 80090de:	005b      	lsls	r3, r3, #1
 80090e0:	4413      	add	r3, r2
 80090e2:	005b      	lsls	r3, r3, #1
 80090e4:	440b      	add	r3, r1
 80090e6:	613b      	str	r3, [r7, #16]
        }

        switch (pEntry->DataType)
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	f5b3 7f19 	cmp.w	r3, #612	; 0x264
 80090f0:	f280 80ad 	bge.w	800924e <OBJ_GetEntryOffset+0x1c2>
 80090f4:	f240 2262 	movw	r2, #610	; 0x262
 80090f8:	4293      	cmp	r3, r2
 80090fa:	f280 8087 	bge.w	800920c <OBJ_GetEntryOffset+0x180>
 80090fe:	2b2f      	cmp	r3, #47	; 0x2f
 8009100:	dc64      	bgt.n	80091cc <OBJ_GetEntryOffset+0x140>
 8009102:	2b03      	cmp	r3, #3
 8009104:	f2c0 80a3 	blt.w	800924e <OBJ_GetEntryOffset+0x1c2>
 8009108:	3b03      	subs	r3, #3
 800910a:	2b2c      	cmp	r3, #44	; 0x2c
 800910c:	f200 809f 	bhi.w	800924e <OBJ_GetEntryOffset+0x1c2>
 8009110:	a201      	add	r2, pc, #4	; (adr r2, 8009118 <OBJ_GetEntryOffset+0x8c>)
 8009112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009116:	bf00      	nop
 8009118:	080091d3 	.word	0x080091d3
 800911c:	0800920d 	.word	0x0800920d
 8009120:	0800924f 	.word	0x0800924f
 8009124:	080091d3 	.word	0x080091d3
 8009128:	0800920d 	.word	0x0800920d
 800912c:	0800920d 	.word	0x0800920d
 8009130:	0800924f 	.word	0x0800924f
 8009134:	0800924f 	.word	0x0800924f
 8009138:	080091d3 	.word	0x080091d3
 800913c:	0800924f 	.word	0x0800924f
 8009140:	0800924f 	.word	0x0800924f
 8009144:	0800924f 	.word	0x0800924f
 8009148:	0800924f 	.word	0x0800924f
 800914c:	0800924f 	.word	0x0800924f
 8009150:	0800924f 	.word	0x0800924f
 8009154:	0800924f 	.word	0x0800924f
 8009158:	0800924f 	.word	0x0800924f
 800915c:	0800924f 	.word	0x0800924f
 8009160:	0800924f 	.word	0x0800924f
 8009164:	0800924f 	.word	0x0800924f
 8009168:	0800924f 	.word	0x0800924f
 800916c:	0800924f 	.word	0x0800924f
 8009170:	0800924f 	.word	0x0800924f
 8009174:	0800924f 	.word	0x0800924f
 8009178:	0800924f 	.word	0x0800924f
 800917c:	0800924f 	.word	0x0800924f
 8009180:	0800924f 	.word	0x0800924f
 8009184:	0800924f 	.word	0x0800924f
 8009188:	080091d3 	.word	0x080091d3
 800918c:	0800920d 	.word	0x0800920d
 8009190:	0800924f 	.word	0x0800924f
 8009194:	0800924f 	.word	0x0800924f
 8009198:	0800924f 	.word	0x0800924f
 800919c:	0800924f 	.word	0x0800924f
 80091a0:	0800924f 	.word	0x0800924f
 80091a4:	0800924f 	.word	0x0800924f
 80091a8:	0800924f 	.word	0x0800924f
 80091ac:	0800924f 	.word	0x0800924f
 80091b0:	0800924f 	.word	0x0800924f
 80091b4:	0800924f 	.word	0x0800924f
 80091b8:	0800924f 	.word	0x0800924f
 80091bc:	0800924f 	.word	0x0800924f
 80091c0:	0800924f 	.word	0x0800924f
 80091c4:	080091d3 	.word	0x080091d3
 80091c8:	0800920d 	.word	0x0800920d
 80091cc:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 80091d0:	d13d      	bne.n	800924e <OBJ_GetEntryOffset+0x1c2>
/*ECATCHANGE_END(V5.11) SDO9*/

#if OBJ_WORD_ALIGN    || OBJ_DWORD_ALIGN
            /* the 16-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
 80091d2:	8abb      	ldrh	r3, [r7, #20]
 80091d4:	330f      	adds	r3, #15
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	f023 030f 	bic.w	r3, r3, #15
 80091dc:	82bb      	strh	r3, [r7, #20]
#endif


/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 80091de:	79fb      	ldrb	r3, [r7, #7]
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	8afa      	ldrh	r2, [r7, #22]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d23d      	bcs.n	8009264 <OBJ_GetEntryOffset+0x1d8>
            {
                if((pEntry->DataType == DEFTYPE_UNICODE_STRING)
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	881b      	ldrh	r3, [r3, #0]
 80091ec:	2b0b      	cmp	r3, #11
 80091ee:	d004      	beq.n	80091fa <OBJ_GetEntryOffset+0x16e>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_INT))
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	881b      	ldrh	r3, [r3, #0]
 80091f4:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 80091f8:	d104      	bne.n	8009204 <OBJ_GetEntryOffset+0x178>
                {
                    bitOffset += pEntry->BitLength;
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	885a      	ldrh	r2, [r3, #2]
 80091fe:	8abb      	ldrh	r3, [r7, #20]
 8009200:	4413      	add	r3, r2
 8009202:	82bb      	strh	r3, [r7, #20]
                }

                bitOffset += 16;
 8009204:	8abb      	ldrh	r3, [r7, #20]
 8009206:	3310      	adds	r3, #16
 8009208:	82bb      	strh	r3, [r7, #20]
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 800920a:	e02b      	b.n	8009264 <OBJ_GetEntryOffset+0x1d8>
        case    DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
#if OBJ_DWORD_ALIGN
            /* the 32-bit variables in the structure are dword-aligned,
               align the actual bitOffset to a dword */
            bitOffset = (bitOffset+31) & 0xFFE0;
 800920c:	8abb      	ldrh	r3, [r7, #20]
 800920e:	331f      	adds	r3, #31
 8009210:	b29b      	uxth	r3, r3
 8009212:	f023 031f 	bic.w	r3, r3, #31
 8009216:	82bb      	strh	r3, [r7, #20]
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
#endif

/*ECATCHANGE_START(V5.11) SDO9*/
            if (i < subindex)
 8009218:	79fb      	ldrb	r3, [r7, #7]
 800921a:	b29b      	uxth	r3, r3
 800921c:	8afa      	ldrh	r2, [r7, #22]
 800921e:	429a      	cmp	r2, r3
 8009220:	d222      	bcs.n	8009268 <OBJ_GetEntryOffset+0x1dc>
            {
                if((pEntry->DataType == DEFTYPE_ARRAY_OF_DINT)
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	881b      	ldrh	r3, [r3, #0]
 8009226:	f240 2262 	movw	r2, #610	; 0x262
 800922a:	4293      	cmp	r3, r2
 800922c:	d005      	beq.n	800923a <OBJ_GetEntryOffset+0x1ae>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_UDINT))
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	881b      	ldrh	r3, [r3, #0]
 8009232:	f240 2263 	movw	r2, #611	; 0x263
 8009236:	4293      	cmp	r3, r2
 8009238:	d105      	bne.n	8009246 <OBJ_GetEntryOffset+0x1ba>
                {
                    bitOffset += pEntry->BitLength;
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	885a      	ldrh	r2, [r3, #2]
 800923e:	8abb      	ldrh	r3, [r7, #20]
 8009240:	4413      	add	r3, r2
 8009242:	82bb      	strh	r3, [r7, #20]
                }
                else
                   bitOffset += 32;
            }
/*ECATCHANGE_END(V5.11) SDO9*/
            break;
 8009244:	e010      	b.n	8009268 <OBJ_GetEntryOffset+0x1dc>
                   bitOffset += 32;
 8009246:	8abb      	ldrh	r3, [r7, #20]
 8009248:	3320      	adds	r3, #32
 800924a:	82bb      	strh	r3, [r7, #20]
            break;
 800924c:	e00c      	b.n	8009268 <OBJ_GetEntryOffset+0x1dc>
        default:
            /* align the actual bitOffset to a byte */
            if (i < subindex)
 800924e:	79fb      	ldrb	r3, [r7, #7]
 8009250:	b29b      	uxth	r3, r3
 8009252:	8afa      	ldrh	r2, [r7, #22]
 8009254:	429a      	cmp	r2, r3
 8009256:	d209      	bcs.n	800926c <OBJ_GetEntryOffset+0x1e0>
                bitOffset += pEntry->BitLength;
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	885a      	ldrh	r2, [r3, #2]
 800925c:	8abb      	ldrh	r3, [r7, #20]
 800925e:	4413      	add	r3, r2
 8009260:	82bb      	strh	r3, [r7, #20]
            break;
 8009262:	e003      	b.n	800926c <OBJ_GetEntryOffset+0x1e0>
            break;
 8009264:	bf00      	nop
 8009266:	e002      	b.n	800926e <OBJ_GetEntryOffset+0x1e2>
            break;
 8009268:	bf00      	nop
 800926a:	e000      	b.n	800926e <OBJ_GetEntryOffset+0x1e2>
            break;
 800926c:	bf00      	nop
    for (i = 1; i <= subindex; i++)
 800926e:	8afb      	ldrh	r3, [r7, #22]
 8009270:	3301      	adds	r3, #1
 8009272:	82fb      	strh	r3, [r7, #22]
 8009274:	79fb      	ldrb	r3, [r7, #7]
 8009276:	b29b      	uxth	r3, r3
 8009278:	8afa      	ldrh	r2, [r7, #22]
 800927a:	429a      	cmp	r2, r3
 800927c:	f67f af23 	bls.w	80090c6 <OBJ_GetEntryOffset+0x3a>
        }
    }

    return bitOffset;
 8009280:	8abb      	ldrh	r3, [r7, #20]
}
 8009282:	4618      	mov	r0, r3
 8009284:	371c      	adds	r7, #28
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr
 800928e:	bf00      	nop

08009290 <CheckSyncTypeValue>:
 \return    result                Result of the value validation

 \brief    Checks if the new Sync type value is valid
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 CheckSyncTypeValue(UINT16 index, UINT16 NewSyncType)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	4603      	mov	r3, r0
 8009298:	460a      	mov	r2, r1
 800929a:	80fb      	strh	r3, [r7, #6]
 800929c:	4613      	mov	r3, r2
 800929e:	80bb      	strh	r3, [r7, #4]
    /*ECATCHANGE_START(V5.11) ESM7*/
    switch (NewSyncType)
 80092a0:	88bb      	ldrh	r3, [r7, #4]
 80092a2:	2b22      	cmp	r3, #34	; 0x22
 80092a4:	f200 80be 	bhi.w	8009424 <CheckSyncTypeValue+0x194>
 80092a8:	a201      	add	r2, pc, #4	; (adr r2, 80092b0 <CheckSyncTypeValue+0x20>)
 80092aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ae:	bf00      	nop
 80092b0:	0800933d 	.word	0x0800933d
 80092b4:	08009341 	.word	0x08009341
 80092b8:	080093af 	.word	0x080093af
 80092bc:	080093e3 	.word	0x080093e3
 80092c0:	08009425 	.word	0x08009425
 80092c4:	08009425 	.word	0x08009425
 80092c8:	08009425 	.word	0x08009425
 80092cc:	08009425 	.word	0x08009425
 80092d0:	08009425 	.word	0x08009425
 80092d4:	08009425 	.word	0x08009425
 80092d8:	08009425 	.word	0x08009425
 80092dc:	08009425 	.word	0x08009425
 80092e0:	08009425 	.word	0x08009425
 80092e4:	08009425 	.word	0x08009425
 80092e8:	08009425 	.word	0x08009425
 80092ec:	08009425 	.word	0x08009425
 80092f0:	08009425 	.word	0x08009425
 80092f4:	08009425 	.word	0x08009425
 80092f8:	08009425 	.word	0x08009425
 80092fc:	08009425 	.word	0x08009425
 8009300:	08009425 	.word	0x08009425
 8009304:	08009425 	.word	0x08009425
 8009308:	08009425 	.word	0x08009425
 800930c:	08009425 	.word	0x08009425
 8009310:	08009425 	.word	0x08009425
 8009314:	08009425 	.word	0x08009425
 8009318:	08009425 	.word	0x08009425
 800931c:	08009425 	.word	0x08009425
 8009320:	08009425 	.word	0x08009425
 8009324:	08009425 	.word	0x08009425
 8009328:	08009425 	.word	0x08009425
 800932c:	08009425 	.word	0x08009425
 8009330:	08009425 	.word	0x08009425
 8009334:	08009425 	.word	0x08009425
 8009338:	0800938d 	.word	0x0800938d
    {
    case SYNCTYPE_FREERUN:
        return 0; //free run sync mode is always accepted
 800933c:	2300      	movs	r3, #0
 800933e:	e072      	b.n	8009426 <CheckSyncTypeValue+0x196>
        break;

    case SYNCTYPE_SM_SYNCHRON:
        if ((index == 0x1C32) 
 8009340:	88fb      	ldrh	r3, [r7, #6]
 8009342:	f641 4232 	movw	r2, #7218	; 0x1c32
 8009346:	4293      	cmp	r3, r2
 8009348:	d10b      	bne.n	8009362 <CheckSyncTypeValue+0xd2>
            && (nPdOutputSize > 0) 
 800934a:	4b3a      	ldr	r3, [pc, #232]	; (8009434 <CheckSyncTypeValue+0x1a4>)
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d007      	beq.n	8009362 <CheckSyncTypeValue+0xd2>
            && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0))
 8009352:	4b39      	ldr	r3, [pc, #228]	; (8009438 <CheckSyncTypeValue+0x1a8>)
 8009354:	899b      	ldrh	r3, [r3, #12]
 8009356:	f003 0302 	and.w	r3, r3, #2
 800935a:	2b00      	cmp	r3, #0
 800935c:	dd01      	ble.n	8009362 <CheckSyncTypeValue+0xd2>
        {
            /*SyncManager sync mode is supported and output process data is configured*/
            return 0;
 800935e:	2300      	movs	r3, #0
 8009360:	e061      	b.n	8009426 <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) 
 8009362:	88fb      	ldrh	r3, [r7, #6]
 8009364:	f641 4233 	movw	r2, #7219	; 0x1c33
 8009368:	4293      	cmp	r3, r2
 800936a:	d154      	bne.n	8009416 <CheckSyncTypeValue+0x186>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 800936c:	4b33      	ldr	r3, [pc, #204]	; (800943c <CheckSyncTypeValue+0x1ac>)
 800936e:	899b      	ldrh	r3, [r3, #12]
 8009370:	f003 0302 	and.w	r3, r3, #2
 8009374:	2b00      	cmp	r3, #0
 8009376:	dd4e      	ble.n	8009416 <CheckSyncTypeValue+0x186>
            && (nPdOutputSize == 0) 
 8009378:	4b2e      	ldr	r3, [pc, #184]	; (8009434 <CheckSyncTypeValue+0x1a4>)
 800937a:	881b      	ldrh	r3, [r3, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d14a      	bne.n	8009416 <CheckSyncTypeValue+0x186>
            && (nPdInputSize > 0))
 8009380:	4b2f      	ldr	r3, [pc, #188]	; (8009440 <CheckSyncTypeValue+0x1b0>)
 8009382:	881b      	ldrh	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d046      	beq.n	8009416 <CheckSyncTypeValue+0x186>
            {
                /*SyncManager sync mode is supported and input only shall be configured*/
                return 0;
 8009388:	2300      	movs	r3, #0
 800938a:	e04c      	b.n	8009426 <CheckSyncTypeValue+0x196>
            }
        break;

    case SYNCTYPE_SM2_SYNCHRON:
        if ((index == 0x1C33) 
 800938c:	88fb      	ldrh	r3, [r7, #6]
 800938e:	f641 4233 	movw	r2, #7219	; 0x1c33
 8009392:	4293      	cmp	r3, r2
 8009394:	d141      	bne.n	800941a <CheckSyncTypeValue+0x18a>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 8009396:	4b29      	ldr	r3, [pc, #164]	; (800943c <CheckSyncTypeValue+0x1ac>)
 8009398:	899b      	ldrh	r3, [r3, #12]
 800939a:	f003 0302 	and.w	r3, r3, #2
 800939e:	2b00      	cmp	r3, #0
 80093a0:	dd3b      	ble.n	800941a <CheckSyncTypeValue+0x18a>
            && (nPdOutputSize > 0))
 80093a2:	4b24      	ldr	r3, [pc, #144]	; (8009434 <CheckSyncTypeValue+0x1a4>)
 80093a4:	881b      	ldrh	r3, [r3, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d037      	beq.n	800941a <CheckSyncTypeValue+0x18a>
            {
                /*SyncManager sync mode is supported and outputs are defined*/
                return 0;
 80093aa:	2300      	movs	r3, #0
 80093ac:	e03b      	b.n	8009426 <CheckSyncTypeValue+0x196>
            }
        break;

    case SYNCTYPE_DCSYNC0:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 80093ae:	88fb      	ldrh	r3, [r7, #6]
 80093b0:	f641 4232 	movw	r2, #7218	; 0x1c32
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d107      	bne.n	80093c8 <CheckSyncTypeValue+0x138>
 80093b8:	4b1f      	ldr	r3, [pc, #124]	; (8009438 <CheckSyncTypeValue+0x1a8>)
 80093ba:	899b      	ldrh	r3, [r3, #12]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dd01      	ble.n	80093c8 <CheckSyncTypeValue+0x138>
        {
            return 0;
 80093c4:	2300      	movs	r3, #0
 80093c6:	e02e      	b.n	8009426 <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 80093c8:	88fb      	ldrh	r3, [r7, #6]
 80093ca:	f641 4233 	movw	r2, #7219	; 0x1c33
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d125      	bne.n	800941e <CheckSyncTypeValue+0x18e>
 80093d2:	4b1a      	ldr	r3, [pc, #104]	; (800943c <CheckSyncTypeValue+0x1ac>)
 80093d4:	899b      	ldrh	r3, [r3, #12]
 80093d6:	f003 0304 	and.w	r3, r3, #4
 80093da:	2b00      	cmp	r3, #0
 80093dc:	dd1f      	ble.n	800941e <CheckSyncTypeValue+0x18e>
        {
            return 0;
 80093de:	2300      	movs	r3, #0
 80093e0:	e021      	b.n	8009426 <CheckSyncTypeValue+0x196>
        }
        break;

    case SYNCTYPE_DCSYNC1:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 80093e2:	88fb      	ldrh	r3, [r7, #6]
 80093e4:	f641 4232 	movw	r2, #7218	; 0x1c32
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d107      	bne.n	80093fc <CheckSyncTypeValue+0x16c>
 80093ec:	4b12      	ldr	r3, [pc, #72]	; (8009438 <CheckSyncTypeValue+0x1a8>)
 80093ee:	899b      	ldrh	r3, [r3, #12]
 80093f0:	f003 0308 	and.w	r3, r3, #8
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	dd01      	ble.n	80093fc <CheckSyncTypeValue+0x16c>
        {
            return 0;
 80093f8:	2300      	movs	r3, #0
 80093fa:	e014      	b.n	8009426 <CheckSyncTypeValue+0x196>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 80093fc:	88fb      	ldrh	r3, [r7, #6]
 80093fe:	f641 4233 	movw	r2, #7219	; 0x1c33
 8009402:	4293      	cmp	r3, r2
 8009404:	d10d      	bne.n	8009422 <CheckSyncTypeValue+0x192>
 8009406:	4b0d      	ldr	r3, [pc, #52]	; (800943c <CheckSyncTypeValue+0x1ac>)
 8009408:	899b      	ldrh	r3, [r3, #12]
 800940a:	f003 0308 	and.w	r3, r3, #8
 800940e:	2b00      	cmp	r3, #0
 8009410:	dd07      	ble.n	8009422 <CheckSyncTypeValue+0x192>
        {
            return 0;
 8009412:	2300      	movs	r3, #0
 8009414:	e007      	b.n	8009426 <CheckSyncTypeValue+0x196>
        break;
 8009416:	bf00      	nop
 8009418:	e004      	b.n	8009424 <CheckSyncTypeValue+0x194>
        break;
 800941a:	bf00      	nop
 800941c:	e002      	b.n	8009424 <CheckSyncTypeValue+0x194>
        break;
 800941e:	bf00      	nop
 8009420:	e000      	b.n	8009424 <CheckSyncTypeValue+0x194>
        }
        break;
 8009422:	bf00      	nop
    } //switch 
/*ECATCHANGE_END(V5.11) ESM7*/
    return ABORTIDX_VALUE_EXCEEDED;
 8009424:	2312      	movs	r3, #18

}
 8009426:	4618      	mov	r0, r3
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	20000c1a 	.word	0x20000c1a
 8009438:	20000f34 	.word	0x20000f34
 800943c:	20000ef0 	.word	0x20000ef0
 8009440:	20000c40 	.word	0x20000c40

08009444 <OBJ_Read>:

 \brief    This function reads the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Read( UINT16 index, UINT8 subindex, UINT32 objSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 8009444:	b590      	push	{r4, r7, lr}
 8009446:	b091      	sub	sp, #68	; 0x44
 8009448:	af02      	add	r7, sp, #8
 800944a:	60ba      	str	r2, [r7, #8]
 800944c:	607b      	str	r3, [r7, #4]
 800944e:	4603      	mov	r3, r0
 8009450:	81fb      	strh	r3, [r7, #14]
 8009452:	460b      	mov	r3, r1
 8009454:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 8009456:	7b7b      	ldrb	r3, [r7, #13]
 8009458:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	899b      	ldrh	r3, [r3, #12]
 800945e:	121b      	asrs	r3, r3, #8
 8009460:	b2db      	uxtb	r3, r3
 8009462:	f003 030f 	and.w	r3, r3, #15
 8009466:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    UINT16 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	899b      	ldrh	r3, [r3, #12]
 800946e:	b2db      	uxtb	r3, r3
 8009470:	86bb      	strh	r3, [r7, #52]	; 0x34
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    /* lastSubindex is used for complete access to make loop over the requested entries
    to be read, we initialize this variable with the requested subindex that only
    one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8009472:	7b7b      	ldrb	r3, [r7, #13]
 8009474:	84bb      	strh	r3, [r7, #36]	; 0x24

    if ( objCode != OBJCODE_VAR && index >= 0x1000 )
 8009476:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800947a:	2b07      	cmp	r3, #7
 800947c:	d008      	beq.n	8009490 <OBJ_Read+0x4c>
 800947e:	89fb      	ldrh	r3, [r7, #14]
 8009480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009484:	d304      	bcc.n	8009490 <OBJ_Read+0x4c>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
        actual value of subindex 0, which is stored as UINT16 at the beginning of the
        object's variable */
        maxSubindex = (*((UINT16 *) (pObjEntry->pVarPtr))) & 0x00FF;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	881b      	ldrh	r3, [r3, #0]
 800948c:	b2db      	uxtb	r3, r3
 800948e:	86bb      	strh	r3, [r7, #52]	; 0x34

    }

    if ( bCompleteAccess )
 8009490:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009494:	2b00      	cmp	r3, #0
 8009496:	d00c      	beq.n	80094b2 <OBJ_Read+0x6e>
    {
        if ( objCode == OBJCODE_VAR || index < 0x1000 )
 8009498:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800949c:	2b07      	cmp	r3, #7
 800949e:	d003      	beq.n	80094a8 <OBJ_Read+0x64>
 80094a0:	89fb      	ldrh	r3, [r7, #14]
 80094a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80094a6:	d201      	bcs.n	80094ac <OBJ_Read+0x68>
        {
            /* complete access is not supported with simple objects or ENUM descriptions */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 80094a8:	2305      	movs	r3, #5
 80094aa:	e319      	b.n	8009ae0 <OBJ_Read+0x69c>
        }

        /* we read until the maximum subindex */
        lastSubindex = maxSubindex;
 80094ac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80094ae:	84bb      	strh	r3, [r7, #36]	; 0x24
 80094b0:	e315      	b.n	8009ade <OBJ_Read+0x69a>
    }
    else
    {
        if ( subindex > maxSubindex )
 80094b2:	7b7b      	ldrb	r3, [r7, #13]
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d201      	bcs.n	80094c0 <OBJ_Read+0x7c>
        {
            /* the maximum subindex is reached */
            return ABORTIDX_SUBINDEX_NOT_EXISTING;
 80094bc:	2311      	movs	r3, #17
 80094be:	e30f      	b.n	8009ae0 <OBJ_Read+0x69c>
        }
        else
        {
            /* get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 80094c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	4619      	mov	r1, r3
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f7ff fda8 	bl	800901c <OBJ_GetEntryDesc>
 80094cc:	6238      	str	r0, [r7, #32]

            /*Check access only for non-align entries*/
            if(pEntry->ObjAccess != 0x0)
 80094ce:	6a3b      	ldr	r3, [r7, #32]
 80094d0:	889b      	ldrh	r3, [r3, #4]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d016      	beq.n	8009504 <OBJ_Read+0xc0>
            {
                /* check if we have read access (bits 0-2 (PREOP, SAFEOP, OP) of ObjAccess)
                by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) < (nAlStatus & STATE_MASK) )
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	889b      	ldrh	r3, [r3, #4]
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	005b      	lsls	r3, r3, #1
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	f003 020e 	and.w	r2, r3, #14
 80094e4:	4b87      	ldr	r3, [pc, #540]	; (8009704 <OBJ_Read+0x2c0>)
 80094e6:	781b      	ldrb	r3, [r3, #0]
 80094e8:	f003 030f 	and.w	r3, r3, #15
 80094ec:	429a      	cmp	r2, r3
 80094ee:	da09      	bge.n	8009504 <OBJ_Read+0xc0>
                {
                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 80094f0:	6a3b      	ldr	r3, [r7, #32]
 80094f2:	889b      	ldrh	r3, [r3, #4]
 80094f4:	f003 0307 	and.w	r3, r3, #7
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <OBJ_Read+0xbc>
                    {
                        /* it is a write only entry */
                        return ABORTIDX_WRITE_ONLY_ENTRY;
 80094fc:	2306      	movs	r3, #6
 80094fe:	e2ef      	b.n	8009ae0 <OBJ_Read+0x69c>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8009500:	231a      	movs	r3, #26
 8009502:	e2ed      	b.n	8009ae0 <OBJ_Read+0x69c>
                    }
                }
            }
        }
        if ( pObjEntry->Read != NULL )
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	69db      	ldr	r3, [r3, #28]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d00b      	beq.n	8009524 <OBJ_Read+0xe0>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	69dc      	ldr	r4, [r3, #28]
 8009510:	7b79      	ldrb	r1, [r7, #13]
 8009512:	89f8      	ldrh	r0, [r7, #14]
 8009514:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800951c:	68ba      	ldr	r2, [r7, #8]
 800951e:	47a0      	blx	r4
 8009520:	4603      	mov	r3, r0
 8009522:	e2dd      	b.n	8009ae0 <OBJ_Read+0x69c>
        }
        else if ( index < 0x1000 && subindex != 0 )
 8009524:	89fb      	ldrh	r3, [r7, #14]
 8009526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800952a:	d27b      	bcs.n	8009624 <OBJ_Read+0x1e0>
 800952c:	7b7b      	ldrb	r3, [r7, #13]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d078      	beq.n	8009624 <OBJ_Read+0x1e0>
        {
            /* an ENUM description is read */
            UINT16 size;
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	699b      	ldr	r3, [r3, #24]
 8009536:	633b      	str	r3, [r7, #48]	; 0x30
            CHAR **p;

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 8009538:	7b7b      	ldrb	r3, [r7, #13]
 800953a:	4619      	mov	r1, r3
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7ff fd6d 	bl	800901c <OBJ_GetEntryDesc>
 8009542:	6238      	str	r0, [r7, #32]
            size = BIT2BYTE(pEntry->BitLength);
 8009544:	6a3b      	ldr	r3, [r7, #32]
 8009546:	885b      	ldrh	r3, [r3, #2]
 8009548:	3307      	adds	r3, #7
 800954a:	10db      	asrs	r3, r3, #3
 800954c:	83fb      	strh	r3, [r7, #30]

            p = (CHAR **) pVarPtr;
 800954e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009550:	61bb      	str	r3, [r7, #24]
            pVarPtr = (UINT16 MBXMEM *)p[subindex-1];
 8009552:	7b7b      	ldrb	r3, [r7, #13]
 8009554:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009558:	3b01      	subs	r3, #1
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	69ba      	ldr	r2, [r7, #24]
 800955e:	4413      	add	r3, r2
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	633b      	str	r3, [r7, #48]	; 0x30

            if( ( ((UINT32)pVarPtr) & 0x1 ) == 0x1 )
 8009564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	2b00      	cmp	r3, #0
 800956c:	d043      	beq.n	80095f6 <OBJ_Read+0x1b2>
            {
                /*enum is stored at an odd address*/
                UINT16 cnt = 0;
 800956e:	2300      	movs	r3, #0
 8009570:	85fb      	strh	r3, [r7, #46]	; 0x2e

                //get last even WORD address
                /*ECATCHANGE_START(V5.11) SDO3*/
//                pVarPtr = (UINT16 MBXMEM *)( ((MEM_ADDR)pVarPtr) & ~(MEM_ADDR)0x1);
                pVarPtr = (UINT16 MBXMEM *)( ((UINT32)pVarPtr) & ~(UINT32)0x1);
 8009572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009574:	f023 0301 	bic.w	r3, r3, #1
 8009578:	633b      	str	r3, [r7, #48]	; 0x30
                /*ECATCHANGE_END(V5.11) SDO3*/

                for(cnt = 0; cnt < (size / 2);cnt++)
 800957a:	2300      	movs	r3, #0
 800957c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800957e:	e01b      	b.n	80095b8 <OBJ_Read+0x174>
                {
                    //clear destination buffer
                    pData[0] = (pVarPtr[0] & 0xFF00) >> 8;
 8009580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	0a1b      	lsrs	r3, r3, #8
 8009586:	b29a      	uxth	r2, r3
 8009588:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800958a:	801a      	strh	r2, [r3, #0]
                    pData[0] |= (pVarPtr[1] & 0xFF) << 8;
 800958c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800958e:	881b      	ldrh	r3, [r3, #0]
 8009590:	b21a      	sxth	r2, r3
 8009592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009594:	3302      	adds	r3, #2
 8009596:	881b      	ldrh	r3, [r3, #0]
 8009598:	021b      	lsls	r3, r3, #8
 800959a:	b21b      	sxth	r3, r3
 800959c:	4313      	orrs	r3, r2
 800959e:	b21b      	sxth	r3, r3
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095a4:	801a      	strh	r2, [r3, #0]

                    pData++;
 80095a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095a8:	3302      	adds	r3, #2
 80095aa:	64bb      	str	r3, [r7, #72]	; 0x48
                    pVarPtr++;
 80095ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ae:	3302      	adds	r3, #2
 80095b0:	633b      	str	r3, [r7, #48]	; 0x30
                for(cnt = 0; cnt < (size / 2);cnt++)
 80095b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80095b4:	3301      	adds	r3, #1
 80095b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80095b8:	8bfb      	ldrh	r3, [r7, #30]
 80095ba:	085b      	lsrs	r3, r3, #1
 80095bc:	b29b      	uxth	r3, r3
 80095be:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d3dd      	bcc.n	8009580 <OBJ_Read+0x13c>
                }

                if((size % 2) == 1)
 80095c4:	8bfb      	ldrh	r3, [r7, #30]
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	f000 8285 	beq.w	8009adc <OBJ_Read+0x698>
                {
                    pData[0] &= 0xFF00; //Clear last Byte
 80095d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095d4:	881b      	ldrh	r3, [r3, #0]
 80095d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80095da:	b29a      	uxth	r2, r3
 80095dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095de:	801a      	strh	r2, [r3, #0]
                    pData[0] |= (pVarPtr[0] & 0xFF00) >> 8; //Write last byte
 80095e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095e2:	881a      	ldrh	r2, [r3, #0]
 80095e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e6:	881b      	ldrh	r3, [r3, #0]
 80095e8:	0a1b      	lsrs	r3, r3, #8
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	4313      	orrs	r3, r2
 80095ee:	b29a      	uxth	r2, r3
 80095f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095f2:	801a      	strh	r2, [r3, #0]
        {
 80095f4:	e272      	b.n	8009adc <OBJ_Read+0x698>
                }
            }
            else
            {
            // Get enum value (first 32Bit)
            pData[0] = pVarPtr[0];
 80095f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f8:	881a      	ldrh	r2, [r3, #0]
 80095fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095fc:	801a      	strh	r2, [r3, #0]
            pData[1] = pVarPtr[1];
 80095fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009600:	3302      	adds	r3, #2
 8009602:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009604:	8852      	ldrh	r2, [r2, #2]
 8009606:	801a      	strh	r2, [r3, #0]
            pData += 2;
 8009608:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800960a:	3304      	adds	r3, #4
 800960c:	64bb      	str	r3, [r7, #72]	; 0x48
            pVarPtr += 2;
 800960e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009610:	3304      	adds	r3, #4
 8009612:	633b      	str	r3, [r7, #48]	; 0x30

            // Get enum description
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
 8009614:	8bfb      	ldrh	r3, [r7, #30]
 8009616:	3b04      	subs	r3, #4
 8009618:	461a      	mov	r2, r3
 800961a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800961c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800961e:	f002 fa1b 	bl	800ba58 <memcpy>
        {
 8009622:	e25b      	b.n	8009adc <OBJ_Read+0x698>
            }
        }
        else
        {
            UINT8 bRead = 0x0;
 8009624:	2300      	movs	r3, #0
 8009626:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            UINT8 result = 0;
 800962a:	2300      	movs	r3, #0
 800962c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 8009630:	7b7b      	ldrb	r3, [r7, #13]
 8009632:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009634:	e246      	b.n	8009ac4 <OBJ_Read+0x680>
            {
                /* if only a single entry is requested, this loop will only be done once */
                UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	699b      	ldr	r3, [r3, #24]
 800963a:	617b      	str	r3, [r7, #20]
                UINT16 bitOffset = 0;
 800963c:	2300      	movs	r3, #0
 800963e:	857b      	strh	r3, [r7, #42]	; 0x2a

                if (i == 0)
 8009640:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00b      	beq.n	800965e <OBJ_Read+0x21a>
                {
                    /* subindex 0 is requested, the entry's data is at the beginning of the object's variable */
                }
                else if ( index >= 0x1000 )
 8009646:	89fb      	ldrh	r3, [r7, #14]
 8009648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800964c:	d307      	bcc.n	800965e <OBJ_Read+0x21a>
                {
                    /* subindex 1-n of an variable object is requested, we get the offset of the variable here */
                    bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 800964e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009650:	b2db      	uxtb	r3, r3
 8009652:	6879      	ldr	r1, [r7, #4]
 8009654:	4618      	mov	r0, r3
 8009656:	f7ff fd19 	bl	800908c <OBJ_GetEntryOffset>
 800965a:	4603      	mov	r3, r0
 800965c:	857b      	strh	r3, [r7, #42]	; 0x2a
                }

                /* we increment the variable pointer to the corresponding word address */
                pVarPtr += (bitOffset >> 4);
 800965e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009660:	091b      	lsrs	r3, r3, #4
 8009662:	b29b      	uxth	r3, r3
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	697a      	ldr	r2, [r7, #20]
 8009668:	4413      	add	r3, r2
 800966a:	617b      	str	r3, [r7, #20]

                /* get the corresponding entry description */
                pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 800966c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800966e:	b2db      	uxtb	r3, r3
 8009670:	4619      	mov	r1, r3
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f7ff fcd2 	bl	800901c <OBJ_GetEntryDesc>
 8009678:	6238      	str	r0, [r7, #32]

                if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) >= (nAlStatus & STATE_MASK) )
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	889b      	ldrh	r3, [r3, #4]
 800967e:	b2db      	uxtb	r3, r3
 8009680:	005b      	lsls	r3, r3, #1
 8009682:	b2db      	uxtb	r3, r3
 8009684:	f003 020e 	and.w	r2, r3, #14
 8009688:	4b1e      	ldr	r3, [pc, #120]	; (8009704 <OBJ_Read+0x2c0>)
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	f003 030f 	and.w	r3, r3, #15
 8009690:	429a      	cmp	r2, r3
 8009692:	f2c0 81cf 	blt.w	8009a34 <OBJ_Read+0x5f0>
                {
                    if ( i == subindex                                     /* requested entry */
 8009696:	7b7b      	ldrb	r3, [r7, #13]
 8009698:	b29b      	uxth	r3, r3
 800969a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800969c:	429a      	cmp	r2, r3
 800969e:	d00a      	beq.n	80096b6 <OBJ_Read+0x272>
                        || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 80096a0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	f000 820a 	beq.w	8009abe <OBJ_Read+0x67a>
 80096aa:	7b7b      	ldrb	r3, [r7, #13]
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80096b0:	429a      	cmp	r2, r3
 80096b2:	f0c0 8204 	bcc.w	8009abe <OBJ_Read+0x67a>
                    {
                        UINT16 bitMask;

                        /* we have to copy the entry */
                        if ( i == 0 && objCode != OBJCODE_VAR )
 80096b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10a      	bne.n	80096d2 <OBJ_Read+0x28e>
 80096bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80096c0:	2b07      	cmp	r3, #7
 80096c2:	d006      	beq.n	80096d2 <OBJ_Read+0x28e>
                        {
                            /* we read subindex 0 of an array or record */
                            {
                                pData[0] = SWAPWORD((UINT16)maxSubindex);
 80096c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80096c8:	801a      	strh	r2, [r3, #0]
                            }

                            /* we increment the destination pointer by 2 because the subindex 0 will be
                            transmitted as UINT16 for a complete access */
                            pData++;
 80096ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096cc:	3302      	adds	r3, #2
 80096ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80096d0:	e1f5      	b.n	8009abe <OBJ_Read+0x67a>
                        }
                        else
                        {
                            UINT16 dataType = pEntry->DataType;
 80096d2:	6a3b      	ldr	r3, [r7, #32]
 80096d4:	881b      	ldrh	r3, [r3, #0]
 80096d6:	853b      	strh	r3, [r7, #40]	; 0x28
                            if (pEntry->DataType >= 0x700)
 80096d8:	6a3b      	ldr	r3, [r7, #32]
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80096e0:	d318      	bcc.n	8009714 <OBJ_Read+0x2d0>
                            {
                                /* the ENUM data types are defined from index 0x700 in this example
                                convert in standard data type for the read access */
                                if ( pEntry->BitLength <= 8 )
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	885b      	ldrh	r3, [r3, #2]
 80096e6:	2b08      	cmp	r3, #8
 80096e8:	d804      	bhi.n	80096f4 <OBJ_Read+0x2b0>
                                    dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	885b      	ldrh	r3, [r3, #2]
 80096ee:	332f      	adds	r3, #47	; 0x2f
 80096f0:	853b      	strh	r3, [r7, #40]	; 0x28
 80096f2:	e00f      	b.n	8009714 <OBJ_Read+0x2d0>
                                else if ( pEntry->BitLength == 16 )
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	885b      	ldrh	r3, [r3, #2]
 80096f8:	2b10      	cmp	r3, #16
 80096fa:	d105      	bne.n	8009708 <OBJ_Read+0x2c4>
                                    dataType = DEFTYPE_UNSIGNED16;
 80096fc:	2306      	movs	r3, #6
 80096fe:	853b      	strh	r3, [r7, #40]	; 0x28
 8009700:	e008      	b.n	8009714 <OBJ_Read+0x2d0>
 8009702:	bf00      	nop
 8009704:	20000c19 	.word	0x20000c19
                                else if ( pEntry->BitLength == 32 )
 8009708:	6a3b      	ldr	r3, [r7, #32]
 800970a:	885b      	ldrh	r3, [r3, #2]
 800970c:	2b20      	cmp	r3, #32
 800970e:	d101      	bne.n	8009714 <OBJ_Read+0x2d0>
                                    dataType = DEFTYPE_UNSIGNED32;
 8009710:	2307      	movs	r3, #7
 8009712:	853b      	strh	r3, [r7, #40]	; 0x28
                            }

                            switch (dataType)
 8009714:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009716:	2b37      	cmp	r3, #55	; 0x37
 8009718:	dc78      	bgt.n	800980c <OBJ_Read+0x3c8>
 800971a:	2b00      	cmp	r3, #0
 800971c:	f2c0 817f 	blt.w	8009a1e <OBJ_Read+0x5da>
 8009720:	2b37      	cmp	r3, #55	; 0x37
 8009722:	f200 817c 	bhi.w	8009a1e <OBJ_Read+0x5da>
 8009726:	a201      	add	r2, pc, #4	; (adr r2, 800972c <OBJ_Read+0x2e8>)
 8009728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800972c:	08009819 	.word	0x08009819
 8009730:	0800985d 	.word	0x0800985d
 8009734:	0800985d 	.word	0x0800985d
 8009738:	08009901 	.word	0x08009901
 800973c:	0800991f 	.word	0x0800991f
 8009740:	0800985d 	.word	0x0800985d
 8009744:	08009901 	.word	0x08009901
 8009748:	0800991f 	.word	0x0800991f
 800974c:	0800991f 	.word	0x0800991f
 8009750:	080099d1 	.word	0x080099d1
 8009754:	08009983 	.word	0x08009983
 8009758:	08009983 	.word	0x08009983
 800975c:	08009a1f 	.word	0x08009a1f
 8009760:	08009a1f 	.word	0x08009a1f
 8009764:	08009a1f 	.word	0x08009a1f
 8009768:	08009a1f 	.word	0x08009a1f
 800976c:	08009a1f 	.word	0x08009a1f
 8009770:	08009947 	.word	0x08009947
 8009774:	08009a1f 	.word	0x08009a1f
 8009778:	08009a1f 	.word	0x08009a1f
 800977c:	08009a1f 	.word	0x08009a1f
 8009780:	08009947 	.word	0x08009947
 8009784:	08009a1f 	.word	0x08009a1f
 8009788:	08009a1f 	.word	0x08009a1f
 800978c:	08009a1f 	.word	0x08009a1f
 8009790:	08009a1f 	.word	0x08009a1f
 8009794:	08009a1f 	.word	0x08009a1f
 8009798:	08009947 	.word	0x08009947
 800979c:	08009a1f 	.word	0x08009a1f
 80097a0:	08009a1f 	.word	0x08009a1f
 80097a4:	0800985d 	.word	0x0800985d
 80097a8:	08009901 	.word	0x08009901
 80097ac:	0800991f 	.word	0x0800991f
 80097b0:	08009a1f 	.word	0x08009a1f
 80097b4:	08009a1f 	.word	0x08009a1f
 80097b8:	08009a1f 	.word	0x08009a1f
 80097bc:	08009a1f 	.word	0x08009a1f
 80097c0:	08009a1f 	.word	0x08009a1f
 80097c4:	08009a1f 	.word	0x08009a1f
 80097c8:	08009a1f 	.word	0x08009a1f
 80097cc:	08009a1f 	.word	0x08009a1f
 80097d0:	08009a1f 	.word	0x08009a1f
 80097d4:	08009a1f 	.word	0x08009a1f
 80097d8:	08009a1f 	.word	0x08009a1f
 80097dc:	08009a1f 	.word	0x08009a1f
 80097e0:	0800985d 	.word	0x0800985d
 80097e4:	08009901 	.word	0x08009901
 80097e8:	0800991f 	.word	0x0800991f
 80097ec:	0800985d 	.word	0x0800985d
 80097f0:	0800985d 	.word	0x0800985d
 80097f4:	0800985d 	.word	0x0800985d
 80097f8:	0800985d 	.word	0x0800985d
 80097fc:	0800985d 	.word	0x0800985d
 8009800:	0800985d 	.word	0x0800985d
 8009804:	0800985d 	.word	0x0800985d
 8009808:	0800985d 	.word	0x0800985d
 800980c:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8009810:	2b03      	cmp	r3, #3
 8009812:	f200 8104 	bhi.w	8009a1e <OBJ_Read+0x5da>
 8009816:	e0b4      	b.n	8009982 <OBJ_Read+0x53e>
                            {
                            case DEFTYPE_NULL:
                                if(bCompleteAccess)
 8009818:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800981c:	2b00      	cmp	r3, #0
 800981e:	d01b      	beq.n	8009858 <OBJ_Read+0x414>
                                {
                                    /*Handle alignment entry*/
                                    if (((pEntry->BitLength & 0xF) > 0)
 8009820:	6a3b      	ldr	r3, [r7, #32]
 8009822:	885b      	ldrh	r3, [r3, #2]
 8009824:	f003 030f 	and.w	r3, r3, #15
 8009828:	2b00      	cmp	r3, #0
 800982a:	dd0b      	ble.n	8009844 <OBJ_Read+0x400>
                                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800982c:	6a3b      	ldr	r3, [r7, #32]
 800982e:	885a      	ldrh	r2, [r3, #2]
 8009830:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009832:	4413      	add	r3, r2
 8009834:	b29b      	uxth	r3, r3
 8009836:	f003 030f 	and.w	r3, r3, #15
 800983a:	2b00      	cmp	r3, #0
 800983c:	d102      	bne.n	8009844 <OBJ_Read+0x400>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 800983e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009840:	3302      	adds	r3, #2
 8009842:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
 8009844:	6a3b      	ldr	r3, [r7, #32]
 8009846:	885b      	ldrh	r3, [r3, #2]
 8009848:	111b      	asrs	r3, r3, #4
 800984a:	f003 030f 	and.w	r3, r3, #15
 800984e:	005b      	lsls	r3, r3, #1
 8009850:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009852:	4413      	add	r3, r2
 8009854:	64bb      	str	r3, [r7, #72]	; 0x48
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                                }
                                break;
 8009856:	e0e9      	b.n	8009a2c <OBJ_Read+0x5e8>
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8009858:	2318      	movs	r3, #24
 800985a:	e141      	b.n	8009ae0 <OBJ_Read+0x69c>
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                                {
                                    /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                                    UINT16 TmpValue = 0x0000;
 800985c:	2300      	movs	r3, #0
 800985e:	827b      	strh	r3, [r7, #18]

                                    bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 8009860:	6a3b      	ldr	r3, [r7, #32]
 8009862:	885b      	ldrh	r3, [r3, #2]
 8009864:	461a      	mov	r2, r3
 8009866:	4ba0      	ldr	r3, [pc, #640]	; (8009ae8 <OBJ_Read+0x6a4>)
 8009868:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800986c:	461a      	mov	r2, r3
 800986e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009870:	f003 030f 	and.w	r3, r3, #15
 8009874:	fa02 f303 	lsl.w	r3, r2, r3
 8009878:	823b      	strh	r3, [r7, #16]

                                    /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                                    TmpValue = SWAPWORD(pVarPtr[0]);
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	881b      	ldrh	r3, [r3, #0]
 800987e:	827b      	strh	r3, [r7, #18]

                                    /*Clear pData if the first bits within the WORD memory will be copied*/
                                    if ((bitOffset & 0x0F) == 0) 
 8009880:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009882:	f003 030f 	and.w	r3, r3, #15
 8009886:	2b00      	cmp	r3, #0
 8009888:	d102      	bne.n	8009890 <OBJ_Read+0x44c>
                                    {
                                        pData[0] = 0;
 800988a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800988c:	2200      	movs	r2, #0
 800988e:	801a      	strh	r2, [r3, #0]
                                    }

/* ECATCHANGE_START(V5.11) SDO7*/
                                    pData[0] = SWAPWORD(pData[0]);
 8009890:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009892:	881a      	ldrh	r2, [r3, #0]
 8009894:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009896:	801a      	strh	r2, [r3, #0]

                                    if (bCompleteAccess) 
 8009898:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800989c:	2b00      	cmp	r3, #0
 800989e:	d00a      	beq.n	80098b6 <OBJ_Read+0x472>
                                    {
                                        /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                        pData[0] |= TmpValue & bitMask;
 80098a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098a2:	881a      	ldrh	r2, [r3, #0]
 80098a4:	8a79      	ldrh	r1, [r7, #18]
 80098a6:	8a3b      	ldrh	r3, [r7, #16]
 80098a8:	400b      	ands	r3, r1
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	4313      	orrs	r3, r2
 80098ae:	b29a      	uxth	r2, r3
 80098b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098b2:	801a      	strh	r2, [r3, #0]
 80098b4:	e012      	b.n	80098dc <OBJ_Read+0x498>
                                    }
                                    else
                                    {
                                        /*Shift Bits to the beginning of the mailbox memory*/
                                        pData[0] |= ((TmpValue & bitMask) >> (bitOffset & 0x0F));
 80098b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098b8:	881b      	ldrh	r3, [r3, #0]
 80098ba:	b21a      	sxth	r2, r3
 80098bc:	8a79      	ldrh	r1, [r7, #18]
 80098be:	8a3b      	ldrh	r3, [r7, #16]
 80098c0:	400b      	ands	r3, r1
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	4619      	mov	r1, r3
 80098c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80098c8:	f003 030f 	and.w	r3, r3, #15
 80098cc:	fa41 f303 	asr.w	r3, r1, r3
 80098d0:	b21b      	sxth	r3, r3
 80098d2:	4313      	orrs	r3, r2
 80098d4:	b21b      	sxth	r3, r3
 80098d6:	b29a      	uxth	r2, r3
 80098d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098da:	801a      	strh	r2, [r3, #0]
                                    }

                                    pData[0] = SWAPWORD(pData[0]);
 80098dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098de:	881a      	ldrh	r2, [r3, #0]
 80098e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098e2:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO7*/
                                    if ( ((bitOffset + pEntry->BitLength) & 0x0F) == 0 )
 80098e4:	6a3b      	ldr	r3, [r7, #32]
 80098e6:	885a      	ldrh	r2, [r3, #2]
 80098e8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80098ea:	4413      	add	r3, r2
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	f003 030f 	and.w	r3, r3, #15
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f040 8095 	bne.w	8009a22 <OBJ_Read+0x5de>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 80098f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098fa:	3302      	adds	r3, #2
 80098fc:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                }
                                break;
 80098fe:	e090      	b.n	8009a22 <OBJ_Read+0x5de>
                            case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 8009900:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009902:	f003 030f 	and.w	r3, r3, #15
 8009906:	2b00      	cmp	r3, #0
 8009908:	d001      	beq.n	800990e <OBJ_Read+0x4ca>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800990a:	2305      	movs	r3, #5
 800990c:	e0e8      	b.n	8009ae0 <OBJ_Read+0x69c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/
                                /* in this example the objects are defined in that way,
                                that the 16 bit type are always starting at an exact WORD offset */
                                pData[0] = SWAPWORD(pVarPtr[0]);
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	881a      	ldrh	r2, [r3, #0]
 8009912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009914:	801a      	strh	r2, [r3, #0]
                                pData++;
 8009916:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009918:	3302      	adds	r3, #2
 800991a:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 800991c:	e086      	b.n	8009a2c <OBJ_Read+0x5e8>
                            case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                            case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 800991e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009920:	f003 030f 	and.w	r3, r3, #15
 8009924:	2b00      	cmp	r3, #0
 8009926:	d001      	beq.n	800992c <OBJ_Read+0x4e8>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8009928:	2305      	movs	r3, #5
 800992a:	e0d9      	b.n	8009ae0 <OBJ_Read+0x69c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 32 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	881a      	ldrh	r2, [r3, #0]
 8009930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009932:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 8009934:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009936:	3302      	adds	r3, #2
 8009938:	697a      	ldr	r2, [r7, #20]
 800993a:	8852      	ldrh	r2, [r2, #2]
 800993c:	801a      	strh	r2, [r3, #0]
                                pData += 2;
 800993e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009940:	3304      	adds	r3, #4
 8009942:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8009944:	e072      	b.n	8009a2c <OBJ_Read+0x5e8>
                            case    DEFTYPE_REAL64:
                            case 	DEFTYPE_INTEGER64:
                            case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 8009946:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009948:	f003 030f 	and.w	r3, r3, #15
 800994c:	2b00      	cmp	r3, #0
 800994e:	d001      	beq.n	8009954 <OBJ_Read+0x510>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8009950:	2305      	movs	r3, #5
 8009952:	e0c5      	b.n	8009ae0 <OBJ_Read+0x69c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that the 64 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	881a      	ldrh	r2, [r3, #0]
 8009958:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800995a:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 800995c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800995e:	3302      	adds	r3, #2
 8009960:	697a      	ldr	r2, [r7, #20]
 8009962:	8852      	ldrh	r2, [r2, #2]
 8009964:	801a      	strh	r2, [r3, #0]
                                pData[2] = pVarPtr[2];
 8009966:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009968:	3304      	adds	r3, #4
 800996a:	697a      	ldr	r2, [r7, #20]
 800996c:	8892      	ldrh	r2, [r2, #4]
 800996e:	801a      	strh	r2, [r3, #0]
                                pData[3] = pVarPtr[3];
 8009970:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009972:	3306      	adds	r3, #6
 8009974:	697a      	ldr	r2, [r7, #20]
 8009976:	88d2      	ldrh	r2, [r2, #6]
 8009978:	801a      	strh	r2, [r3, #0]
                                pData += 4;
 800997a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800997c:	3308      	adds	r3, #8
 800997e:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8009980:	e054      	b.n	8009a2c <OBJ_Read+0x5e8>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 8009982:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009984:	f003 030f 	and.w	r3, r3, #15
 8009988:	2b00      	cmp	r3, #0
 800998a:	d001      	beq.n	8009990 <OBJ_Read+0x54c>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 800998c:	2305      	movs	r3, #5
 800998e:	e0a7      	b.n	8009ae0 <OBJ_Read+0x69c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                OBJTOMBXMEMCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 8009990:	6a3b      	ldr	r3, [r7, #32]
 8009992:	885b      	ldrh	r3, [r3, #2]
 8009994:	3307      	adds	r3, #7
 8009996:	10db      	asrs	r3, r3, #3
 8009998:	461a      	mov	r2, r3
 800999a:	6979      	ldr	r1, [r7, #20]
 800999c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800999e:	f002 f85b 	bl	800ba58 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	885b      	ldrh	r3, [r3, #2]
 80099a6:	f023 030f 	bic.w	r3, r3, #15
 80099aa:	330f      	adds	r3, #15
 80099ac:	111b      	asrs	r3, r3, #4
 80099ae:	005b      	lsls	r3, r3, #1
 80099b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099b2:	4413      	add	r3, r2
 80099b4:	64bb      	str	r3, [r7, #72]	; 0x48
                                
                                if((pEntry->BitLength & 0xF) != 0)
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	885b      	ldrh	r3, [r3, #2]
 80099ba:	f003 030f 	and.w	r3, r3, #15
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d031      	beq.n	8009a26 <OBJ_Read+0x5e2>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 80099c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	b29a      	uxth	r2, r3
 80099ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099cc:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/

                                break;
 80099ce:	e02a      	b.n	8009a26 <OBJ_Read+0x5e2>
                            case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                                if(bitOffset & 0xF)
 80099d0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80099d2:	f003 030f 	and.w	r3, r3, #15
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d001      	beq.n	80099de <OBJ_Read+0x59a>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 80099da:	2305      	movs	r3, #5
 80099dc:	e080      	b.n	8009ae0 <OBJ_Read+0x69c>
                                }
/*ECATCHANGE_END(V5.11) SDO1*/

                                /* in this example the objects are defined in that way,
                                that these types are always starting at an even WORD offset */
                                OBJTOMBXSTRCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 80099de:	6a3b      	ldr	r3, [r7, #32]
 80099e0:	885b      	ldrh	r3, [r3, #2]
 80099e2:	3307      	adds	r3, #7
 80099e4:	10db      	asrs	r3, r3, #3
 80099e6:	461a      	mov	r2, r3
 80099e8:	6979      	ldr	r1, [r7, #20]
 80099ea:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80099ec:	f002 f834 	bl	800ba58 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	885b      	ldrh	r3, [r3, #2]
 80099f4:	f023 030f 	bic.w	r3, r3, #15
 80099f8:	330f      	adds	r3, #15
 80099fa:	111b      	asrs	r3, r3, #4
 80099fc:	005b      	lsls	r3, r3, #1
 80099fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a00:	4413      	add	r3, r2
 8009a02:	64bb      	str	r3, [r7, #72]	; 0x48

                                if((pEntry->BitLength & 0xF) != 0)
 8009a04:	6a3b      	ldr	r3, [r7, #32]
 8009a06:	885b      	ldrh	r3, [r3, #2]
 8009a08:	f003 030f 	and.w	r3, r3, #15
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d00c      	beq.n	8009a2a <OBJ_Read+0x5e6>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 8009a10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a12:	881b      	ldrh	r3, [r3, #0]
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	b29a      	uxth	r2, r3
 8009a18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a1a:	801a      	strh	r2, [r3, #0]
                                }
/*ECATCHANGE_END(V5.11) SDO2*/
                                
                                break;
 8009a1c:	e005      	b.n	8009a2a <OBJ_Read+0x5e6>
                            default:
                                /* other data types are not supported from this example */
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8009a1e:	2318      	movs	r3, #24
 8009a20:	e05e      	b.n	8009ae0 <OBJ_Read+0x69c>
                                break;
 8009a22:	bf00      	nop
 8009a24:	e002      	b.n	8009a2c <OBJ_Read+0x5e8>
                                break;
 8009a26:	bf00      	nop
 8009a28:	e000      	b.n	8009a2c <OBJ_Read+0x5e8>
                                break;
 8009a2a:	bf00      	nop
                            } //switch (deftype)

                            bRead = 1;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8009a32:	e044      	b.n	8009abe <OBJ_Read+0x67a>
                    }
                }
                else
                {
                    /*No access to current object entry => shift pData if required*/
                    UINT8 cnt = 0;
 8009a34:	2300      	movs	r3, #0
 8009a36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                    /*If this entry is the first in the 16Bit block clear the memory*/
                    if ((bitOffset & 0x0F) == 0) 
 8009a3a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009a3c:	f003 030f 	and.w	r3, r3, #15
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d102      	bne.n	8009a4a <OBJ_Read+0x606>
                    {
                        *pData = 0;
 8009a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a46:	2200      	movs	r2, #0
 8009a48:	801a      	strh	r2, [r3, #0]
                    }

                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	885b      	ldrh	r3, [r3, #2]
 8009a4e:	f003 030f 	and.w	r3, r3, #15
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	dd0e      	ble.n	8009a74 <OBJ_Read+0x630>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	885a      	ldrh	r2, [r3, #2]
 8009a5a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009a5c:	4413      	add	r3, r2
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	f003 030f 	and.w	r3, r3, #15
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d105      	bne.n	8009a74 <OBJ_Read+0x630>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 8009a68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a6a:	3302      	adds	r3, #2
 8009a6c:	64bb      	str	r3, [r7, #72]	; 0x48
                        
                        /*Clear new buffer*/
                        *pData = 0;
 8009a6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a70:	2200      	movs	r2, #0
 8009a72:	801a      	strh	r2, [r3, #0]
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 8009a74:	2300      	movs	r3, #0
 8009a76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009a7a:	e00a      	b.n	8009a92 <OBJ_Read+0x64e>
                    {
                        /*current 16Bit are skipped => clear current buffer */
                        pData++;
 8009a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a7e:	3302      	adds	r3, #2
 8009a80:	64bb      	str	r3, [r7, #72]	; 0x48

                        /*Clear new buffer*/
                        *pData = 0;
 8009a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a84:	2200      	movs	r2, #0
 8009a86:	801a      	strh	r2, [r3, #0]
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 8009a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009a92:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009a96:	6a3b      	ldr	r3, [r7, #32]
 8009a98:	885b      	ldrh	r3, [r3, #2]
 8009a9a:	111b      	asrs	r3, r3, #4
 8009a9c:	f003 030f 	and.w	r3, r3, #15
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	dbeb      	blt.n	8009a7c <OBJ_Read+0x638>


                    

                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	889b      	ldrh	r3, [r3, #4]
 8009aa8:	f003 0307 	and.w	r3, r3, #7
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d103      	bne.n	8009ab8 <OBJ_Read+0x674>
                    {
                        /* it is a write only entry */
                        result = ABORTIDX_WRITE_ONLY_ENTRY;
 8009ab0:	2306      	movs	r3, #6
 8009ab2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8009ab6:	e002      	b.n	8009abe <OBJ_Read+0x67a>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8009ab8:	231a      	movs	r3, #26
 8009aba:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
            for (i = subindex; i <= lastSubindex; i++)
 8009abe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009ac4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8009ac6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	f67f adb4 	bls.w	8009636 <OBJ_Read+0x1f2>
                    }
                }
            }

            if(bRead == 0)
 8009ace:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d103      	bne.n	8009ade <OBJ_Read+0x69a>
                return result;
 8009ad6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009ada:	e001      	b.n	8009ae0 <OBJ_Read+0x69c>
        {
 8009adc:	bf00      	nop
        }
    }

    return 0;
 8009ade:	2300      	movs	r3, #0
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	373c      	adds	r7, #60	; 0x3c
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd90      	pop	{r4, r7, pc}
 8009ae8:	0800c5f8 	.word	0x0800c5f8

08009aec <OBJ_Write>:

 \brief    This function writes the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Write( UINT16 index, UINT8 subindex, UINT32 dataSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 8009aec:	b590      	push	{r4, r7, lr}
 8009aee:	b091      	sub	sp, #68	; 0x44
 8009af0:	af02      	add	r7, sp, #8
 8009af2:	60ba      	str	r2, [r7, #8]
 8009af4:	607b      	str	r3, [r7, #4]
 8009af6:	4603      	mov	r3, r0
 8009af8:	81fb      	strh	r3, [r7, #14]
 8009afa:	460b      	mov	r3, r1
 8009afc:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 8009afe:	7b7b      	ldrb	r3, [r7, #13]
 8009b00:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	899b      	ldrh	r3, [r3, #12]
 8009b06:	121b      	asrs	r3, r3, #8
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	f003 030f 	and.w	r3, r3, #15
 8009b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    UINT16 maxSubindex = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	86bb      	strh	r3, [r7, #52]	; 0x34
    UINT16 maxConfiguredSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT; //required to check if value for Subindex0 is valid
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	899b      	ldrh	r3, [r3, #12]
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	843b      	strh	r3, [r7, #32]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    BOOL bClearSubindex0Required = FALSE;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    /* lastSubindex is used for complete access to make loop over the requested entries
       to be read, we initialize this variable with the requested subindex that only
       one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8009b24:	7b7b      	ldrb	r3, [r7, #13]
 8009b26:	863b      	strh	r3, [r7, #48]	; 0x30

    /* if subindex 0 is writable, the maximum subindex should be checked in an object specific function,
        because for the PDO mapping and PDO assign the object shall only be written if subindex 0 is 0. */
    if ( objCode != OBJCODE_VAR )
 8009b28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b2c:	2b07      	cmp	r3, #7
 8009b2e:	d023      	beq.n	8009b78 <OBJ_Write+0x8c>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
           actual value of subindex 0, which is stored as UINT16 at the beginning of the
            object's variable */
        maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	881b      	ldrh	r3, [r3, #0]
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	86bb      	strh	r3, [r7, #52]	; 0x34

        /*If the subindex0 of a PDO assign or PDO mapping object is 0 the maximum subindex is specified by the object description*/
        if(maxSubindex == 0 && (IS_PDO_ASSIGN(index) || IS_RX_PDO(index) || IS_TX_PDO(index)))
 8009b3a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d11b      	bne.n	8009b78 <OBJ_Write+0x8c>
 8009b40:	89fb      	ldrh	r3, [r7, #14]
 8009b42:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d904      	bls.n	8009b54 <OBJ_Write+0x68>
 8009b4a:	89fb      	ldrh	r3, [r7, #14]
 8009b4c:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d90f      	bls.n	8009b74 <OBJ_Write+0x88>
 8009b54:	89fb      	ldrh	r3, [r7, #14]
 8009b56:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8009b5a:	d303      	bcc.n	8009b64 <OBJ_Write+0x78>
 8009b5c:	89fb      	ldrh	r3, [r7, #14]
 8009b5e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8009b62:	d307      	bcc.n	8009b74 <OBJ_Write+0x88>
 8009b64:	89fb      	ldrh	r3, [r7, #14]
 8009b66:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8009b6a:	d305      	bcc.n	8009b78 <OBJ_Write+0x8c>
 8009b6c:	89fb      	ldrh	r3, [r7, #14]
 8009b6e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8009b72:	d201      	bcs.n	8009b78 <OBJ_Write+0x8c>
        {
            maxSubindex = maxConfiguredSubindex;
 8009b74:	8c3b      	ldrh	r3, [r7, #32]
 8009b76:	86bb      	strh	r3, [r7, #52]	; 0x34
        }
    }


    if ( bCompleteAccess )
 8009b78:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d012      	beq.n	8009ba6 <OBJ_Write+0xba>
    {
        if ( objCode == OBJCODE_VAR )
 8009b80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b84:	2b07      	cmp	r3, #7
 8009b86:	d101      	bne.n	8009b8c <OBJ_Write+0xa0>
            /* complete access is not supported with simple objects */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 8009b88:	2305      	movs	r3, #5
 8009b8a:	e306      	b.n	800a19a <OBJ_Write+0x6ae>

        if ((subindex == 0) && (dataSize > 0))
 8009b8c:	7b7b      	ldrb	r3, [r7, #13]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d106      	bne.n	8009ba0 <OBJ_Write+0xb4>
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d003      	beq.n	8009ba0 <OBJ_Write+0xb4>
        {
            /* we change the subindex 0 */
            maxSubindex = (UINT8) SWAPWORD(pData[0]);
 8009b98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b9a:	881b      	ldrh	r3, [r3, #0]
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	86bb      	strh	r3, [r7, #52]	; 0x34
        }

        /* we write until the maximum subindex */
        lastSubindex = maxSubindex;
 8009ba0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ba2:	863b      	strh	r3, [r7, #48]	; 0x30
 8009ba4:	e022      	b.n	8009bec <OBJ_Write+0x100>
    }
    else
    if (subindex > maxSubindex)
 8009ba6:	7b7b      	ldrb	r3, [r7, #13]
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d201      	bcs.n	8009bb4 <OBJ_Write+0xc8>
    {
        /* the maximum subindex is reached */
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 8009bb0:	2311      	movs	r3, #17
 8009bb2:	e2f2      	b.n	800a19a <OBJ_Write+0x6ae>
    {
        /* we check the write access for single accesses here, a complete write access
           is allowed if at least one entry is writable (in this case the values for the
            read only entries shall be ignored) */
        /* we get the corresponding entry description */
        pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 8009bb4:	7b7b      	ldrb	r3, [r7, #13]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f7ff fa2f 	bl	800901c <OBJ_GetEntryDesc>
 8009bbe:	61f8      	str	r0, [r7, #28]

        /* check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
           by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
        if ( ((UINT8) ((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) < (nAlStatus & STATE_MASK) )
 8009bc0:	69fb      	ldr	r3, [r7, #28]
 8009bc2:	889b      	ldrh	r3, [r3, #4]
 8009bc4:	109b      	asrs	r3, r3, #2
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	f003 020e 	and.w	r2, r3, #14
 8009bcc:	4bb5      	ldr	r3, [pc, #724]	; (8009ea4 <OBJ_Write+0x3b8>)
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	f003 030f 	and.w	r3, r3, #15
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	da09      	bge.n	8009bec <OBJ_Write+0x100>
        {
            /* we don't have write access */
            if ( (pEntry->ObjAccess & ACCESS_WRITE) == 0 )
 8009bd8:	69fb      	ldr	r3, [r7, #28]
 8009bda:	889b      	ldrh	r3, [r3, #4]
 8009bdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d101      	bne.n	8009be8 <OBJ_Write+0xfc>
            {
                /* it is a read only entry */
                return ABORTIDX_READ_ONLY_ENTRY;
 8009be4:	2307      	movs	r3, #7
 8009be6:	e2d8      	b.n	800a19a <OBJ_Write+0x6ae>
            }
            else
            {
                /* we don't have write access in this state */
                return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8009be8:	231a      	movs	r3, #26
 8009bea:	e2d6      	b.n	800a19a <OBJ_Write+0x6ae>
        }
    }

    /* Subindex 0 shall be set to zero if a single PDO / PDO assign entry is written
    or a complete access without subindex0 is requested */
    if((subindex > 0) &&
 8009bec:	7b7b      	ldrb	r3, [r7, #13]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d024      	beq.n	8009c3c <OBJ_Write+0x150>
 8009bf2:	89fb      	ldrh	r3, [r7, #14]
 8009bf4:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d904      	bls.n	8009c06 <OBJ_Write+0x11a>
        (IS_PDO_ASSIGN(index) || IS_RX_PDO(index)|| IS_TX_PDO(index))
 8009bfc:	89fb      	ldrh	r3, [r7, #14]
 8009bfe:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d90f      	bls.n	8009c26 <OBJ_Write+0x13a>
 8009c06:	89fb      	ldrh	r3, [r7, #14]
 8009c08:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8009c0c:	d303      	bcc.n	8009c16 <OBJ_Write+0x12a>
 8009c0e:	89fb      	ldrh	r3, [r7, #14]
 8009c10:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8009c14:	d307      	bcc.n	8009c26 <OBJ_Write+0x13a>
 8009c16:	89fb      	ldrh	r3, [r7, #14]
 8009c18:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8009c1c:	d30e      	bcc.n	8009c3c <OBJ_Write+0x150>
 8009c1e:	89fb      	ldrh	r3, [r7, #14]
 8009c20:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8009c24:	d20a      	bcs.n	8009c3c <OBJ_Write+0x150>
        )
    {
        /*Check if Subindex0 was cleared before*/
        UINT16 Subindex0 = (*(UINT16 *)pObjEntry->pVarPtr) & 0x00FF;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	699b      	ldr	r3, [r3, #24]
 8009c2a:	881b      	ldrh	r3, [r3, #0]
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	837b      	strh	r3, [r7, #26]
        if(Subindex0 != 0x00)
 8009c30:	8b7b      	ldrh	r3, [r7, #26]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d002      	beq.n	8009c3c <OBJ_Write+0x150>
            bClearSubindex0Required = TRUE;
 8009c36:	2301      	movs	r3, #1
 8009c38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    }

    if ( pObjEntry->Write != NULL )
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6a1b      	ldr	r3, [r3, #32]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00b      	beq.n	8009c5c <OBJ_Write+0x170>
    {
        /* Write function is defined, we call the object specific write function */
        return pObjEntry->Write(index, subindex, dataSize, pData, bCompleteAccess);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6a1c      	ldr	r4, [r3, #32]
 8009c48:	7b79      	ldrb	r1, [r7, #13]
 8009c4a:	89f8      	ldrh	r0, [r7, #14]
 8009c4c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	47a0      	blx	r4
 8009c58:	4603      	mov	r3, r0
 8009c5a:	e29e      	b.n	800a19a <OBJ_Write+0x6ae>
    }
    else
    {
        UINT8 bWritten = 0;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        UINT8 result = ABORTIDX_READ_ONLY_ENTRY;
 8009c62:	2307      	movs	r3, #7
 8009c64:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

/*ECATCHANGE_START(V5.11) ECAT*/
        if (dataSize == 0)
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <OBJ_Write+0x186>
        {
           return 0; //no error
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e293      	b.n	800a19a <OBJ_Write+0x6ae>
        }
/*ECATCHANGE_END(V5.11) ECAT*/

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 8009c72:	7b7b      	ldrb	r3, [r7, #13]
 8009c74:	86fb      	strh	r3, [r7, #54]	; 0x36
 8009c76:	e283      	b.n	800a180 <OBJ_Write+0x694>
        {
            /* if only a single entry is requested, this loop will only be done once */
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	699b      	ldr	r3, [r3, #24]
 8009c7c:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 bitOffset = 0;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	833b      	strh	r3, [r7, #24]

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry,(UINT8) i);
 8009c82:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	4619      	mov	r1, r3
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f7ff f9c7 	bl	800901c <OBJ_GetEntryDesc>
 8009c8e:	61f8      	str	r0, [r7, #28]

            /*Get the bitOffset before check the access rights to calculate pData offset*/
            bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 8009c90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7ff f9f8 	bl	800908c <OBJ_GetEntryOffset>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	833b      	strh	r3, [r7, #24]

            /* we check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
               by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
            if ( ((UINT8)((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) >= (nAlStatus & STATE_MASK) )
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	889b      	ldrh	r3, [r3, #4]
 8009ca4:	109b      	asrs	r3, r3, #2
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	f003 020e 	and.w	r2, r3, #14
 8009cac:	4b7d      	ldr	r3, [pc, #500]	; (8009ea4 <OBJ_Write+0x3b8>)
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	f003 030f 	and.w	r3, r3, #15
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	f2c0 8238 	blt.w	800a12a <OBJ_Write+0x63e>
            {
                /* we have write access for this entry */
                if (i != 0)
 8009cba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d006      	beq.n	8009cce <OBJ_Write+0x1e2>
                {
                    /* we increment the variable pointer to the corresponding word address */
                    pVarPtr += (bitOffset >> 4);
 8009cc0:	8b3b      	ldrh	r3, [r7, #24]
 8009cc2:	091b      	lsrs	r3, r3, #4
 8009cc4:	b29b      	uxth	r3, r3
 8009cc6:	005b      	lsls	r3, r3, #1
 8009cc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009cca:	4413      	add	r3, r2
 8009ccc:	62bb      	str	r3, [r7, #40]	; 0x28
                }


                if ( i == subindex                                     /* requested entry */
 8009cce:	7b7b      	ldrb	r3, [r7, #13]
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d00a      	beq.n	8009cee <OBJ_Write+0x202>
                  || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 8009cd8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f000 824c 	beq.w	800a17a <OBJ_Write+0x68e>
 8009ce2:	7b7b      	ldrb	r3, [r7, #13]
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	f0c0 8246 	bcc.w	800a17a <OBJ_Write+0x68e>
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
 8009cee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d115      	bne.n	8009d20 <OBJ_Write+0x234>
 8009cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009cf8:	2b07      	cmp	r3, #7
 8009cfa:	d011      	beq.n	8009d20 <OBJ_Write+0x234>
                    {
                        /*check if the value for subindex0 is valid */
                        UINT8 NewSubindex0 = (UINT8) SWAPWORD(pData[0]);
 8009cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009cfe:	881b      	ldrh	r3, [r3, #0]
 8009d00:	75fb      	strb	r3, [r7, #23]
                        if(maxConfiguredSubindex < NewSubindex0)
 8009d02:	7dfb      	ldrb	r3, [r7, #23]
 8009d04:	b29b      	uxth	r3, r3
 8009d06:	8c3a      	ldrh	r2, [r7, #32]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d201      	bcs.n	8009d10 <OBJ_Write+0x224>
                        {
                            return ABORTIDX_VALUE_TOO_GREAT;
 8009d0c:	2313      	movs	r3, #19
 8009d0e:	e244      	b.n	800a19a <OBJ_Write+0x6ae>
                        }

                        /* subindex 0 of an array or record shall be written */
/* ECATCHANGE_START(V5.11) SDO5*/
                        pVarPtr[0] = SWAPWORD(pData[0]);
 8009d10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d12:	881a      	ldrh	r2, [r3, #0]
 8009d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d16:	801a      	strh	r2, [r3, #0]
/* ECATCHANGE_END(V5.11) SDO5*/
                        /* we increment the destination pointer by 2 because the subindex 0 will be
                           transmitted as UINT16 for a complete access */
                        pData++;
 8009d18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d1a:	3302      	adds	r3, #2
 8009d1c:	64bb      	str	r3, [r7, #72]	; 0x48
                    {
 8009d1e:	e200      	b.n	800a122 <OBJ_Write+0x636>
                    }
                    else
                    {
                        UINT16 dataType = pEntry->DataType;
 8009d20:	69fb      	ldr	r3, [r7, #28]
 8009d22:	881b      	ldrh	r3, [r3, #0]
 8009d24:	84fb      	strh	r3, [r7, #38]	; 0x26
                        if (pEntry->DataType >= 0x700)
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	881b      	ldrh	r3, [r3, #0]
 8009d2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d2e:	d315      	bcc.n	8009d5c <OBJ_Write+0x270>
                        {
                            /* the ENUM data types are defined from index 0x700 in this example
                               convert in standard data type for the write access */
                            if ( pEntry->BitLength <= 8 )
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	885b      	ldrh	r3, [r3, #2]
 8009d34:	2b08      	cmp	r3, #8
 8009d36:	d804      	bhi.n	8009d42 <OBJ_Write+0x256>
                                dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	885b      	ldrh	r3, [r3, #2]
 8009d3c:	332f      	adds	r3, #47	; 0x2f
 8009d3e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009d40:	e00c      	b.n	8009d5c <OBJ_Write+0x270>
                            else if ( pEntry->BitLength == 16 )
 8009d42:	69fb      	ldr	r3, [r7, #28]
 8009d44:	885b      	ldrh	r3, [r3, #2]
 8009d46:	2b10      	cmp	r3, #16
 8009d48:	d102      	bne.n	8009d50 <OBJ_Write+0x264>
                                dataType = DEFTYPE_UNSIGNED16;
 8009d4a:	2306      	movs	r3, #6
 8009d4c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009d4e:	e005      	b.n	8009d5c <OBJ_Write+0x270>
                            else if ( pEntry->BitLength == 32 )
 8009d50:	69fb      	ldr	r3, [r7, #28]
 8009d52:	885b      	ldrh	r3, [r3, #2]
 8009d54:	2b20      	cmp	r3, #32
 8009d56:	d101      	bne.n	8009d5c <OBJ_Write+0x270>
                                dataType = DEFTYPE_UNSIGNED32;
 8009d58:	2307      	movs	r3, #7
 8009d5a:	84fb      	strh	r3, [r7, #38]	; 0x26
                        }

                        switch (dataType)
 8009d5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009d5e:	2b37      	cmp	r3, #55	; 0x37
 8009d60:	dc78      	bgt.n	8009e54 <OBJ_Write+0x368>
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f2c0 81da 	blt.w	800a11c <OBJ_Write+0x630>
 8009d68:	2b37      	cmp	r3, #55	; 0x37
 8009d6a:	f200 81d7 	bhi.w	800a11c <OBJ_Write+0x630>
 8009d6e:	a201      	add	r2, pc, #4	; (adr r2, 8009d74 <OBJ_Write+0x288>)
 8009d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d74:	08009e61 	.word	0x08009e61
 8009d78:	08009ea9 	.word	0x08009ea9
 8009d7c:	08009ea9 	.word	0x08009ea9
 8009d80:	08009f65 	.word	0x08009f65
 8009d84:	0800a025 	.word	0x0800a025
 8009d88:	08009ea9 	.word	0x08009ea9
 8009d8c:	08009f65 	.word	0x08009f65
 8009d90:	0800a025 	.word	0x0800a025
 8009d94:	0800a025 	.word	0x0800a025
 8009d98:	0800a0b1 	.word	0x0800a0b1
 8009d9c:	0800a0e7 	.word	0x0800a0e7
 8009da0:	0800a0e7 	.word	0x0800a0e7
 8009da4:	0800a11d 	.word	0x0800a11d
 8009da8:	0800a11d 	.word	0x0800a11d
 8009dac:	0800a11d 	.word	0x0800a11d
 8009db0:	0800a11d 	.word	0x0800a11d
 8009db4:	0800a11d 	.word	0x0800a11d
 8009db8:	0800a075 	.word	0x0800a075
 8009dbc:	0800a11d 	.word	0x0800a11d
 8009dc0:	0800a11d 	.word	0x0800a11d
 8009dc4:	0800a11d 	.word	0x0800a11d
 8009dc8:	0800a075 	.word	0x0800a075
 8009dcc:	0800a11d 	.word	0x0800a11d
 8009dd0:	0800a11d 	.word	0x0800a11d
 8009dd4:	0800a11d 	.word	0x0800a11d
 8009dd8:	0800a11d 	.word	0x0800a11d
 8009ddc:	0800a11d 	.word	0x0800a11d
 8009de0:	0800a075 	.word	0x0800a075
 8009de4:	0800a11d 	.word	0x0800a11d
 8009de8:	0800a11d 	.word	0x0800a11d
 8009dec:	08009ea9 	.word	0x08009ea9
 8009df0:	08009f65 	.word	0x08009f65
 8009df4:	0800a025 	.word	0x0800a025
 8009df8:	0800a11d 	.word	0x0800a11d
 8009dfc:	0800a11d 	.word	0x0800a11d
 8009e00:	0800a11d 	.word	0x0800a11d
 8009e04:	0800a11d 	.word	0x0800a11d
 8009e08:	0800a11d 	.word	0x0800a11d
 8009e0c:	0800a11d 	.word	0x0800a11d
 8009e10:	0800a11d 	.word	0x0800a11d
 8009e14:	0800a11d 	.word	0x0800a11d
 8009e18:	0800a11d 	.word	0x0800a11d
 8009e1c:	0800a11d 	.word	0x0800a11d
 8009e20:	0800a11d 	.word	0x0800a11d
 8009e24:	0800a11d 	.word	0x0800a11d
 8009e28:	08009ea9 	.word	0x08009ea9
 8009e2c:	08009f65 	.word	0x08009f65
 8009e30:	0800a025 	.word	0x0800a025
 8009e34:	08009ea9 	.word	0x08009ea9
 8009e38:	08009ea9 	.word	0x08009ea9
 8009e3c:	08009ea9 	.word	0x08009ea9
 8009e40:	08009ea9 	.word	0x08009ea9
 8009e44:	08009ea9 	.word	0x08009ea9
 8009e48:	08009ea9 	.word	0x08009ea9
 8009e4c:	08009ea9 	.word	0x08009ea9
 8009e50:	08009ea9 	.word	0x08009ea9
 8009e54:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8009e58:	2b03      	cmp	r3, #3
 8009e5a:	f200 815f 	bhi.w	800a11c <OBJ_Write+0x630>
 8009e5e:	e142      	b.n	800a0e6 <OBJ_Write+0x5fa>
                        {
                        case DEFTYPE_NULL:
                            if(bCompleteAccess)
 8009e60:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d01b      	beq.n	8009ea0 <OBJ_Write+0x3b4>
                            {
                                /*Handle alignment entry*/
                                if (((pEntry->BitLength & 0xF) > 0)
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	885b      	ldrh	r3, [r3, #2]
 8009e6c:	f003 030f 	and.w	r3, r3, #15
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	dd0b      	ble.n	8009e8c <OBJ_Write+0x3a0>
                                    && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	885a      	ldrh	r2, [r3, #2]
 8009e78:	8b3b      	ldrh	r3, [r7, #24]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	f003 030f 	and.w	r3, r3, #15
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d102      	bne.n	8009e8c <OBJ_Write+0x3a0>
                                {
                                    /* we have reached the UINT16 border */
                                    pData++;
 8009e86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e88:	3302      	adds	r3, #2
 8009e8a:	64bb      	str	r3, [r7, #72]	; 0x48
                                }

                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
 8009e8c:	69fb      	ldr	r3, [r7, #28]
 8009e8e:	885b      	ldrh	r3, [r3, #2]
 8009e90:	111b      	asrs	r3, r3, #4
 8009e92:	f003 030f 	and.w	r3, r3, #15
 8009e96:	005b      	lsls	r3, r3, #1
 8009e98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e9a:	4413      	add	r3, r2
 8009e9c:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                            }
                            break;
 8009e9e:	e140      	b.n	800a122 <OBJ_Write+0x636>
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8009ea0:	2318      	movs	r3, #24
 8009ea2:	e17a      	b.n	800a19a <OBJ_Write+0x6ae>
 8009ea4:	20000c19 	.word	0x20000c19
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_BYTE :
/*ECATCHANGE_END(V5.11) SDO9*/
                        {
                            /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                            UINT16 TmpValue = 0x0000;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	84bb      	strh	r3, [r7, #36]	; 0x24

                            bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	885b      	ldrh	r3, [r3, #2]
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	4ba1      	ldr	r3, [pc, #644]	; (800a138 <OBJ_Write+0x64c>)
 8009eb4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	8b3b      	ldrh	r3, [r7, #24]
 8009ebc:	f003 030f 	and.w	r3, r3, #15
 8009ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec4:	827b      	strh	r3, [r7, #18]

                            /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                            TmpValue = SWAPWORD(pVarPtr[0]);
 8009ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec8:	881b      	ldrh	r3, [r3, #0]
 8009eca:	84bb      	strh	r3, [r7, #36]	; 0x24

                            /*Clear corresponding bits*/
                            TmpValue &= ~bitMask;
 8009ecc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ed0:	43db      	mvns	r3, r3
 8009ed2:	b21a      	sxth	r2, r3
 8009ed4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8009ed8:	4013      	ands	r3, r2
 8009eda:	b21b      	sxth	r3, r3
 8009edc:	84bb      	strh	r3, [r7, #36]	; 0x24

/* ECATCHANGE_START(V5.11) SDO7*/
                            if (bCompleteAccess) 
 8009ede:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d008      	beq.n	8009ef8 <OBJ_Write+0x40c>
                            {
                                /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                TmpValue |= (SWAPWORD(pData[0]) & bitMask);
 8009ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009ee8:	881a      	ldrh	r2, [r3, #0]
 8009eea:	8a7b      	ldrh	r3, [r7, #18]
 8009eec:	4013      	ands	r3, r2
 8009eee:	b29a      	uxth	r2, r3
 8009ef0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009ef6:	e024      	b.n	8009f42 <OBJ_Write+0x456>
                            }
                            else
                            {
                                if((SWAPWORD(pData[0]) & ~cBitMask[pEntry->BitLength]))
 8009ef8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009efa:	881b      	ldrh	r3, [r3, #0]
 8009efc:	461a      	mov	r2, r3
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	885b      	ldrh	r3, [r3, #2]
 8009f02:	4619      	mov	r1, r3
 8009f04:	4b8c      	ldr	r3, [pc, #560]	; (800a138 <OBJ_Write+0x64c>)
 8009f06:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8009f0a:	43db      	mvns	r3, r3
 8009f0c:	4013      	ands	r3, r2
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d001      	beq.n	8009f16 <OBJ_Write+0x42a>
                                {
                                    /*written value exceed entry range*/
                                    return ABORTIDX_VALUE_EXCEEDED;
 8009f12:	2312      	movs	r3, #18
 8009f14:	e141      	b.n	800a19a <OBJ_Write+0x6ae>
                                }
                                else
                                {
                                    /*Shift Bits to corresponding offset within the object memory*/
                                    TmpValue |= ((SWAPWORD(pData[0]) & cBitMask[pEntry->BitLength]) << (bitOffset & 0x0F));
 8009f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f18:	881a      	ldrh	r2, [r3, #0]
 8009f1a:	69fb      	ldr	r3, [r7, #28]
 8009f1c:	885b      	ldrh	r3, [r3, #2]
 8009f1e:	4619      	mov	r1, r3
 8009f20:	4b85      	ldr	r3, [pc, #532]	; (800a138 <OBJ_Write+0x64c>)
 8009f22:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8009f26:	4013      	ands	r3, r2
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	8b3b      	ldrh	r3, [r7, #24]
 8009f2e:	f003 030f 	and.w	r3, r3, #15
 8009f32:	fa02 f303 	lsl.w	r3, r2, r3
 8009f36:	b21a      	sxth	r2, r3
 8009f38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	b21b      	sxth	r3, r3
 8009f40:	84bb      	strh	r3, [r7, #36]	; 0x24
                                }
                            }
/* ECATCHANGE_END(V5.11) SDO7*/

                            /*Swap written data to big endian format (if required)*/
                            pVarPtr[0] = SWAPWORD(TmpValue);
 8009f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009f46:	801a      	strh	r2, [r3, #0]

                            if ( ((bitOffset+pEntry->BitLength) & 0x0F) == 0 )
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	885a      	ldrh	r2, [r3, #2]
 8009f4c:	8b3b      	ldrh	r3, [r7, #24]
 8009f4e:	4413      	add	r3, r2
 8009f50:	b29b      	uxth	r3, r3
 8009f52:	f003 030f 	and.w	r3, r3, #15
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f040 80e2 	bne.w	800a120 <OBJ_Write+0x634>
                                /* we have reached the UINT16 border */
                                pData++;
 8009f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f5e:	3302      	adds	r3, #2
 8009f60:	64bb      	str	r3, [r7, #72]	; 0x48
                        }
                            break;
 8009f62:	e0dd      	b.n	800a120 <OBJ_Write+0x634>
                        case    DEFTYPE_BITARR16:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_WORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 8009f64:	8b3b      	ldrh	r3, [r7, #24]
 8009f66:	f003 030f 	and.w	r3, r3, #15
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d001      	beq.n	8009f72 <OBJ_Write+0x486>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8009f6e:	2305      	movs	r3, #5
 8009f70:	e113      	b.n	800a19a <OBJ_Write+0x6ae>
/*ECATCHANGE_END(V5.11) SDO1*/

                            {
                            /* in this example the objects are defined in that way,
                            that the 16 bit type are always starting at an exact WORD offset */
                            UINT16 u16NewData = SWAPWORD(pData[0]);
 8009f72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f74:	881b      	ldrh	r3, [r3, #0]
 8009f76:	82bb      	strh	r3, [r7, #20]
                            if(bClearSubindex0Required && (pVarPtr[0] != u16NewData))
 8009f78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d006      	beq.n	8009f8e <OBJ_Write+0x4a2>
 8009f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f82:	881b      	ldrh	r3, [r3, #0]
 8009f84:	8aba      	ldrh	r2, [r7, #20]
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d001      	beq.n	8009f8e <OBJ_Write+0x4a2>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 8009f8a:	231c      	movs	r3, #28
 8009f8c:	e105      	b.n	800a19a <OBJ_Write+0x6ae>
                            }

                            /*check value if a new PDO assign entry should be written*/
                            if(IS_PDO_ASSIGN(index))  //PDO assign
 8009f8e:	89fb      	ldrh	r3, [r7, #14]
 8009f90:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d919      	bls.n	8009fcc <OBJ_Write+0x4e0>
 8009f98:	89fb      	ldrh	r3, [r7, #14]
 8009f9a:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d814      	bhi.n	8009fcc <OBJ_Write+0x4e0>
                            {
                                if (!IS_RX_PDO(u16NewData) && !IS_TX_PDO(u16NewData) && (u16NewData != 0)) //check if the new assign entry value is valid
 8009fa2:	8abb      	ldrh	r3, [r7, #20]
 8009fa4:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8009fa8:	d303      	bcc.n	8009fb2 <OBJ_Write+0x4c6>
 8009faa:	8abb      	ldrh	r3, [r7, #20]
 8009fac:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8009fb0:	d30c      	bcc.n	8009fcc <OBJ_Write+0x4e0>
 8009fb2:	8abb      	ldrh	r3, [r7, #20]
 8009fb4:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8009fb8:	d303      	bcc.n	8009fc2 <OBJ_Write+0x4d6>
 8009fba:	8abb      	ldrh	r3, [r7, #20]
 8009fbc:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8009fc0:	d304      	bcc.n	8009fcc <OBJ_Write+0x4e0>
 8009fc2:	8abb      	ldrh	r3, [r7, #20]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <OBJ_Write+0x4e0>
                                {
                                    return ABORTIDX_VALUE_EXCEEDED;
 8009fc8:	2312      	movs	r3, #18
 8009fca:	e0e6      	b.n	800a19a <OBJ_Write+0x6ae>
                                }
                            }

                            if((index == 0x1C32 || index == 0x1C33) && (i == 1))
 8009fcc:	89fb      	ldrh	r3, [r7, #14]
 8009fce:	f641 4232 	movw	r2, #7218	; 0x1c32
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d004      	beq.n	8009fe0 <OBJ_Write+0x4f4>
 8009fd6:	89fb      	ldrh	r3, [r7, #14]
 8009fd8:	f641 4233 	movw	r2, #7219	; 0x1c33
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d11a      	bne.n	800a016 <OBJ_Write+0x52a>
 8009fe0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009fe2:	2b01      	cmp	r3, #1
 8009fe4:	d117      	bne.n	800a016 <OBJ_Write+0x52a>
                            {
                                /* The Synchronisation type (0x1C3x.1) was written by the user => the Sync type will not be calculated based on the register settings (if they don't match an error will be returned P_2_S)*/
                                if(pVarPtr[0] != u16NewData)
 8009fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe8:	881b      	ldrh	r3, [r3, #0]
 8009fea:	8aba      	ldrh	r2, [r7, #20]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d00f      	beq.n	800a010 <OBJ_Write+0x524>
                                {
                                    result = CheckSyncTypeValue(index,u16NewData);
 8009ff0:	8aba      	ldrh	r2, [r7, #20]
 8009ff2:	89fb      	ldrh	r3, [r7, #14]
 8009ff4:	4611      	mov	r1, r2
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7ff f94a 	bl	8009290 <CheckSyncTypeValue>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                                    if(result != 0)
 800a002:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a006:	2b00      	cmp	r3, #0
 800a008:	d002      	beq.n	800a010 <OBJ_Write+0x524>
                                        return result;
 800a00a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a00e:	e0c4      	b.n	800a19a <OBJ_Write+0x6ae>
                                }

                                /* The user may force to current Sync Mode for that reason the flag has also to be set if the same value was written */
                                bSyncSetByUser = TRUE;
 800a010:	4b4a      	ldr	r3, [pc, #296]	; (800a13c <OBJ_Write+0x650>)
 800a012:	2201      	movs	r2, #1
 800a014:	701a      	strb	r2, [r3, #0]
                            }

                            pVarPtr[0] = u16NewData;
 800a016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a018:	8aba      	ldrh	r2, [r7, #20]
 800a01a:	801a      	strh	r2, [r3, #0]
                            pData++;
 800a01c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a01e:	3302      	adds	r3, #2
 800a020:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 800a022:	e07e      	b.n	800a122 <OBJ_Write+0x636>
                        case    DEFTYPE_BITARR32:
/*ECATCHANGE_START(V5.11) SDO9*/
                        case    DEFTYPE_DWORD:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800a024:	8b3b      	ldrh	r3, [r7, #24]
 800a026:	f003 030f 	and.w	r3, r3, #15
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d001      	beq.n	800a032 <OBJ_Write+0x546>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800a02e:	2305      	movs	r3, #5
 800a030:	e0b3      	b.n	800a19a <OBJ_Write+0x6ae>
/*ECATCHANGE_END(V5.11) SDO1*/
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 800a032:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00f      	beq.n	800a05a <OBJ_Write+0x56e>
                                ((pVarPtr[0] != pData[0])
 800a03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a03c:	881a      	ldrh	r2, [r3, #0]
 800a03e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a040:	881b      	ldrh	r3, [r3, #0]
                            if(bClearSubindex0Required && 
 800a042:	429a      	cmp	r2, r3
 800a044:	d107      	bne.n	800a056 <OBJ_Write+0x56a>
                                || (pVarPtr[1] != pData[1])))
 800a046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a048:	3302      	adds	r3, #2
 800a04a:	881a      	ldrh	r2, [r3, #0]
 800a04c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a04e:	3302      	adds	r3, #2
 800a050:	881b      	ldrh	r3, [r3, #0]
 800a052:	429a      	cmp	r2, r3
 800a054:	d001      	beq.n	800a05a <OBJ_Write+0x56e>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 800a056:	231c      	movs	r3, #28
 800a058:	e09f      	b.n	800a19a <OBJ_Write+0x6ae>
                            }

                            pVarPtr[0] = pData[0];
 800a05a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a05c:	881a      	ldrh	r2, [r3, #0]
 800a05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a060:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 800a062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a064:	3302      	adds	r3, #2
 800a066:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a068:	8852      	ldrh	r2, [r2, #2]
 800a06a:	801a      	strh	r2, [r3, #0]
                            pData += 2;
 800a06c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a06e:	3304      	adds	r3, #4
 800a070:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 800a072:	e056      	b.n	800a122 <OBJ_Write+0x636>
                        case    DEFTYPE_REAL64:
                        case 	DEFTYPE_INTEGER64:
                        case    DEFTYPE_UNSIGNED64:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800a074:	8b3b      	ldrh	r3, [r7, #24]
 800a076:	f003 030f 	and.w	r3, r3, #15
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d001      	beq.n	800a082 <OBJ_Write+0x596>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800a07e:	2305      	movs	r3, #5
 800a080:	e08b      	b.n	800a19a <OBJ_Write+0x6ae>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/
                            /* in this example the objects are defined in that way,
                               that the 64 bit type are always starting at an exact WORD offset */
                            pVarPtr[0] = pData[0];
 800a082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a084:	881a      	ldrh	r2, [r3, #0]
 800a086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a088:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 800a08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a08c:	3302      	adds	r3, #2
 800a08e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a090:	8852      	ldrh	r2, [r2, #2]
 800a092:	801a      	strh	r2, [r3, #0]
                            pVarPtr[2] = pData[2];
 800a094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a096:	3304      	adds	r3, #4
 800a098:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a09a:	8892      	ldrh	r2, [r2, #4]
 800a09c:	801a      	strh	r2, [r3, #0]
                            pVarPtr[3] = pData[3];
 800a09e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a0:	3306      	adds	r3, #6
 800a0a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0a4:	88d2      	ldrh	r2, [r2, #6]
 800a0a6:	801a      	strh	r2, [r3, #0]
                            pData += 4;
 800a0a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0aa:	3308      	adds	r3, #8
 800a0ac:	64bb      	str	r3, [r7, #72]	; 0x48
                            break;
 800a0ae:	e038      	b.n	800a122 <OBJ_Write+0x636>
                        case    DEFTYPE_VISIBLESTRING:
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800a0b0:	8b3b      	ldrh	r3, [r7, #24]
 800a0b2:	f003 030f 	and.w	r3, r3, #15
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <OBJ_Write+0x5d2>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800a0ba:	2305      	movs	r3, #5
 800a0bc:	e06d      	b.n	800a19a <OBJ_Write+0x6ae>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            OBJTOMBXSTRCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	885b      	ldrh	r3, [r3, #2]
 800a0c2:	3307      	adds	r3, #7
 800a0c4:	10db      	asrs	r3, r3, #3
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a0ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0cc:	f001 fcc4 	bl	800ba58 <memcpy>

/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength)& ~0xF);
 800a0d0:	69fb      	ldr	r3, [r7, #28]
 800a0d2:	885b      	ldrh	r3, [r3, #2]
 800a0d4:	f023 030f 	bic.w	r3, r3, #15
 800a0d8:	330f      	adds	r3, #15
 800a0da:	111b      	asrs	r3, r3, #4
 800a0dc:	005b      	lsls	r3, r3, #1
 800a0de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0e0:	4413      	add	r3, r2
 800a0e2:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/
                            break;
 800a0e4:	e01d      	b.n	800a122 <OBJ_Write+0x636>
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
/*ECATCHANGE_END(V5.11) SDO9*/
/*ECATCHANGE_START(V5.11) SDO1*/
                            if(bitOffset & 0xF)
 800a0e6:	8b3b      	ldrh	r3, [r7, #24]
 800a0e8:	f003 030f 	and.w	r3, r3, #15
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d001      	beq.n	800a0f4 <OBJ_Write+0x608>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 800a0f0:	2305      	movs	r3, #5
 800a0f2:	e052      	b.n	800a19a <OBJ_Write+0x6ae>
                            }
/*ECATCHANGE_END(V5.11) SDO1*/

                            /* in this example the objects are defined in that way,
                               that the other types are always starting at an even byte offset */
                            OBJTOMBXMEMCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 800a0f4:	69fb      	ldr	r3, [r7, #28]
 800a0f6:	885b      	ldrh	r3, [r3, #2]
 800a0f8:	3307      	adds	r3, #7
 800a0fa:	10db      	asrs	r3, r3, #3
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a100:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a102:	f001 fca9 	bl	800ba58 <memcpy>
/*ECATCHANGE_START(V5.11) SDO2*/
                            pData += BIT2WORD((pEntry->BitLength) & ~0xF);
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	885b      	ldrh	r3, [r3, #2]
 800a10a:	f023 030f 	bic.w	r3, r3, #15
 800a10e:	330f      	adds	r3, #15
 800a110:	111b      	asrs	r3, r3, #4
 800a112:	005b      	lsls	r3, r3, #1
 800a114:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a116:	4413      	add	r3, r2
 800a118:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO2*/

                            break;
 800a11a:	e002      	b.n	800a122 <OBJ_Write+0x636>
                        default:
                            /* other data types are not supported from this example */
                            return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800a11c:	2318      	movs	r3, #24
 800a11e:	e03c      	b.n	800a19a <OBJ_Write+0x6ae>
                            break;
 800a120:	bf00      	nop
                        }
                    }

                    /* set flag */
                    bWritten = 1;
 800a122:	2301      	movs	r3, #1
 800a124:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a128:	e027      	b.n	800a17a <OBJ_Write+0x68e>

                }
            }
            else
            {
                if(i == 0)
 800a12a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d107      	bne.n	800a140 <OBJ_Write+0x654>
                {
                    /* For SubIndex0 16Bit are reserved even if the BitLength is 8 */
                    pData++;
 800a130:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a132:	3302      	adds	r3, #2
 800a134:	64bb      	str	r3, [r7, #72]	; 0x48
 800a136:	e01d      	b.n	800a174 <OBJ_Write+0x688>
 800a138:	0800c5f8 	.word	0x0800c5f8
 800a13c:	20000f78 	.word	0x20000f78
                }
                else
                {
                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	885b      	ldrh	r3, [r3, #2]
 800a144:	f003 030f 	and.w	r3, r3, #15
 800a148:	2b00      	cmp	r3, #0
 800a14a:	dd0b      	ble.n	800a164 <OBJ_Write+0x678>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 800a14c:	69fb      	ldr	r3, [r7, #28]
 800a14e:	885a      	ldrh	r2, [r3, #2]
 800a150:	8b3b      	ldrh	r3, [r7, #24]
 800a152:	4413      	add	r3, r2
 800a154:	b29b      	uxth	r3, r3
 800a156:	f003 030f 	and.w	r3, r3, #15
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d102      	bne.n	800a164 <OBJ_Write+0x678>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 800a15e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a160:	3302      	adds	r3, #2
 800a162:	64bb      	str	r3, [r7, #72]	; 0x48
                    }

                    /*increment WORD offset*/
/*ECATCHANGE_START(V5.11) SDO9*/
                    pData += ((pEntry->BitLength & 0xFFF0) >> 4);
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	885b      	ldrh	r3, [r3, #2]
 800a168:	091b      	lsrs	r3, r3, #4
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a170:	4413      	add	r3, r2
 800a172:	64bb      	str	r3, [r7, #72]	; 0x48
/*ECATCHANGE_END(V5.11) SDO9*/
                }
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 800a174:	2318      	movs	r3, #24
 800a176:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        for (i = subindex; i <= lastSubindex; i++)
 800a17a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a17c:	3301      	adds	r3, #1
 800a17e:	86fb      	strh	r3, [r7, #54]	; 0x36
 800a180:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a182:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800a184:	429a      	cmp	r2, r3
 800a186:	f67f ad77 	bls.w	8009c78 <OBJ_Write+0x18c>
            }
        }

        if (bWritten == 0)
 800a18a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d102      	bne.n	800a198 <OBJ_Write+0x6ac>
            /* we didn't write anything, so we have to return the stored error code */
            return result;
 800a192:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a196:	e000      	b.n	800a19a <OBJ_Write+0x6ae>
    }

    return 0;
 800a198:	2300      	movs	r3, #0
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	373c      	adds	r7, #60	; 0x3c
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd90      	pop	{r4, r7, pc}
 800a1a2:	bf00      	nop

0800a1a4 <SdoDownloadSegmentInd>:
            the data will be written to the object dictionary. The
            function sends a response by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoDownloadSegmentInd( TDOWNLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 800a1a4:	b5b0      	push	{r4, r5, r7, lr}
 800a1a6:	b088      	sub	sp, #32
 800a1a8:	af02      	add	r7, sp, #8
 800a1aa:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	75fb      	strb	r3, [r7, #23]
    UINT32 bytesToSave = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	613b      	str	r3, [r7, #16]

    if ( (pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	891b      	ldrh	r3, [r3, #8]
 800a1b8:	f003 0310 	and.w	r3, r3, #16
 800a1bc:	4a99      	ldr	r2, [pc, #612]	; (800a424 <SdoDownloadSegmentInd+0x280>)
 800a1be:	7812      	ldrb	r2, [r2, #0]
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d102      	bne.n	800a1ca <SdoDownloadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	75fb      	strb	r3, [r7, #23]
 800a1c8:	e156      	b.n	800a478 <SdoDownloadSegmentInd+0x2d4>
    }
    else
    {
        /* maxData contains the maximum data to be received with a SDO-DownloadSegment */
        UINT16 maxData =    u16ReceiveMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 800a1ca:	4b97      	ldr	r3, [pc, #604]	; (800a428 <SdoDownloadSegmentInd+0x284>)
 800a1cc:	881b      	ldrh	r3, [r3, #0]
 800a1ce:	3b09      	subs	r3, #9
 800a1d0:	81bb      	strh	r3, [r7, #12]
        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	891b      	ldrh	r3, [r3, #8]
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	f003 0310 	and.w	r3, r3, #16
 800a1dc:	b2da      	uxtb	r2, r3
 800a1de:	4b91      	ldr	r3, [pc, #580]	; (800a424 <SdoDownloadSegmentInd+0x280>)
 800a1e0:	701a      	strb	r2, [r3, #0]

        /* a SDO-Download Segment is only allowed if a SDO-Download Request was received before,
           in that case a buffer for the received data was allocated in SDOS_SdoInd before */
        if ( pSdoSegData )
 800a1e2:	4b92      	ldr	r3, [pc, #584]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	f000 8144 	beq.w	800a474 <SdoDownloadSegmentInd+0x2d0>
        {
            /* bytesToSave contains the remaining data with this and maybe the following
               SDO-Download Segment services */
            bytesToSave = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 800a1ec:	4b90      	ldr	r3, [pc, #576]	; (800a430 <SdoDownloadSegmentInd+0x28c>)
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	4b90      	ldr	r3, [pc, #576]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	1ad3      	subs	r3, r2, r3
 800a1f6:	613b      	str	r3, [r7, #16]

            if ( pSdoInd->SdoHeader.SegHeader & SEGHEADER_NOMOREFOLLOWS )
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	891b      	ldrh	r3, [r3, #8]
 800a1fc:	f003 0301 	and.w	r3, r3, #1
 800a200:	2b00      	cmp	r3, #0
 800a202:	d02a      	beq.n	800a25a <SdoDownloadSegmentInd+0xb6>
            {
                /* the last segment is received, check if the length of the remaining data is the
                   same as the length of the received data */
                if ( bytesToSave <= maxData )
 800a204:	89bb      	ldrh	r3, [r7, #12]
 800a206:	693a      	ldr	r2, [r7, #16]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d823      	bhi.n	800a254 <SdoDownloadSegmentInd+0xb0>
                {
/* ECATCHANGE_START(V5.11) ECAT7*/
                    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	881b      	ldrh	r3, [r3, #0]
 800a210:	817b      	strh	r3, [r7, #10]

                    /* for the check it is distinguished if the remaining bytes are less than 8 (in that
                       case 7 data bytes were sent and the SDO-Download Segment header contains the information
                        how much bytes are valid (CAN-compatibility)), otherwise the length has to match exactly
                        and the SDO-Download Segment-Headerbyte is ignored */
                    if (((bytesToSave <= (UINT32)(mbxSize - SEGMENT_NORM_HEADER_SIZE))
 800a212:	897b      	ldrh	r3, [r7, #10]
 800a214:	3b03      	subs	r3, #3
 800a216:	461a      	mov	r2, r3
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d80a      	bhi.n	800a234 <SdoDownloadSegmentInd+0x90>
                         &&( bytesToSave == ((UINT16) (MIN_SEGMENTED_DATA - ((pSdoInd->SdoHeader.SegHeader & SEGHEADER_SEGDATASIZE) >> SEGHEADERSHIFT_SEGDATASIZE))) )
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	891b      	ldrh	r3, [r3, #8]
 800a222:	105b      	asrs	r3, r3, #1
 800a224:	b29b      	uxth	r3, r3
 800a226:	43db      	mvns	r3, r3
 800a228:	b29b      	uxth	r3, r3
 800a22a:	f003 0307 	and.w	r3, r3, #7
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	429a      	cmp	r2, r3
 800a232:	d008      	beq.n	800a246 <SdoDownloadSegmentInd+0xa2>
                          )
                        ||( ( bytesToSave > MIN_SEGMENTED_DATA )
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	2b07      	cmp	r3, #7
 800a238:	d909      	bls.n	800a24e <SdoDownloadSegmentInd+0xaa>
                        && (bytesToSave == (mbxSize - SEGMENT_NORM_HEADER_SIZE))
 800a23a:	897b      	ldrh	r3, [r7, #10]
 800a23c:	3b03      	subs	r3, #3
 800a23e:	461a      	mov	r2, r3
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	4293      	cmp	r3, r2
 800a244:	d103      	bne.n	800a24e <SdoDownloadSegmentInd+0xaa>
                        ) )
/* ECATCHANGE_END(V5.11) ECAT7*/
                    {
                        /* length is correct */
                        bSdoSegFollows = FALSE;
 800a246:	4b7c      	ldr	r3, [pc, #496]	; (800a438 <SdoDownloadSegmentInd+0x294>)
 800a248:	2200      	movs	r2, #0
 800a24a:	701a      	strb	r2, [r3, #0]
 800a24c:	e011      	b.n	800a272 <SdoDownloadSegmentInd+0xce>
                    }
                    else
                        abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800a24e:	230e      	movs	r3, #14
 800a250:	75fb      	strb	r3, [r7, #23]
 800a252:	e00e      	b.n	800a272 <SdoDownloadSegmentInd+0xce>
                }
                else
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800a254:	230e      	movs	r3, #14
 800a256:	75fb      	strb	r3, [r7, #23]
 800a258:	e00b      	b.n	800a272 <SdoDownloadSegmentInd+0xce>
            }
            else
            {
                /* its not the last segment */
                bSdoSegFollows = TRUE;
 800a25a:	4b77      	ldr	r3, [pc, #476]	; (800a438 <SdoDownloadSegmentInd+0x294>)
 800a25c:	2201      	movs	r2, #1
 800a25e:	701a      	strb	r2, [r3, #0]
                /* we have to check if we expect less bytes than the maximum size which can be send with a single
                   SDO Download Segment */
                if ( bytesToSave <= maxData )
 800a260:	89bb      	ldrh	r3, [r7, #12]
 800a262:	693a      	ldr	r2, [r7, #16]
 800a264:	429a      	cmp	r2, r3
 800a266:	d802      	bhi.n	800a26e <SdoDownloadSegmentInd+0xca>
                    abort = ABORTIDX_PARAM_LENGTH_ERROR;
 800a268:	230e      	movs	r3, #14
 800a26a:	75fb      	strb	r3, [r7, #23]
 800a26c:	e001      	b.n	800a272 <SdoDownloadSegmentInd+0xce>
                else
                    /* length is okay, bytesToSave contains the data size to be copied */
                    bytesToSave = maxData;
 800a26e:	89bb      	ldrh	r3, [r7, #12]
 800a270:	613b      	str	r3, [r7, #16]
            }

            if ( abort == 0 )
 800a272:	7dfb      	ldrb	r3, [r7, #23]
 800a274:	2b00      	cmp	r3, #0
 800a276:	f040 80ff 	bne.w	800a478 <SdoDownloadSegmentInd+0x2d4>
            {
                /* the received data is copied in the buffer */
                UINT16 i = 0;
 800a27a:	2300      	movs	r3, #0
 800a27c:	81fb      	strh	r3, [r7, #14]

                if ((nSdoSegBytesToHandle & 0x1) == 0x01)
 800a27e:	4b6d      	ldr	r3, [pc, #436]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	2b00      	cmp	r3, #0
 800a288:	d03c      	beq.n	800a304 <SdoDownloadSegmentInd+0x160>
                {	
                    // Data0 will be copied to an odd address of pSdoSegData, Data1 to an even address (Segment 2, 4, ...)
                    // Read Data0
                    pSdoSegData[(nSdoSegBytesToHandle >> 1)] &= ~SEGHDATA_MASK;
 800a28a:	4b68      	ldr	r3, [pc, #416]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	4b69      	ldr	r3, [pc, #420]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	085b      	lsrs	r3, r3, #1
 800a294:	005b      	lsls	r3, r3, #1
 800a296:	4413      	add	r3, r2
 800a298:	8819      	ldrh	r1, [r3, #0]
 800a29a:	4b64      	ldr	r3, [pc, #400]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a29c:	681a      	ldr	r2, [r3, #0]
 800a29e:	4b65      	ldr	r3, [pc, #404]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	085b      	lsrs	r3, r3, #1
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	4413      	add	r3, r2
 800a2a8:	b2ca      	uxtb	r2, r1
 800a2aa:	b292      	uxth	r2, r2
 800a2ac:	801a      	strh	r2, [r3, #0]
                    pSdoSegData[(nSdoSegBytesToHandle >> 1)] |= (pSdoInd->SdoHeader.SegHeader & SEGHDATA_MASK);
 800a2ae:	4b5f      	ldr	r3, [pc, #380]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	4b60      	ldr	r3, [pc, #384]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	085b      	lsrs	r3, r3, #1
 800a2b8:	005b      	lsls	r3, r3, #1
 800a2ba:	4413      	add	r3, r2
 800a2bc:	881b      	ldrh	r3, [r3, #0]
 800a2be:	b21a      	sxth	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	891b      	ldrh	r3, [r3, #8]
 800a2c4:	b21b      	sxth	r3, r3
 800a2c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a2ca:	b21b      	sxth	r3, r3
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	b219      	sxth	r1, r3
 800a2d0:	4b56      	ldr	r3, [pc, #344]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a2d2:	681a      	ldr	r2, [r3, #0]
 800a2d4:	4b57      	ldr	r3, [pc, #348]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	085b      	lsrs	r3, r3, #1
 800a2da:	005b      	lsls	r3, r3, #1
 800a2dc:	4413      	add	r3, r2
 800a2de:	b28a      	uxth	r2, r1
 800a2e0:	801a      	strh	r2, [r3, #0]
                    // Copy Data1 - DataN
                    MBXMEMCPY(&pSdoSegData[(nSdoSegBytesToHandle >> 1) + 1],pSdoInd->SdoHeader.Data, bytesToSave - 1 );
 800a2e2:	4b52      	ldr	r3, [pc, #328]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	4b53      	ldr	r3, [pc, #332]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	085b      	lsrs	r3, r3, #1
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	005b      	lsls	r3, r3, #1
 800a2f0:	18d0      	adds	r0, r2, r3
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f103 010a 	add.w	r1, r3, #10
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	3b01      	subs	r3, #1
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	f001 fbab 	bl	800ba58 <memcpy>
 800a302:	e03e      	b.n	800a382 <SdoDownloadSegmentInd+0x1de>
                }
                else
                {	// Data0 will be copied to an even address of pSdoSegData, Data1 to an odd address (Segment 1, 3,...)
                    // Read Data0 and Data1
                    pSdoSegData[( nSdoSegBytesToHandle >> 1)] = ((pSdoInd->SdoHeader.SegHeader >> SEGDATASHIFT) &~SEGHDATA_MASK) | ((pSdoInd->SdoHeader.Data[0] << 8) & SEGHDATA_MASK);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	891b      	ldrh	r3, [r3, #8]
 800a308:	0a1b      	lsrs	r3, r3, #8
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	b21a      	sxth	r2, r3
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	895b      	ldrh	r3, [r3, #10]
 800a312:	021b      	lsls	r3, r3, #8
 800a314:	b21b      	sxth	r3, r3
 800a316:	4313      	orrs	r3, r2
 800a318:	b219      	sxth	r1, r3
 800a31a:	4b44      	ldr	r3, [pc, #272]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	4b45      	ldr	r3, [pc, #276]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	085b      	lsrs	r3, r3, #1
 800a324:	005b      	lsls	r3, r3, #1
 800a326:	4413      	add	r3, r2
 800a328:	b28a      	uxth	r2, r1
 800a32a:	801a      	strh	r2, [r3, #0]
                    
                    // Copy Data2 - DataN
                    for (i = 1; i <((bytesToSave + 1)  >> 1); i++)
 800a32c:	2301      	movs	r3, #1
 800a32e:	81fb      	strh	r3, [r7, #14]
 800a330:	e021      	b.n	800a376 <SdoDownloadSegmentInd+0x1d2>
                    {
                        pSdoSegData[(nSdoSegBytesToHandle >> 1) + i] = ((pSdoInd->SdoHeader.Data[i - 1] >> SEGDATASHIFT) & ~SEGHDATA_MASK) | ((pSdoInd->SdoHeader.Data[i] << 8) & SEGHDATA_MASK);
 800a332:	89fb      	ldrh	r3, [r7, #14]
 800a334:	3b01      	subs	r3, #1
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	3304      	adds	r3, #4
 800a33a:	005b      	lsls	r3, r3, #1
 800a33c:	4413      	add	r3, r2
 800a33e:	885b      	ldrh	r3, [r3, #2]
 800a340:	0a1b      	lsrs	r3, r3, #8
 800a342:	b29b      	uxth	r3, r3
 800a344:	b21a      	sxth	r2, r3
 800a346:	89fb      	ldrh	r3, [r7, #14]
 800a348:	6879      	ldr	r1, [r7, #4]
 800a34a:	3304      	adds	r3, #4
 800a34c:	005b      	lsls	r3, r3, #1
 800a34e:	440b      	add	r3, r1
 800a350:	885b      	ldrh	r3, [r3, #2]
 800a352:	021b      	lsls	r3, r3, #8
 800a354:	b21b      	sxth	r3, r3
 800a356:	4313      	orrs	r3, r2
 800a358:	b218      	sxth	r0, r3
 800a35a:	4b34      	ldr	r3, [pc, #208]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	4b35      	ldr	r3, [pc, #212]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	0859      	lsrs	r1, r3, #1
 800a364:	89fb      	ldrh	r3, [r7, #14]
 800a366:	440b      	add	r3, r1
 800a368:	005b      	lsls	r3, r3, #1
 800a36a:	4413      	add	r3, r2
 800a36c:	b282      	uxth	r2, r0
 800a36e:	801a      	strh	r2, [r3, #0]
                    for (i = 1; i <((bytesToSave + 1)  >> 1); i++)
 800a370:	89fb      	ldrh	r3, [r7, #14]
 800a372:	3301      	adds	r3, #1
 800a374:	81fb      	strh	r3, [r7, #14]
 800a376:	89fa      	ldrh	r2, [r7, #14]
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	3301      	adds	r3, #1
 800a37c:	085b      	lsrs	r3, r3, #1
 800a37e:	429a      	cmp	r2, r3
 800a380:	d3d7      	bcc.n	800a332 <SdoDownloadSegmentInd+0x18e>
                            // (If bytesToSave is odd, one byte too much is copied. But, that is not a problem.)
                    }
                }

                if ( bSdoSegFollows == FALSE    )
 800a382:	4b2d      	ldr	r3, [pc, #180]	; (800a438 <SdoDownloadSegmentInd+0x294>)
 800a384:	781b      	ldrb	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d176      	bne.n	800a478 <SdoDownloadSegmentInd+0x2d4>
                {
                    /* it was the last segment, OBJ_Write will called to make the Write-operation */
                    abort = OBJ_Write( nSdoSegIndex, nSdoSegSubindex, nSdoSegCompleteSize, pSdoSegObjEntry, (UINT16 MBXMEM *) pSdoSegData, bSdoSegAccess );
 800a38a:	4b2c      	ldr	r3, [pc, #176]	; (800a43c <SdoDownloadSegmentInd+0x298>)
 800a38c:	8818      	ldrh	r0, [r3, #0]
 800a38e:	4b2c      	ldr	r3, [pc, #176]	; (800a440 <SdoDownloadSegmentInd+0x29c>)
 800a390:	7819      	ldrb	r1, [r3, #0]
 800a392:	4b27      	ldr	r3, [pc, #156]	; (800a430 <SdoDownloadSegmentInd+0x28c>)
 800a394:	681c      	ldr	r4, [r3, #0]
 800a396:	4b2b      	ldr	r3, [pc, #172]	; (800a444 <SdoDownloadSegmentInd+0x2a0>)
 800a398:	681d      	ldr	r5, [r3, #0]
 800a39a:	4b24      	ldr	r3, [pc, #144]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a2a      	ldr	r2, [pc, #168]	; (800a448 <SdoDownloadSegmentInd+0x2a4>)
 800a3a0:	7812      	ldrb	r2, [r2, #0]
 800a3a2:	9201      	str	r2, [sp, #4]
 800a3a4:	9300      	str	r3, [sp, #0]
 800a3a6:	462b      	mov	r3, r5
 800a3a8:	4622      	mov	r2, r4
 800a3aa:	f7ff fb9f 	bl	8009aec <OBJ_Write>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	75fb      	strb	r3, [r7, #23]
                    if ( abort == ABORTIDX_WORKING )
 800a3b2:	7dfb      	ldrb	r3, [r7, #23]
 800a3b4:	2bff      	cmp	r3, #255	; 0xff
 800a3b6:	d12c      	bne.n	800a412 <SdoDownloadSegmentInd+0x26e>
                    {
                        /* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
                        u8PendingSdo = SDO_PENDING_SEG_WRITE;
 800a3b8:	4b24      	ldr	r3, [pc, #144]	; (800a44c <SdoDownloadSegmentInd+0x2a8>)
 800a3ba:	2202      	movs	r2, #2
 800a3bc:	701a      	strb	r2, [r3, #0]
                        bStoreCompleteAccess = bSdoSegAccess;
 800a3be:	4b22      	ldr	r3, [pc, #136]	; (800a448 <SdoDownloadSegmentInd+0x2a4>)
 800a3c0:	781a      	ldrb	r2, [r3, #0]
 800a3c2:	4b23      	ldr	r3, [pc, #140]	; (800a450 <SdoDownloadSegmentInd+0x2ac>)
 800a3c4:	701a      	strb	r2, [r3, #0]
                        u8StoreSubindex = nSdoSegSubindex;
 800a3c6:	4b1e      	ldr	r3, [pc, #120]	; (800a440 <SdoDownloadSegmentInd+0x29c>)
 800a3c8:	781a      	ldrb	r2, [r3, #0]
 800a3ca:	4b22      	ldr	r3, [pc, #136]	; (800a454 <SdoDownloadSegmentInd+0x2b0>)
 800a3cc:	701a      	strb	r2, [r3, #0]
                        u16StoreIndex = nSdoSegIndex;
 800a3ce:	4b1b      	ldr	r3, [pc, #108]	; (800a43c <SdoDownloadSegmentInd+0x298>)
 800a3d0:	881a      	ldrh	r2, [r3, #0]
 800a3d2:	4b21      	ldr	r3, [pc, #132]	; (800a458 <SdoDownloadSegmentInd+0x2b4>)
 800a3d4:	801a      	strh	r2, [r3, #0]
                        u32StoreDataSize = nSdoSegCompleteSize;
 800a3d6:	4b16      	ldr	r3, [pc, #88]	; (800a430 <SdoDownloadSegmentInd+0x28c>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a20      	ldr	r2, [pc, #128]	; (800a45c <SdoDownloadSegmentInd+0x2b8>)
 800a3dc:	6013      	str	r3, [r2, #0]
                        pStoreData = pSdoSegData;
 800a3de:	4b13      	ldr	r3, [pc, #76]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a1f      	ldr	r2, [pc, #124]	; (800a460 <SdoDownloadSegmentInd+0x2bc>)
 800a3e4:	6013      	str	r3, [r2, #0]

                        pSdoPendFunc = pSdoSegObjEntry->Write;
 800a3e6:	4b17      	ldr	r3, [pc, #92]	; (800a444 <SdoDownloadSegmentInd+0x2a0>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	6a1b      	ldr	r3, [r3, #32]
 800a3ec:	4a1d      	ldr	r2, [pc, #116]	; (800a464 <SdoDownloadSegmentInd+0x2c0>)
 800a3ee:	6013      	str	r3, [r2, #0]

                        bSdoInWork = TRUE;
 800a3f0:	4b1d      	ldr	r3, [pc, #116]	; (800a468 <SdoDownloadSegmentInd+0x2c4>)
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	701a      	strb	r2, [r3, #0]
                        pSdoResStored = (TINITSDOMBX MBXMEM *) pSdoInd;
 800a3f6:	4a1d      	ldr	r2, [pc, #116]	; (800a46c <SdoDownloadSegmentInd+0x2c8>)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6013      	str	r3, [r2, #0]

                        bSdoSegFollows = FALSE;
 800a3fc:	4b0e      	ldr	r3, [pc, #56]	; (800a438 <SdoDownloadSegmentInd+0x294>)
 800a3fe:	2200      	movs	r2, #0
 800a400:	701a      	strb	r2, [r3, #0]
                        nSdoSegService    = 0;
 800a402:	4b1b      	ldr	r3, [pc, #108]	; (800a470 <SdoDownloadSegmentInd+0x2cc>)
 800a404:	2200      	movs	r2, #0
 800a406:	701a      	strb	r2, [r3, #0]
                        nSdoSegBytesToHandle = 0;
 800a408:	4b0a      	ldr	r3, [pc, #40]	; (800a434 <SdoDownloadSegmentInd+0x290>)
 800a40a:	2200      	movs	r2, #0
 800a40c:	601a      	str	r2, [r3, #0]

                        return ABORTIDX_WORKING;
 800a40e:	23ff      	movs	r3, #255	; 0xff
 800a410:	e079      	b.n	800a506 <SdoDownloadSegmentInd+0x362>
                    }
                    else
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800a412:	4b06      	ldr	r3, [pc, #24]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4618      	mov	r0, r3
 800a418:	f001 fb16 	bl	800ba48 <free>
                        pSdoSegData = NULL;
 800a41c:	4b03      	ldr	r3, [pc, #12]	; (800a42c <SdoDownloadSegmentInd+0x288>)
 800a41e:	2200      	movs	r2, #0
 800a420:	601a      	str	r2, [r3, #0]
 800a422:	e029      	b.n	800a478 <SdoDownloadSegmentInd+0x2d4>
 800a424:	20000f9a 	.word	0x20000f9a
 800a428:	20000ee6 	.word	0x20000ee6
 800a42c:	20000fac 	.word	0x20000fac
 800a430:	20000f90 	.word	0x20000f90
 800a434:	20000f88 	.word	0x20000f88
 800a438:	20000f8d 	.word	0x20000f8d
 800a43c:	20000fb0 	.word	0x20000fb0
 800a440:	20000fc8 	.word	0x20000fc8
 800a444:	20000fc4 	.word	0x20000fc4
 800a448:	20000f8c 	.word	0x20000f8c
 800a44c:	20000f98 	.word	0x20000f98
 800a450:	20000f99 	.word	0x20000f99
 800a454:	20000fcc 	.word	0x20000fcc
 800a458:	20000fca 	.word	0x20000fca
 800a45c:	20000fa8 	.word	0x20000fa8
 800a460:	20000f84 	.word	0x20000f84
 800a464:	20000f94 	.word	0x20000f94
 800a468:	200005e1 	.word	0x200005e1
 800a46c:	20000fa4 	.word	0x20000fa4
 800a470:	20000f9b 	.word	0x20000f9b
                }
            }
        }
        else
        {
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800a474:	2303      	movs	r3, #3
 800a476:	75fb      	strb	r3, [r7, #23]
        }
    }

    if ( abort == 0)
 800a478:	7dfb      	ldrb	r3, [r7, #23]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d12d      	bne.n	800a4da <SdoDownloadSegmentInd+0x336>
    {
        /* send the SDO Download Segment response */
        pSdoInd->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	220a      	movs	r2, #10
 800a482:	801a      	strh	r2, [r3, #0]
        pSdoInd->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	88db      	ldrh	r3, [r3, #6]
 800a488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a48c:	b29a      	uxth	r2, r3
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	80da      	strh	r2, [r3, #6]
        pSdoInd->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	88db      	ldrh	r3, [r3, #6]
 800a496:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800a49a:	b29a      	uxth	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	80da      	strh	r2, [r3, #6]
        /* the SDO Download Segment header depends if it was the last segment or not */
        if ( bSdoSegLastToggle )
 800a4a0:	4b1b      	ldr	r3, [pc, #108]	; (800a510 <SdoDownloadSegmentInd+0x36c>)
 800a4a2:	781b      	ldrb	r3, [r3, #0]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d003      	beq.n	800a4b0 <SdoDownloadSegmentInd+0x30c>
        {
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES|SEGHEADER_TOGGLE;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2230      	movs	r2, #48	; 0x30
 800a4ac:	811a      	strh	r2, [r3, #8]
 800a4ae:	e002      	b.n	800a4b6 <SdoDownloadSegmentInd+0x312>
        }
        else
           pSdoInd->SdoHeader.SegHeader        = SDOSERVICE_DOWNLOADSEGMENTRES;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2220      	movs	r2, #32
 800a4b4:	811a      	strh	r2, [r3, #8]

        if ( bSdoSegFollows == TRUE )
 800a4b6:	4b17      	ldr	r3, [pc, #92]	; (800a514 <SdoDownloadSegmentInd+0x370>)
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d106      	bne.n	800a4cc <SdoDownloadSegmentInd+0x328>
        {
            /* segments are still expected, nSdoSegBytesToHandle contains the number of received data bytes */
            nSdoSegBytesToHandle += bytesToSave;
 800a4be:	4b16      	ldr	r3, [pc, #88]	; (800a518 <SdoDownloadSegmentInd+0x374>)
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	4a14      	ldr	r2, [pc, #80]	; (800a518 <SdoDownloadSegmentInd+0x374>)
 800a4c8:	6013      	str	r3, [r2, #0]
 800a4ca:	e01b      	b.n	800a504 <SdoDownloadSegmentInd+0x360>
        }
        else
        {
            /* the last segment was received, the variables are reset */
            nSdoSegBytesToHandle = 0;
 800a4cc:	4b12      	ldr	r3, [pc, #72]	; (800a518 <SdoDownloadSegmentInd+0x374>)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 800a4d2:	4b12      	ldr	r3, [pc, #72]	; (800a51c <SdoDownloadSegmentInd+0x378>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	701a      	strb	r2, [r3, #0]
 800a4d8:	e014      	b.n	800a504 <SdoDownloadSegmentInd+0x360>
        }
    }
    else 
    {
        /* the Abort-Response will be sent in SDOS_SdoInd*/
        bSdoSegFollows = FALSE;
 800a4da:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <SdoDownloadSegmentInd+0x370>)
 800a4dc:	2200      	movs	r2, #0
 800a4de:	701a      	strb	r2, [r3, #0]
        nSdoSegService    = 0;
 800a4e0:	4b0e      	ldr	r3, [pc, #56]	; (800a51c <SdoDownloadSegmentInd+0x378>)
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	701a      	strb	r2, [r3, #0]
        if (pSdoSegData)
 800a4e6:	4b0e      	ldr	r3, [pc, #56]	; (800a520 <SdoDownloadSegmentInd+0x37c>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d007      	beq.n	800a4fe <SdoDownloadSegmentInd+0x35a>
        {
            /* the memory has to be released if it is not released before.
            In case of AbortIdx_Working the buffer will be freed in SDOS_SdoRes*/
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800a4ee:	4b0c      	ldr	r3, [pc, #48]	; (800a520 <SdoDownloadSegmentInd+0x37c>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f001 faa8 	bl	800ba48 <free>
            pSdoSegData = NULL;
 800a4f8:	4b09      	ldr	r3, [pc, #36]	; (800a520 <SdoDownloadSegmentInd+0x37c>)
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	601a      	str	r2, [r3, #0]
        }

        nSdoSegBytesToHandle = 0;
 800a4fe:	4b06      	ldr	r3, [pc, #24]	; (800a518 <SdoDownloadSegmentInd+0x374>)
 800a500:	2200      	movs	r2, #0
 800a502:	601a      	str	r2, [r3, #0]
    }

    return abort;
 800a504:	7dfb      	ldrb	r3, [r7, #23]
}
 800a506:	4618      	mov	r0, r3
 800a508:	3718      	adds	r7, #24
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bdb0      	pop	{r4, r5, r7, pc}
 800a50e:	bf00      	nop
 800a510:	20000f9a 	.word	0x20000f9a
 800a514:	20000f8d 	.word	0x20000f8d
 800a518:	20000f88 	.word	0x20000f88
 800a51c:	20000f9b 	.word	0x20000f9b
 800a520:	20000fac 	.word	0x20000fac

0800a524 <SdoUploadSegmentInd>:
            is received from the master. It prepares and operates the
            response and sends it by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoUploadSegmentInd( TUPLOADSDOSEGREQMBX MBXMEM * pSdoInd )
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b088      	sub	sp, #32
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800a52c:	2300      	movs	r3, #0
 800a52e:	77fb      	strb	r3, [r7, #31]
    TUPLOADSDOSEGRESMBX MBXMEM * pSdoSegRes = (TUPLOADSDOSEGRESMBX MBXMEM *)pSdoInd;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	613b      	str	r3, [r7, #16]

   if ( (pSdoInd->SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle )
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	7a1b      	ldrb	r3, [r3, #8]
 800a538:	f003 0310 	and.w	r3, r3, #16
 800a53c:	4a84      	ldr	r2, [pc, #528]	; (800a750 <SdoUploadSegmentInd+0x22c>)
 800a53e:	7812      	ldrb	r2, [r2, #0]
 800a540:	4293      	cmp	r3, r2
 800a542:	d102      	bne.n	800a54a <SdoUploadSegmentInd+0x26>
    {
        /* toggle bit has not toggled... */
        abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 800a544:	2301      	movs	r3, #1
 800a546:	77fb      	strb	r3, [r7, #31]
 800a548:	e0fc      	b.n	800a744 <SdoUploadSegmentInd+0x220>
    }
    else
    {
        /* maxData contains the maximum data to be sent with a SDO-Upload Segment response */
         
        UINT32 size = 0;
 800a54a:	2300      	movs	r3, #0
 800a54c:	61bb      	str	r3, [r7, #24]
        UINT16 maxData;
        {
            maxData =    u16SendMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 800a54e:	4b81      	ldr	r3, [pc, #516]	; (800a754 <SdoUploadSegmentInd+0x230>)
 800a550:	881b      	ldrh	r3, [r3, #0]
 800a552:	3b09      	subs	r3, #9
 800a554:	81fb      	strh	r3, [r7, #14]
        }

        /* the new toggle bit is stored in bSdoSegLastToggle */
        bSdoSegLastToggle = pSdoInd->SegHeader & SEGHEADER_TOGGLE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	7a1b      	ldrb	r3, [r3, #8]
 800a55a:	f003 0310 	and.w	r3, r3, #16
 800a55e:	b2da      	uxtb	r2, r3
 800a560:	4b7b      	ldr	r3, [pc, #492]	; (800a750 <SdoUploadSegmentInd+0x22c>)
 800a562:	701a      	strb	r2, [r3, #0]

        if ( nSdoSegCompleteSize < (nSdoSegBytesToHandle + maxData) )
 800a564:	89fa      	ldrh	r2, [r7, #14]
 800a566:	4b7c      	ldr	r3, [pc, #496]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	441a      	add	r2, r3
 800a56c:	4b7b      	ldr	r3, [pc, #492]	; (800a75c <SdoUploadSegmentInd+0x238>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	429a      	cmp	r2, r3
 800a572:	d909      	bls.n	800a588 <SdoUploadSegmentInd+0x64>
        {
            /* the remaining data can be send with one SDO Upload Segment response,
               size contains the data to be copied */
            size = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 800a574:	4b79      	ldr	r3, [pc, #484]	; (800a75c <SdoUploadSegmentInd+0x238>)
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	4b77      	ldr	r3, [pc, #476]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	1ad3      	subs	r3, r2, r3
 800a57e:	61bb      	str	r3, [r7, #24]
            bSdoSegFollows = FALSE;
 800a580:	4b77      	ldr	r3, [pc, #476]	; (800a760 <SdoUploadSegmentInd+0x23c>)
 800a582:	2200      	movs	r2, #0
 800a584:	701a      	strb	r2, [r3, #0]
 800a586:	e004      	b.n	800a592 <SdoUploadSegmentInd+0x6e>
        }
        else
        {
            /* more data will follow, size contains the data to be copied */
            size = maxData;
 800a588:	89fb      	ldrh	r3, [r7, #14]
 800a58a:	61bb      	str	r3, [r7, #24]
            bSdoSegFollows = TRUE;
 800a58c:	4b74      	ldr	r3, [pc, #464]	; (800a760 <SdoUploadSegmentInd+0x23c>)
 800a58e:	2201      	movs	r2, #1
 800a590:	701a      	strb	r2, [r3, #0]
        }

        /* copy the object data in the SDO Upload segment response */
        // Clear Data0
        pSdoSegRes->SdoHeader.SegHeader &= ~SEGHDATA_MASK;
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	891b      	ldrh	r3, [r3, #8]
 800a596:	b2db      	uxtb	r3, r3
 800a598:	b29a      	uxth	r2, r3
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	811a      	strh	r2, [r3, #8]
        if ((nSdoSegBytesToHandle & 0x1) == 0x01)
 800a59e:	4b6e      	ldr	r3, [pc, #440]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d024      	beq.n	800a5f4 <SdoUploadSegmentInd+0xd0>
        {	// Data starts at odd byte number (Segment 2, 4,...): Data0 is at high byte, Data1 lies at an even address
            // Write Data0
            pSdoSegRes->SdoHeader.SegHeader |= (pSdoSegData[(nSdoSegBytesToHandle >> 1)] & SEGHDATA_MASK);
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	891b      	ldrh	r3, [r3, #8]
 800a5ae:	b21a      	sxth	r2, r3
 800a5b0:	4b6c      	ldr	r3, [pc, #432]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a5b2:	6819      	ldr	r1, [r3, #0]
 800a5b4:	4b68      	ldr	r3, [pc, #416]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	085b      	lsrs	r3, r3, #1
 800a5ba:	005b      	lsls	r3, r3, #1
 800a5bc:	440b      	add	r3, r1
 800a5be:	881b      	ldrh	r3, [r3, #0]
 800a5c0:	b21b      	sxth	r3, r3
 800a5c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a5c6:	b21b      	sxth	r3, r3
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	b21b      	sxth	r3, r3
 800a5cc:	b29a      	uxth	r2, r3
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	811a      	strh	r2, [r3, #8]
            // Copy Data1 - DataN
            MBXMEMCPY( pSdoSegRes->SdoHeader.Data, &pSdoSegData[(nSdoSegBytesToHandle >> 1) + 1], size - 1);
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f103 000a 	add.w	r0, r3, #10
 800a5d8:	4b62      	ldr	r3, [pc, #392]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a5da:	681a      	ldr	r2, [r3, #0]
 800a5dc:	4b5e      	ldr	r3, [pc, #376]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	085b      	lsrs	r3, r3, #1
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	18d1      	adds	r1, r2, r3
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	3b01      	subs	r3, #1
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	f001 fa33 	bl	800ba58 <memcpy>
 800a5f2:	e045      	b.n	800a680 <SdoUploadSegmentInd+0x15c>
        }
        else
        {	
            UINT16 i = 0;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	82fb      	strh	r3, [r7, #22]
            UINT32 nIndexOffset = nSdoSegBytesToHandle >> 1;
 800a5f8:	4b57      	ldr	r3, [pc, #348]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	085b      	lsrs	r3, r3, #1
 800a5fe:	60bb      	str	r3, [r7, #8]
            // Data starts at even byte number (Segment 1,3, ...): Data0 is at low byte, Data1 lies at an odd address
            // Write Data0
            pSdoSegRes->SdoHeader.SegHeader |= ((pSdoSegData[(nSdoSegBytesToHandle >> 1)] << SEGDATASHIFT) & SEGHDATA_MASK);
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	891b      	ldrh	r3, [r3, #8]
 800a604:	b21a      	sxth	r2, r3
 800a606:	4b57      	ldr	r3, [pc, #348]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a608:	6819      	ldr	r1, [r3, #0]
 800a60a:	4b53      	ldr	r3, [pc, #332]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	085b      	lsrs	r3, r3, #1
 800a610:	005b      	lsls	r3, r3, #1
 800a612:	440b      	add	r3, r1
 800a614:	881b      	ldrh	r3, [r3, #0]
 800a616:	021b      	lsls	r3, r3, #8
 800a618:	b21b      	sxth	r3, r3
 800a61a:	4313      	orrs	r3, r2
 800a61c:	b21b      	sxth	r3, r3
 800a61e:	b29a      	uxth	r2, r3
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	811a      	strh	r2, [r3, #8]
            // Copy Data1 - DataN
            
            for (i = 0; i < (size >> 1);i++)
 800a624:	2300      	movs	r3, #0
 800a626:	82fb      	strh	r3, [r7, #22]
 800a628:	e025      	b.n	800a676 <SdoUploadSegmentInd+0x152>
            {
                pSdoSegRes->SdoHeader.Data[i] = ((pSdoSegData[i + nIndexOffset] & SEGHDATA_MASK) >> 8) | ((pSdoSegData[i + nIndexOffset + 1] & ~SEGHDATA_MASK) << 8);
 800a62a:	4b4e      	ldr	r3, [pc, #312]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a62c:	681a      	ldr	r2, [r3, #0]
 800a62e:	8af9      	ldrh	r1, [r7, #22]
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	440b      	add	r3, r1
 800a634:	005b      	lsls	r3, r3, #1
 800a636:	4413      	add	r3, r2
 800a638:	881b      	ldrh	r3, [r3, #0]
 800a63a:	0a1b      	lsrs	r3, r3, #8
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	b21a      	sxth	r2, r3
 800a640:	4b48      	ldr	r3, [pc, #288]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a642:	6819      	ldr	r1, [r3, #0]
 800a644:	8af8      	ldrh	r0, [r7, #22]
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	4403      	add	r3, r0
 800a64a:	3301      	adds	r3, #1
 800a64c:	005b      	lsls	r3, r3, #1
 800a64e:	440b      	add	r3, r1
 800a650:	881b      	ldrh	r3, [r3, #0]
 800a652:	021b      	lsls	r3, r3, #8
 800a654:	b21b      	sxth	r3, r3
 800a656:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a65a:	b21b      	sxth	r3, r3
 800a65c:	4313      	orrs	r3, r2
 800a65e:	b21a      	sxth	r2, r3
 800a660:	8afb      	ldrh	r3, [r7, #22]
 800a662:	b291      	uxth	r1, r2
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	3304      	adds	r3, #4
 800a668:	005b      	lsls	r3, r3, #1
 800a66a:	4413      	add	r3, r2
 800a66c:	460a      	mov	r2, r1
 800a66e:	805a      	strh	r2, [r3, #2]
            for (i = 0; i < (size >> 1);i++)
 800a670:	8afb      	ldrh	r3, [r7, #22]
 800a672:	3301      	adds	r3, #1
 800a674:	82fb      	strh	r3, [r7, #22]
 800a676:	8afa      	ldrh	r2, [r7, #22]
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	085b      	lsrs	r3, r3, #1
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d3d4      	bcc.n	800a62a <SdoUploadSegmentInd+0x106>
                    // (If size is even, one byte too much is copied. But, that is not a problem.)
            }
        }
        
        /* the SDO Upload Segment header depends if there is still data to be sent */
        pSdoSegRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	88db      	ldrh	r3, [r3, #6]
 800a684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a688:	b29a      	uxth	r2, r3
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	80da      	strh	r2, [r3, #6]
        pSdoSegRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	88db      	ldrh	r3, [r3, #6]
 800a692:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800a696:	b29a      	uxth	r2, r3
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	80da      	strh	r2, [r3, #6]

        /*Clear SDO header*/
        pSdoSegRes->SdoHeader.SegHeader &= ~SEGHEADER_MASK;
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	891b      	ldrh	r3, [r3, #8]
 800a6a0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	811a      	strh	r2, [r3, #8]
        if (bSdoSegFollows)
 800a6aa:	4b2d      	ldr	r3, [pc, #180]	; (800a760 <SdoUploadSegmentInd+0x23c>)
 800a6ac:	781b      	ldrb	r3, [r3, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d009      	beq.n	800a6c6 <SdoUploadSegmentInd+0x1a2>
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle;
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	891a      	ldrh	r2, [r3, #8]
 800a6b6:	4b26      	ldr	r3, [pc, #152]	; (800a750 <SdoUploadSegmentInd+0x22c>)
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	b29a      	uxth	r2, r3
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	811a      	strh	r2, [r3, #8]
 800a6c4:	e00b      	b.n	800a6de <SdoUploadSegmentInd+0x1ba>
        else
            pSdoSegRes->SdoHeader.SegHeader        |= SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle | SEGHEADER_NOMOREFOLLOWS;
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	891a      	ldrh	r2, [r3, #8]
 800a6ca:	4b21      	ldr	r3, [pc, #132]	; (800a750 <SdoUploadSegmentInd+0x22c>)
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	f043 0301 	orr.w	r3, r3, #1
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	b29a      	uxth	r2, r3
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	811a      	strh	r2, [r3, #8]

        // operate CAN specific flag segDataSize:
        /* HBu 06.02.06: the sizes were wrong */
        if ( size < MIN_SEGMENTED_DATA )
 800a6de:	69bb      	ldr	r3, [r7, #24]
 800a6e0:	2b06      	cmp	r3, #6
 800a6e2:	d810      	bhi.n	800a706 <SdoUploadSegmentInd+0x1e2>
        {
            // at least    MIN_SEGMENTED_DATA bytes have to be send:
            pSdoSegRes->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	220a      	movs	r2, #10
 800a6e8:	801a      	strh	r2, [r3, #0]
            pSdoSegRes->SdoHeader.SegHeader    |= (MIN_SEGMENTED_DATA - size) << SEGHEADERSHIFT_SEGDATASIZE;
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	891a      	ldrh	r2, [r3, #8]
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	f1c3 0307 	rsb	r3, r3, #7
 800a6f6:	b29b      	uxth	r3, r3
 800a6f8:	005b      	lsls	r3, r3, #1
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	b29a      	uxth	r2, r3
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	811a      	strh	r2, [r3, #8]
 800a704:	e005      	b.n	800a712 <SdoUploadSegmentInd+0x1ee>
        }
        else
        {
            pSdoSegRes->MbxHeader.Length         = ((UINT16) size) + SEGMENT_NORM_HEADER_SIZE;
 800a706:	69bb      	ldr	r3, [r7, #24]
 800a708:	b29b      	uxth	r3, r3
 800a70a:	3303      	adds	r3, #3
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	801a      	strh	r2, [r3, #0]
        }

        if ( bSdoSegFollows == TRUE )
 800a712:	4b13      	ldr	r3, [pc, #76]	; (800a760 <SdoUploadSegmentInd+0x23c>)
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	2b01      	cmp	r3, #1
 800a718:	d106      	bne.n	800a728 <SdoUploadSegmentInd+0x204>
            // updating the value of send bytes:
            nSdoSegBytesToHandle += size;
 800a71a:	4b0f      	ldr	r3, [pc, #60]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	4413      	add	r3, r2
 800a722:	4a0d      	ldr	r2, [pc, #52]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	e00d      	b.n	800a744 <SdoUploadSegmentInd+0x220>
        else
        {
            FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 800a728:	4b0e      	ldr	r3, [pc, #56]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4618      	mov	r0, r3
 800a72e:	f001 f98b 	bl	800ba48 <free>
            pSdoSegData = NULL;
 800a732:	4b0c      	ldr	r3, [pc, #48]	; (800a764 <SdoUploadSegmentInd+0x240>)
 800a734:	2200      	movs	r2, #0
 800a736:	601a      	str	r2, [r3, #0]
            nSdoSegBytesToHandle = 0;
 800a738:	4b07      	ldr	r3, [pc, #28]	; (800a758 <SdoUploadSegmentInd+0x234>)
 800a73a:	2200      	movs	r2, #0
 800a73c:	601a      	str	r2, [r3, #0]
            nSdoSegService    = 0;
 800a73e:	4b0a      	ldr	r3, [pc, #40]	; (800a768 <SdoUploadSegmentInd+0x244>)
 800a740:	2200      	movs	r2, #0
 800a742:	701a      	strb	r2, [r3, #0]
        }
    }

    return abort;
 800a744:	7ffb      	ldrb	r3, [r7, #31]
}
 800a746:	4618      	mov	r0, r3
 800a748:	3720      	adds	r7, #32
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	20000f9a 	.word	0x20000f9a
 800a754:	20000ed4 	.word	0x20000ed4
 800a758:	20000f88 	.word	0x20000f88
 800a75c:	20000f90 	.word	0x20000f90
 800a760:	20000f8d 	.word	0x20000f8d
 800a764:	20000fac 	.word	0x20000fac
 800a768:	20000f9b 	.word	0x20000f9b

0800a76c <SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SdoRes(UINT8 abort, UINT8 command, UINT8 completeAccess, UINT16 dataSize, UINT32 objLength, TINITSDOMBX MBXMEM *pSdoRes)
{
 800a76c:	b590      	push	{r4, r7, lr}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	4604      	mov	r4, r0
 800a774:	4608      	mov	r0, r1
 800a776:	4611      	mov	r1, r2
 800a778:	461a      	mov	r2, r3
 800a77a:	4623      	mov	r3, r4
 800a77c:	71fb      	strb	r3, [r7, #7]
 800a77e:	4603      	mov	r3, r0
 800a780:	71bb      	strb	r3, [r7, #6]
 800a782:	460b      	mov	r3, r1
 800a784:	717b      	strb	r3, [r7, #5]
 800a786:	4613      	mov	r3, r2
 800a788:	807b      	strh	r3, [r7, #2]
    /* for an upload segment response the toggle bit was overwritten */
    if ((command != SDOSERVICE_UPLOADSEGMENTREQ) && (command != SDOSERVICE_DOWNLOADSEGMENTREQ))
 800a78a:	79bb      	ldrb	r3, [r7, #6]
 800a78c:	2b60      	cmp	r3, #96	; 0x60
 800a78e:	d009      	beq.n	800a7a4 <SdoRes+0x38>
 800a790:	79bb      	ldrb	r3, [r7, #6]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d006      	beq.n	800a7a4 <SdoRes+0x38>
    {
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= 0xFF00;
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	891b      	ldrh	r3, [r3, #8]
 800a79a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a79e:	b29a      	uxth	r2, r3
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	811a      	strh	r2, [r3, #8]
    }
    if ( abort == 0 )
 800a7a4:	79fb      	ldrb	r3, [r7, #7]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d172      	bne.n	800a890 <SdoRes+0x124>
    {
        /* SDO-Download or SDO-Upload was successful, generate the SDO- and CoE-Header */
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800a7aa:	69fb      	ldr	r3, [r7, #28]
 800a7ac:	88db      	ldrh	r3, [r3, #6]
 800a7ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a7b2:	b29a      	uxth	r2, r3
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	88db      	ldrh	r3, [r3, #6]
 800a7bc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	69fb      	ldr	r3, [r7, #28]
 800a7c4:	80da      	strh	r2, [r3, #6]
        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800a7c6:	79bb      	ldrb	r3, [r7, #6]
 800a7c8:	2b40      	cmp	r3, #64	; 0x40
 800a7ca:	d145      	bne.n	800a858 <SdoRes+0xec>
        {
            // HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
            if ( (objLength <= 4) && (objLength > 0) )
 800a7cc:	69bb      	ldr	r3, [r7, #24]
 800a7ce:	2b04      	cmp	r3, #4
 800a7d0:	d81d      	bhi.n	800a80e <SdoRes+0xa2>
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d01a      	beq.n	800a80e <SdoRes+0xa2>
            {
                /* Expedited Upload Response */
                pSdoRes->MbxHeader.Length             =         EXPEDITED_FRAME_SIZE;
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	220a      	movs	r2, #10
 800a7dc:	801a      	strh	r2, [r3, #0]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800a7de:	69fb      	ldr	r3, [r7, #28]
 800a7e0:	891a      	ldrh	r2, [r3, #8]
                                                                                        SDOHEADER_TRANSFERTYPE        |
                                                                                        completeAccess |
 800a7e2:	797b      	ldrb	r3, [r7, #5]
 800a7e4:	f043 0303 	orr.w	r3, r3, #3
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	b219      	sxth	r1, r3
                                                                                        ((MAX_EXPEDITED_DATA - ((UINT8)objLength)) << SDOHEADERSHIFT_DATASETSIZE) |
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	b2db      	uxtb	r3, r3
 800a7f0:	f1c3 0304 	rsb	r3, r3, #4
 800a7f4:	009b      	lsls	r3, r3, #2
                                                                                        completeAccess |
 800a7f6:	b21b      	sxth	r3, r3
 800a7f8:	430b      	orrs	r3, r1
 800a7fa:	b21b      	sxth	r3, r3
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	4313      	orrs	r3, r2
 800a800:	b29b      	uxth	r3, r3
 800a802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a806:	b29a      	uxth	r2, r3
 800a808:	69fb      	ldr	r3, [r7, #28]
 800a80a:	811a      	strh	r2, [r3, #8]
 800a80c:	e05a      	b.n	800a8c4 <SdoRes+0x158>
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
            else
            {
                /* Normal or Segmented Upload Response */
                if (dataSize <  objLength)
 800a80e:	887b      	ldrh	r3, [r7, #2]
 800a810:	69ba      	ldr	r2, [r7, #24]
 800a812:	429a      	cmp	r2, r3
 800a814:	d905      	bls.n	800a822 <SdoRes+0xb6>
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+dataSize;
 800a816:	887b      	ldrh	r3, [r7, #2]
 800a818:	330a      	adds	r3, #10
 800a81a:	b29a      	uxth	r2, r3
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	801a      	strh	r2, [r3, #0]
 800a820:	e005      	b.n	800a82e <SdoRes+0xc2>
                }
                else
                {
                    pSdoRes->MbxHeader.Length         =         UPLOAD_NORM_RES_SIZE+((UINT16)objLength);
 800a822:	69bb      	ldr	r3, [r7, #24]
 800a824:	b29b      	uxth	r3, r3
 800a826:	330a      	adds	r3, #10
 800a828:	b29a      	uxth	r2, r3
 800a82a:	69fb      	ldr	r3, [r7, #28]
 800a82c:	801a      	strh	r2, [r3, #0]
                }
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[0] = SWAPWORD((UINT16)objLength);
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	b29a      	uxth	r2, r3
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	819a      	strh	r2, [r3, #12]
                   ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[1] = SWAPWORD((UINT16)(objLength>>16));
 800a836:	69bb      	ldr	r3, [r7, #24]
 800a838:	0c1b      	lsrs	r3, r3, #16
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	69fb      	ldr	r3, [r7, #28]
 800a83e:	81da      	strh	r2, [r3, #14]
                pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |=     SDOHEADER_SIZEINDICATOR     |
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	891a      	ldrh	r2, [r3, #8]
 800a844:	797b      	ldrb	r3, [r7, #5]
 800a846:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	4313      	orrs	r3, r2
 800a850:	b29a      	uxth	r2, r3
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	811a      	strh	r2, [r3, #8]
 800a856:	e035      	b.n	800a8c4 <SdoRes+0x158>
                                                                                        completeAccess |
                                                                                        SDOSERVICE_INITIATEUPLOADRES;
            }
        }
        /* for a segmented response the command was wrong in the response */
        else if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 800a858:	79bb      	ldrb	r3, [r7, #6]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d10a      	bne.n	800a874 <SdoRes+0x108>
        {
            /* Download segmented response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	220a      	movs	r2, #10
 800a862:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_DOWNLOADSEGMENTRES;
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	891b      	ldrh	r3, [r3, #8]
 800a868:	f043 0320 	orr.w	r3, r3, #32
 800a86c:	b29a      	uxth	r2, r3
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	811a      	strh	r2, [r3, #8]
 800a872:	e027      	b.n	800a8c4 <SdoRes+0x158>
      }
        else if ( command != SDOSERVICE_UPLOADSEGMENTREQ )
 800a874:	79bb      	ldrb	r3, [r7, #6]
 800a876:	2b60      	cmp	r3, #96	; 0x60
 800a878:	d024      	beq.n	800a8c4 <SdoRes+0x158>
        {
            /* Download response */
            pSdoRes->MbxHeader.Length         = DOWNLOAD_NORM_RES_SIZE;
 800a87a:	69fb      	ldr	r3, [r7, #28]
 800a87c:	220a      	movs	r2, #10
 800a87e:	801a      	strh	r2, [r3, #0]
            pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= SDOSERVICE_INITIATEDOWNLOADRES;
 800a880:	69fb      	ldr	r3, [r7, #28]
 800a882:	891b      	ldrh	r3, [r3, #8]
 800a884:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a888:	b29a      	uxth	r2, r3
 800a88a:	69fb      	ldr	r3, [r7, #28]
 800a88c:	811a      	strh	r2, [r3, #8]
 800a88e:	e019      	b.n	800a8c4 <SdoRes+0x158>
        }
    }
    else
    {
        /* generate a SDO-Abort-Request */
        pSdoRes->MbxHeader.Length         = ABORT_NORM_RES_SIZE;
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	220a      	movs	r2, #10
 800a894:	801a      	strh	r2, [r3, #0]
        pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	88db      	ldrh	r3, [r3, #6]
 800a89a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a89e:	b29a      	uxth	r2, r3
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	80da      	strh	r2, [r3, #6]
        pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDOREQUEST) << COEHEADER_COESERVICESHIFT;
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	88db      	ldrh	r3, [r3, #6]
 800a8a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a8ac:	b29a      	uxth	r2, r3
 800a8ae:	69fb      	ldr	r3, [r7, #28]
 800a8b0:	80da      	strh	r2, [r3, #6]
        pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    = SDOSERVICE_ABORTTRANSFER;
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	2280      	movs	r2, #128	; 0x80
 800a8b6:	811a      	strh	r2, [r3, #8]
        ((TABORTSDOTRANSFERREQMBX MBXMEM *) pSdoRes)->AbortCode = SWAPDWORD(cAbortCode[abort]);
 800a8b8:	79fb      	ldrb	r3, [r7, #7]
 800a8ba:	4a09      	ldr	r2, [pc, #36]	; (800a8e0 <SdoRes+0x174>)
 800a8bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8c0:	69fb      	ldr	r3, [r7, #28]
 800a8c2:	60da      	str	r2, [r3, #12]
    }

    // HBu 02.05.06: if the CoE-response could not be sent because the
    //               send mailbox is full it should be stored
    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoRes, COE_SERVICE) != 0)
 800a8c4:	2102      	movs	r1, #2
 800a8c6:	69f8      	ldr	r0, [r7, #28]
 800a8c8:	f7fd ff8c 	bl	80087e4 <MBX_MailboxSendReq>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <SdoRes+0x16c>
    {
        /* we store the CoE mailbox service to send it later (in COE_ContinueInd) when the mailbox is read */
        pCoeSendStored = (TMBX MBXMEM *) pSdoRes;
 800a8d2:	4a04      	ldr	r2, [pc, #16]	; (800a8e4 <SdoRes+0x178>)
 800a8d4:	69fb      	ldr	r3, [r7, #28]
 800a8d6:	6013      	str	r3, [r2, #0]
    }
}
 800a8d8:	bf00      	nop
 800a8da:	370c      	adds	r7, #12
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd90      	pop	{r4, r7, pc}
 800a8e0:	0800c618 	.word	0x0800c618
 800a8e4:	20000c10 	.word	0x20000c10

0800a8e8 <SDOS_SdoInd>:
            is received from the master and calls depending from
            the command the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInd(TINITSDOMBX MBXMEM *pSdoInd)
{
 800a8e8:	b590      	push	{r4, r7, lr}
 800a8ea:	b08f      	sub	sp, #60	; 0x3c
 800a8ec:	af02      	add	r7, sp, #8
 800a8ee:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    UINT8 sdoHeader = pSdoInd->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMANDMASK;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	891b      	ldrh	r3, [r3, #8]
 800a8fa:	76bb      	strb	r3, [r7, #26]
    /* the SDO-command is in bit 5-7 of the first SDO-Byte */
    UINT8 command = (sdoHeader & SDOHEADER_COMMAND);
 800a8fc:	7ebb      	ldrb	r3, [r7, #26]
 800a8fe:	f023 031f 	bic.w	r3, r3, #31
 800a902:	767b      	strb	r3, [r7, #25]
    /* mbxSize contains the size of the mailbox (CoE-Header (2 Bytes) + SDO-Header (8 Bytes) + SDO-Data (if the data length is greater than 4)) */
    UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	881b      	ldrh	r3, [r3, #0]
 800a908:	82fb      	strh	r3, [r7, #22]
    UINT16 index;
    UINT8 subindex;
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    /* this variable contains the information, if all entries of an object will be read (bCompleteAccess > 0) or a single entry */
    UINT8 bCompleteAccess = 0;
 800a90a:	2300      	movs	r3, #0
 800a90c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    UINT32 objLength = 0;
 800a910:	2300      	movs	r3, #0
 800a912:	62bb      	str	r3, [r7, #40]	; 0x28
    UINT32 dataSize = 0;
 800a914:	2300      	movs	r3, #0
 800a916:	627b      	str	r3, [r7, #36]	; 0x24

    if ( bSdoInWork )
 800a918:	4b99      	ldr	r3, [pc, #612]	; (800ab80 <SDOS_SdoInd+0x298>)
 800a91a:	781b      	ldrb	r3, [r3, #0]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d001      	beq.n	800a924 <SDOS_SdoInd+0x3c>
    {
        /* the last SDO is still in work */
        return MBXERR_SERVICEINWORK;
 800a920:	2309      	movs	r3, #9
 800a922:	e272      	b.n	800ae0a <SDOS_SdoInd+0x522>
    }


    switch (command)
 800a924:	7e7b      	ldrb	r3, [r7, #25]
 800a926:	2b60      	cmp	r3, #96	; 0x60
 800a928:	f000 823b 	beq.w	800ada2 <SDOS_SdoInd+0x4ba>
 800a92c:	2b60      	cmp	r3, #96	; 0x60
 800a92e:	f300 8252 	bgt.w	800add6 <SDOS_SdoInd+0x4ee>
 800a932:	2b40      	cmp	r3, #64	; 0x40
 800a934:	d008      	beq.n	800a948 <SDOS_SdoInd+0x60>
 800a936:	2b40      	cmp	r3, #64	; 0x40
 800a938:	f300 824d 	bgt.w	800add6 <SDOS_SdoInd+0x4ee>
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	f000 8230 	beq.w	800ada2 <SDOS_SdoInd+0x4ba>
 800a942:	2b20      	cmp	r3, #32
 800a944:	f040 8247 	bne.w	800add6 <SDOS_SdoInd+0x4ee>
    {
    case SDOSERVICE_INITIATEDOWNLOADREQ:
    case SDOSERVICE_INITIATEUPLOADREQ:
        /* the variable index contains the requested index of the SDO service */
        index = pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXHIOFFSET] & SDOHEADER_INDEXHIMASK;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	895b      	ldrh	r3, [r3, #10]
 800a94c:	b2db      	uxtb	r3, r3
 800a94e:	82bb      	strh	r3, [r7, #20]
        index <<= 8;
 800a950:	8abb      	ldrh	r3, [r7, #20]
 800a952:	021b      	lsls	r3, r3, #8
 800a954:	82bb      	strh	r3, [r7, #20]
        index += pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXLOOFFSET] >> SDOHEADER_INDEXLOSHIFT;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	891b      	ldrh	r3, [r3, #8]
 800a95a:	0a1b      	lsrs	r3, r3, #8
 800a95c:	b29a      	uxth	r2, r3
 800a95e:	8abb      	ldrh	r3, [r7, #20]
 800a960:	4413      	add	r3, r2
 800a962:	82bb      	strh	r3, [r7, #20]
        /* the variable subindex contains the requested subindex of the SDO service */
        subindex    = pSdoInd->SdoHeader.Sdo[SDOHEADER_SUBINDEXOFFSET] >> SDOHEADER_SUBINDEXSHIFT;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	895b      	ldrh	r3, [r3, #10]
 800a968:	0a1b      	lsrs	r3, r3, #8
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	74fb      	strb	r3, [r7, #19]

        /* OBJ_GetObjectHandle checks if the requested index is defined in the object dictionary */
        pObjEntry = OBJ_GetObjectHandle( index );
 800a96e:	8abb      	ldrh	r3, [r7, #20]
 800a970:	4618      	mov	r0, r3
 800a972:	f7fe f90b 	bl	8008b8c <OBJ_GetObjectHandle>
 800a976:	60f8      	str	r0, [r7, #12]

        if ( pObjEntry )
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	f000 820d 	beq.w	800ad9a <SDOS_SdoInd+0x4b2>
        {
            /* transferType contains the information if the SDO Download Request or the SDO Upload Response
               can be an expedited service (SDO data length <= 4, that means the data is stored in the
                SDO-Header completely */
            UINT8 bTransferType = 0;
 800a980:	2300      	movs	r3, #0
 800a982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            /* pData is the pointer to the received (SDO-Download) or sent (SDO-Upload) SDO data in the mailbox */
            UINT16 MBXMEM * pData = NULL;
 800a986:	2300      	movs	r3, #0
 800a988:	61fb      	str	r3, [r7, #28]
            UINT8 segTransfer = 0;
 800a98a:	2300      	movs	r3, #0
 800a98c:	76fb      	strb	r3, [r7, #27]

            {
                dataSize = objLength = OBJ_GetObjectLength( index, subindex, pObjEntry, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS) );
 800a98e:	7ebb      	ldrb	r3, [r7, #26]
 800a990:	f003 0310 	and.w	r3, r3, #16
 800a994:	b2db      	uxtb	r3, r3
 800a996:	7cf9      	ldrb	r1, [r7, #19]
 800a998:	8ab8      	ldrh	r0, [r7, #20]
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	f7fe f911 	bl	8008bc2 <OBJ_GetObjectLength>
 800a9a0:	62b8      	str	r0, [r7, #40]	; 0x28
 800a9a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a4:	627b      	str	r3, [r7, #36]	; 0x24

                if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800a9a6:	7e7b      	ldrb	r3, [r7, #25]
 800a9a8:	2b40      	cmp	r3, #64	; 0x40
 800a9aa:	d127      	bne.n	800a9fc <SDOS_SdoInd+0x114>
                {
                    /* SDO Upload */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 800a9ac:	8afb      	ldrh	r3, [r7, #22]
 800a9ae:	2b0a      	cmp	r3, #10
 800a9b0:	d001      	beq.n	800a9b6 <SDOS_SdoInd+0xce>
                        /* a SDO Upload request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 800a9b2:	2308      	movs	r3, #8
 800a9b4:	e229      	b.n	800ae0a <SDOS_SdoInd+0x522>
                    /* distinguish between expedited and normal upload response within the length of the response data */
                    if ( (objLength <= MAX_EXPEDITED_DATA) && objLength != 0 )
 800a9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b8:	2b04      	cmp	r3, #4
 800a9ba:	d810      	bhi.n	800a9de <SDOS_SdoInd+0xf6>
 800a9bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00d      	beq.n	800a9de <SDOS_SdoInd+0xf6>
                    {
                        /* Expedited Upload */
                        bTransferType = 1;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                        /* pData is the pointer where the object data has to be copied for the response */
                        pData = ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoInd)->Data;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	330c      	adds	r3, #12
 800a9cc:	61fb      	str	r3, [r7, #28]
                        /* initialize the 4 data bytes of the SDO upload response because the requested object data
                           could be less than 4 */
                        pData[0] = 0;
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	801a      	strh	r2, [r3, #0]
                        pData[1] = 0;
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	3302      	adds	r3, #2
 800a9d8:	2200      	movs	r2, #0
 800a9da:	801a      	strh	r2, [r3, #0]
 800a9dc:	e013      	b.n	800aa06 <SDOS_SdoInd+0x11e>
                    }
                    else
                    {
                        /* HBu 06.02.06: the variable dataSize has to be set to the available size in one mailbox */
                    dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 800a9de:	4b69      	ldr	r3, [pc, #420]	; (800ab84 <SDOS_SdoInd+0x29c>)
 800a9e0:	881b      	ldrh	r3, [r3, #0]
 800a9e2:	3b10      	subs	r3, #16
 800a9e4:	627b      	str	r3, [r7, #36]	; 0x24
                        if ( dataSize < objLength )
 800a9e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d202      	bcs.n	800a9f4 <SDOS_SdoInd+0x10c>
                            /* Segmented Upload */
                            segTransfer = 1;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	76fb      	strb	r3, [r7, #27]
 800a9f2:	e008      	b.n	800aa06 <SDOS_SdoInd+0x11e>
                        else
                            /* Normal Upload */
                            pData = ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	3310      	adds	r3, #16
 800a9f8:	61fb      	str	r3, [r7, #28]
 800a9fa:	e004      	b.n	800aa06 <SDOS_SdoInd+0x11e>
                    }
                }
                else
                {
                    /* SDO-Download: store if the request is a expedited or normal request  */
                    bTransferType = sdoHeader & SDOHEADER_TRANSFERTYPE;
 800a9fc:	7ebb      	ldrb	r3, [r7, #26]
 800a9fe:	f003 0302 	and.w	r3, r3, #2
 800aa02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                }
            }

            if ( command == SDOSERVICE_INITIATEDOWNLOADREQ )
 800aa06:	7e7b      	ldrb	r3, [r7, #25]
 800aa08:	2b20      	cmp	r3, #32
 800aa0a:	d13b      	bne.n	800aa84 <SDOS_SdoInd+0x19c>
            {
                /* SDO Download */
                if ( bTransferType )
 800aa0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d00f      	beq.n	800aa34 <SDOS_SdoInd+0x14c>
                {
                    /* Expedited Download */
                    if ( mbxSize != EXPEDITED_FRAME_SIZE )
 800aa14:	8afb      	ldrh	r3, [r7, #22]
 800aa16:	2b0a      	cmp	r3, #10
 800aa18:	d001      	beq.n	800aa1e <SDOS_SdoInd+0x136>
                        /* an Expedited SDO Download request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
                        return MBXERR_INVALIDSIZE;
 800aa1a:	2308      	movs	r3, #8
 800aa1c:	e1f5      	b.n	800ae0a <SDOS_SdoInd+0x522>
                    /* dataSize gets the real size of the downloaded object data (1,2,3 or 4) */
                    dataSize = MAX_EXPEDITED_DATA - ((sdoHeader & SDOHEADER_DATASETSIZE) >> SDOHEADERSHIFT_DATASETSIZE);
 800aa1e:	7ebb      	ldrb	r3, [r7, #26]
 800aa20:	109b      	asrs	r3, r3, #2
 800aa22:	f003 0303 	and.w	r3, r3, #3
 800aa26:	f1c3 0304 	rsb	r3, r3, #4
 800aa2a:	627b      	str	r3, [r7, #36]	; 0x24
                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) &pSdoInd[1];
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	330c      	adds	r3, #12
 800aa30:	61fb      	str	r3, [r7, #28]
 800aa32:	e027      	b.n	800aa84 <SDOS_SdoInd+0x19c>
                {
                    /* Normal Download */
                    /* downloadSize gets the real size of the downloaded data */
                    /* '&' operator was too much */

                    UINT32 downloadSize = ((UINT32)(SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[1]))<<16) + (SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[0]));
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	89db      	ldrh	r3, [r3, #14]
 800aa38:	041b      	lsls	r3, r3, #16
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	8992      	ldrh	r2, [r2, #12]
 800aa3e:	4413      	add	r3, r2
 800aa40:	60bb      	str	r3, [r7, #8]

                    /* HBu 29.03.06: if it is a segmented download the mbxSize has to be the complete mailbox size */
                    if ( (MBX_HEADER_SIZE+EXPEDITED_FRAME_SIZE+downloadSize) > u16ReceiveMbxSize )
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	3310      	adds	r3, #16
 800aa46:	4a50      	ldr	r2, [pc, #320]	; (800ab88 <SDOS_SdoInd+0x2a0>)
 800aa48:	8812      	ldrh	r2, [r2, #0]
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d907      	bls.n	800aa5e <SDOS_SdoInd+0x176>
                    {
                        if ( mbxSize != (u16ReceiveMbxSize-MBX_HEADER_SIZE) )
 800aa4e:	8afa      	ldrh	r2, [r7, #22]
 800aa50:	4b4d      	ldr	r3, [pc, #308]	; (800ab88 <SDOS_SdoInd+0x2a0>)
 800aa52:	881b      	ldrh	r3, [r3, #0]
 800aa54:	3b06      	subs	r3, #6
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d008      	beq.n	800aa6c <SDOS_SdoInd+0x184>
                            return MBXERR_INVALIDSIZE;
 800aa5a:	2308      	movs	r3, #8
 800aa5c:	e1d5      	b.n	800ae0a <SDOS_SdoInd+0x522>
                    }
                    else
                    {
                        if ( mbxSize != (EXPEDITED_FRAME_SIZE+downloadSize) )
 800aa5e:	8afa      	ldrh	r2, [r7, #22]
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	330a      	adds	r3, #10
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d001      	beq.n	800aa6c <SDOS_SdoInd+0x184>
                            /* the mbxSize and the downloadSize are not consistent (mbxSize = downloadSize + 2 byte CoE-Header + 8 byte SDO Header */
                            return MBXERR_INVALIDSIZE;
 800aa68:	2308      	movs	r3, #8
 800aa6a:	e1ce      	b.n	800ae0a <SDOS_SdoInd+0x522>
                    }

                    /* pData is the pointer to the downloaded object data */
                    pData = (UINT16 MBXMEM *) ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	3310      	adds	r3, #16
 800aa70:	61fb      	str	r3, [r7, #28]
                    /* the received dataSize will be checked in the object specific functions called from
                       OBJ_Write (in objdef.c) */
                    dataSize = downloadSize;
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	627b      	str	r3, [r7, #36]	; 0x24
                    if ( dataSize > (UINT32)(mbxSize - DOWNLOAD_NORM_REQ_SIZE) )
 800aa76:	8afb      	ldrh	r3, [r7, #22]
 800aa78:	3b0a      	subs	r3, #10
 800aa7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d901      	bls.n	800aa84 <SDOS_SdoInd+0x19c>
                        /* Segmented Download */
                        segTransfer = 1;
 800aa80:	2301      	movs	r3, #1
 800aa82:	76fb      	strb	r3, [r7, #27]
                }
            }

            if ( sdoHeader & SDOHEADER_COMPLETEACCESS )
 800aa84:	7ebb      	ldrb	r3, [r7, #26]
 800aa86:	f003 0310 	and.w	r3, r3, #16
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d008      	beq.n	800aaa0 <SDOS_SdoInd+0x1b8>
            {
                bCompleteAccess = 1;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                // HBu 02.05.06: Complete Access is only supported with subindex 0 and 1
                if (subindex > 1)
 800aa94:	7cfb      	ldrb	r3, [r7, #19]
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d902      	bls.n	800aaa0 <SDOS_SdoInd+0x1b8>
                    abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800aa9a:	2305      	movs	r3, #5
 800aa9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            }

            if ( abort == 0 )
 800aaa0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	f040 819a 	bne.w	800adde <SDOS_SdoInd+0x4f6>
            {
                if ( segTransfer )
 800aaaa:	7efb      	ldrb	r3, [r7, #27]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f000 80d2 	beq.w	800ac56 <SDOS_SdoInd+0x36e>
                {
                    bSdoSegFollows         = TRUE;
 800aab2:	4b36      	ldr	r3, [pc, #216]	; (800ab8c <SDOS_SdoInd+0x2a4>)
 800aab4:	2201      	movs	r2, #1
 800aab6:	701a      	strb	r2, [r3, #0]
                    bSdoSegLastToggle     = 1;
 800aab8:	4b35      	ldr	r3, [pc, #212]	; (800ab90 <SDOS_SdoInd+0x2a8>)
 800aaba:	2201      	movs	r2, #1
 800aabc:	701a      	strb	r2, [r3, #0]
                    bSdoSegAccess             = bCompleteAccess;
 800aabe:	4a35      	ldr	r2, [pc, #212]	; (800ab94 <SDOS_SdoInd+0x2ac>)
 800aac0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aac4:	7013      	strb	r3, [r2, #0]
                    nSdoSegIndex             = index;
 800aac6:	4a34      	ldr	r2, [pc, #208]	; (800ab98 <SDOS_SdoInd+0x2b0>)
 800aac8:	8abb      	ldrh	r3, [r7, #20]
 800aaca:	8013      	strh	r3, [r2, #0]
                    nSdoSegSubindex         = subindex;
 800aacc:	4a33      	ldr	r2, [pc, #204]	; (800ab9c <SDOS_SdoInd+0x2b4>)
 800aace:	7cfb      	ldrb	r3, [r7, #19]
 800aad0:	7013      	strb	r3, [r2, #0]
                    pSdoSegObjEntry        = pObjEntry;
 800aad2:	4a33      	ldr	r2, [pc, #204]	; (800aba0 <SDOS_SdoInd+0x2b8>)
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	6013      	str	r3, [r2, #0]
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800aad8:	7e7b      	ldrb	r3, [r7, #25]
 800aada:	2b40      	cmp	r3, #64	; 0x40
 800aadc:	d103      	bne.n	800aae6 <SDOS_SdoInd+0x1fe>
                        nSdoSegCompleteSize    = objLength;
 800aade:	4a31      	ldr	r2, [pc, #196]	; (800aba4 <SDOS_SdoInd+0x2bc>)
 800aae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	e002      	b.n	800aaec <SDOS_SdoInd+0x204>
                    else
                        nSdoSegCompleteSize    = dataSize;
 800aae6:	4a2f      	ldr	r2, [pc, #188]	; (800aba4 <SDOS_SdoInd+0x2bc>)
 800aae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaea:	6013      	str	r3, [r2, #0]

                    if (pSdoSegData != NULL)
 800aaec:	4b2e      	ldr	r3, [pc, #184]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d007      	beq.n	800ab04 <SDOS_SdoInd+0x21c>
                    {
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData);
 800aaf4:	4b2c      	ldr	r3, [pc, #176]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f000 ffa5 	bl	800ba48 <free>
                        pSdoSegData = NULL;
 800aafe:	4b2a      	ldr	r3, [pc, #168]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800ab00:	2200      	movs	r2, #0
 800ab02:	601a      	str	r2, [r3, #0]
                    }
                    pSdoSegData = (UINT16 VARMEM *) ALLOCMEM( ROUNDUPBYTE2WORD(nSdoSegCompleteSize) );
 800ab04:	4b27      	ldr	r3, [pc, #156]	; (800aba4 <SDOS_SdoInd+0x2bc>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3301      	adds	r3, #1
 800ab0a:	f023 0301 	bic.w	r3, r3, #1
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f000 ff92 	bl	800ba38 <malloc>
 800ab14:	4603      	mov	r3, r0
 800ab16:	461a      	mov	r2, r3
 800ab18:	4b23      	ldr	r3, [pc, #140]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800ab1a:	601a      	str	r2, [r3, #0]

                    if ( pSdoSegData == NULL )
 800ab1c:	4b22      	ldr	r3, [pc, #136]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10b      	bne.n	800ab3c <SDOS_SdoInd+0x254>
                    {
/*ECATCHANGE_START(V5.11) SDO4*/
                        if(bCompleteAccess)
 800ab24:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d003      	beq.n	800ab34 <SDOS_SdoInd+0x24c>
                            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800ab2c:	2305      	movs	r3, #5
 800ab2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        } //if(pEntry) (Object handle found)
        else
        {
            abort = ABORTIDX_OBJECT_NOT_EXISTING;
        }
        break;
 800ab32:	e154      	b.n	800adde <SDOS_SdoInd+0x4f6>
                            abort = ABORTIDX_OUT_OF_MEMORY;
 800ab34:	2304      	movs	r3, #4
 800ab36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800ab3a:	e150      	b.n	800adde <SDOS_SdoInd+0x4f6>
                        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800ab3c:	7e7b      	ldrb	r3, [r7, #25]
 800ab3e:	2b40      	cmp	r3, #64	; 0x40
 800ab40:	d175      	bne.n	800ac2e <SDOS_SdoInd+0x346>
                            abort = OBJ_Read( index, subindex, objLength, pObjEntry, (UINT16 MBXMEM *) pSdoSegData, bCompleteAccess );
 800ab42:	4b19      	ldr	r3, [pc, #100]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	7cf9      	ldrb	r1, [r7, #19]
 800ab48:	8ab8      	ldrh	r0, [r7, #20]
 800ab4a:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ab4e:	9201      	str	r2, [sp, #4]
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab56:	f7fe fc75 	bl	8009444 <OBJ_Read>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                            if ( abort == 0 )
 800ab60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d123      	bne.n	800abb0 <SDOS_SdoInd+0x2c8>
                                MBXMEMCPY( ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data, pSdoSegData, dataSize );
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	3310      	adds	r3, #16
 800ab6c:	4a0e      	ldr	r2, [pc, #56]	; (800aba8 <SDOS_SdoInd+0x2c0>)
 800ab6e:	6811      	ldr	r1, [r2, #0]
 800ab70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab72:	4618      	mov	r0, r3
 800ab74:	f000 ff70 	bl	800ba58 <memcpy>
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 800ab78:	4b0c      	ldr	r3, [pc, #48]	; (800abac <SDOS_SdoInd+0x2c4>)
 800ab7a:	2260      	movs	r2, #96	; 0x60
 800ab7c:	701a      	strb	r2, [r3, #0]
 800ab7e:	e066      	b.n	800ac4e <SDOS_SdoInd+0x366>
 800ab80:	200005e1 	.word	0x200005e1
 800ab84:	20000ed4 	.word	0x20000ed4
 800ab88:	20000ee6 	.word	0x20000ee6
 800ab8c:	20000f8d 	.word	0x20000f8d
 800ab90:	20000f9a 	.word	0x20000f9a
 800ab94:	20000f8c 	.word	0x20000f8c
 800ab98:	20000fb0 	.word	0x20000fb0
 800ab9c:	20000fc8 	.word	0x20000fc8
 800aba0:	20000fc4 	.word	0x20000fc4
 800aba4:	20000f90 	.word	0x20000f90
 800aba8:	20000fac 	.word	0x20000fac
 800abac:	20000f9b 	.word	0x20000f9b
                            else if ( abort == ABORTIDX_WORKING )
 800abb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800abb4:	2bff      	cmp	r3, #255	; 0xff
 800abb6:	d14a      	bne.n	800ac4e <SDOS_SdoInd+0x366>
                                u8PendingSdo = SDO_PENDING_SEG_READ;
 800abb8:	4b96      	ldr	r3, [pc, #600]	; (800ae14 <SDOS_SdoInd+0x52c>)
 800abba:	2204      	movs	r2, #4
 800abbc:	701a      	strb	r2, [r3, #0]
                                bStoreCompleteAccess = bCompleteAccess;
 800abbe:	4a96      	ldr	r2, [pc, #600]	; (800ae18 <SDOS_SdoInd+0x530>)
 800abc0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800abc4:	7013      	strb	r3, [r2, #0]
                                u8StoreSubindex = subindex;
 800abc6:	4a95      	ldr	r2, [pc, #596]	; (800ae1c <SDOS_SdoInd+0x534>)
 800abc8:	7cfb      	ldrb	r3, [r7, #19]
 800abca:	7013      	strb	r3, [r2, #0]
                                u16StoreIndex = index;
 800abcc:	4a94      	ldr	r2, [pc, #592]	; (800ae20 <SDOS_SdoInd+0x538>)
 800abce:	8abb      	ldrh	r3, [r7, #20]
 800abd0:	8013      	strh	r3, [r2, #0]
                                u32StoreDataSize = objLength;
 800abd2:	4a94      	ldr	r2, [pc, #592]	; (800ae24 <SDOS_SdoInd+0x53c>)
 800abd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd6:	6013      	str	r3, [r2, #0]
                                pStoreData = pSdoSegData;
 800abd8:	4b93      	ldr	r3, [pc, #588]	; (800ae28 <SDOS_SdoInd+0x540>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4a93      	ldr	r2, [pc, #588]	; (800ae2c <SDOS_SdoInd+0x544>)
 800abde:	6013      	str	r3, [r2, #0]
                                pSdoPendFunc = pObjEntry->Read;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	69db      	ldr	r3, [r3, #28]
 800abe4:	4a92      	ldr	r2, [pc, #584]	; (800ae30 <SDOS_SdoInd+0x548>)
 800abe6:	6013      	str	r3, [r2, #0]
                                bSdoInWork = TRUE;
 800abe8:	4b92      	ldr	r3, [pc, #584]	; (800ae34 <SDOS_SdoInd+0x54c>)
 800abea:	2201      	movs	r2, #1
 800abec:	701a      	strb	r2, [r3, #0]
                                pSdoResStored = pSdoInd;
 800abee:	4a92      	ldr	r2, [pc, #584]	; (800ae38 <SDOS_SdoInd+0x550>)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6013      	str	r3, [r2, #0]
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   &= ~SDOHEADER_COMMANDMASK;
 800abf4:	4b90      	ldr	r3, [pc, #576]	; (800ae38 <SDOS_SdoInd+0x550>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	891a      	ldrh	r2, [r3, #8]
 800abfa:	4b8f      	ldr	r3, [pc, #572]	; (800ae38 <SDOS_SdoInd+0x550>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800ac02:	b292      	uxth	r2, r2
 800ac04:	811a      	strh	r2, [r3, #8]
                                pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]   |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800ac06:	4b8c      	ldr	r3, [pc, #560]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	891b      	ldrh	r3, [r3, #8]
 800ac0c:	b21a      	sxth	r2, r3
 800ac0e:	7ebb      	ldrb	r3, [r7, #26]
 800ac10:	b21b      	sxth	r3, r3
 800ac12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac16:	b21b      	sxth	r3, r3
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	b21a      	sxth	r2, r3
 800ac1c:	4b86      	ldr	r3, [pc, #536]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	b292      	uxth	r2, r2
 800ac22:	811a      	strh	r2, [r3, #8]
                                nSdoSegService    = SDOSERVICE_UPLOADSEGMENTREQ;
 800ac24:	4b85      	ldr	r3, [pc, #532]	; (800ae3c <SDOS_SdoInd+0x554>)
 800ac26:	2260      	movs	r2, #96	; 0x60
 800ac28:	701a      	strb	r2, [r3, #0]
                                return 0;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	e0ed      	b.n	800ae0a <SDOS_SdoInd+0x522>
                            MBXMEMCPY( pSdoSegData, ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data, mbxSize-DOWNLOAD_NORM_REQ_SIZE );
 800ac2e:	4b7e      	ldr	r3, [pc, #504]	; (800ae28 <SDOS_SdoInd+0x540>)
 800ac30:	6818      	ldr	r0, [r3, #0]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f103 0110 	add.w	r1, r3, #16
 800ac38:	8afb      	ldrh	r3, [r7, #22]
 800ac3a:	3b0a      	subs	r3, #10
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	f000 ff0b 	bl	800ba58 <memcpy>
                            nSdoSegService    = SDOSERVICE_DOWNLOADSEGMENTREQ;
 800ac42:	4b7e      	ldr	r3, [pc, #504]	; (800ae3c <SDOS_SdoInd+0x554>)
 800ac44:	2200      	movs	r2, #0
 800ac46:	701a      	strb	r2, [r3, #0]
                            dataSize = (mbxSize-DOWNLOAD_NORM_REQ_SIZE);
 800ac48:	8afb      	ldrh	r3, [r7, #22]
 800ac4a:	3b0a      	subs	r3, #10
 800ac4c:	627b      	str	r3, [r7, #36]	; 0x24
                        nSdoSegBytesToHandle = dataSize;
 800ac4e:	4a7c      	ldr	r2, [pc, #496]	; (800ae40 <SDOS_SdoInd+0x558>)
 800ac50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac52:	6013      	str	r3, [r2, #0]
        break;
 800ac54:	e0c3      	b.n	800adde <SDOS_SdoInd+0x4f6>
                    if ( objLength == 0 )
 800ac56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d108      	bne.n	800ac6e <SDOS_SdoInd+0x386>
                        nSdoSegIndex             = index;
 800ac5c:	4a79      	ldr	r2, [pc, #484]	; (800ae44 <SDOS_SdoInd+0x55c>)
 800ac5e:	8abb      	ldrh	r3, [r7, #20]
 800ac60:	8013      	strh	r3, [r2, #0]
                        nSdoSegSubindex         = subindex;
 800ac62:	4a79      	ldr	r2, [pc, #484]	; (800ae48 <SDOS_SdoInd+0x560>)
 800ac64:	7cfb      	ldrb	r3, [r7, #19]
 800ac66:	7013      	strb	r3, [r2, #0]
                        pSdoSegObjEntry        = pObjEntry;
 800ac68:	4a78      	ldr	r2, [pc, #480]	; (800ae4c <SDOS_SdoInd+0x564>)
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	6013      	str	r3, [r2, #0]
                    if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800ac6e:	7e7b      	ldrb	r3, [r7, #25]
 800ac70:	2b40      	cmp	r3, #64	; 0x40
 800ac72:	d149      	bne.n	800ad08 <SDOS_SdoInd+0x420>
                        abort = OBJ_Read( index, subindex, objLength, pObjEntry, pData, bCompleteAccess );
 800ac74:	7cf9      	ldrb	r1, [r7, #19]
 800ac76:	8ab8      	ldrh	r0, [r7, #20]
 800ac78:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ac7c:	9301      	str	r3, [sp, #4]
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac86:	f7fe fbdd 	bl	8009444 <OBJ_Read>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 800ac90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ac94:	2bff      	cmp	r3, #255	; 0xff
 800ac96:	f040 80a2 	bne.w	800adde <SDOS_SdoInd+0x4f6>
                            u8PendingSdo = SDO_PENDING_READ;
 800ac9a:	4b5e      	ldr	r3, [pc, #376]	; (800ae14 <SDOS_SdoInd+0x52c>)
 800ac9c:	2203      	movs	r2, #3
 800ac9e:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 800aca0:	4a5d      	ldr	r2, [pc, #372]	; (800ae18 <SDOS_SdoInd+0x530>)
 800aca2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aca6:	7013      	strb	r3, [r2, #0]
                            u8StoreSubindex = subindex;
 800aca8:	4a5c      	ldr	r2, [pc, #368]	; (800ae1c <SDOS_SdoInd+0x534>)
 800acaa:	7cfb      	ldrb	r3, [r7, #19]
 800acac:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 800acae:	4a5c      	ldr	r2, [pc, #368]	; (800ae20 <SDOS_SdoInd+0x538>)
 800acb0:	8abb      	ldrh	r3, [r7, #20]
 800acb2:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = objLength;
 800acb4:	4a5b      	ldr	r2, [pc, #364]	; (800ae24 <SDOS_SdoInd+0x53c>)
 800acb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb8:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 800acba:	4a5c      	ldr	r2, [pc, #368]	; (800ae2c <SDOS_SdoInd+0x544>)
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Read;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	69db      	ldr	r3, [r3, #28]
 800acc4:	4a5a      	ldr	r2, [pc, #360]	; (800ae30 <SDOS_SdoInd+0x548>)
 800acc6:	6013      	str	r3, [r2, #0]
                            bSdoInWork = TRUE;
 800acc8:	4b5a      	ldr	r3, [pc, #360]	; (800ae34 <SDOS_SdoInd+0x54c>)
 800acca:	2201      	movs	r2, #1
 800accc:	701a      	strb	r2, [r3, #0]
                            pSdoResStored = pSdoInd;
 800acce:	4a5a      	ldr	r2, [pc, #360]	; (800ae38 <SDOS_SdoInd+0x550>)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6013      	str	r3, [r2, #0]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 800acd4:	4b58      	ldr	r3, [pc, #352]	; (800ae38 <SDOS_SdoInd+0x550>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	891a      	ldrh	r2, [r3, #8]
 800acda:	4b57      	ldr	r3, [pc, #348]	; (800ae38 <SDOS_SdoInd+0x550>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800ace2:	b292      	uxth	r2, r2
 800ace4:	811a      	strh	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800ace6:	4b54      	ldr	r3, [pc, #336]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	891b      	ldrh	r3, [r3, #8]
 800acec:	b21a      	sxth	r2, r3
 800acee:	7ebb      	ldrb	r3, [r7, #26]
 800acf0:	b21b      	sxth	r3, r3
 800acf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800acf6:	b21b      	sxth	r3, r3
 800acf8:	4313      	orrs	r3, r2
 800acfa:	b21a      	sxth	r2, r3
 800acfc:	4b4e      	ldr	r3, [pc, #312]	; (800ae38 <SDOS_SdoInd+0x550>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	b292      	uxth	r2, r2
 800ad02:	811a      	strh	r2, [r3, #8]
                            return 0;
 800ad04:	2300      	movs	r3, #0
 800ad06:	e080      	b.n	800ae0a <SDOS_SdoInd+0x522>
                        abort = OBJ_Write( index, subindex, dataSize, pObjEntry, pData, bCompleteAccess );
 800ad08:	7cf9      	ldrb	r1, [r7, #19]
 800ad0a:	8ab8      	ldrh	r0, [r7, #20]
 800ad0c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ad10:	9301      	str	r3, [sp, #4]
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	9300      	str	r3, [sp, #0]
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad1a:	f7fe fee7 	bl	8009aec <OBJ_Write>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                        if ( abort == ABORTIDX_WORKING )
 800ad24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad28:	2bff      	cmp	r3, #255	; 0xff
 800ad2a:	d158      	bne.n	800adde <SDOS_SdoInd+0x4f6>
                            u8PendingSdo = SDO_PENDING_WRITE;
 800ad2c:	4b39      	ldr	r3, [pc, #228]	; (800ae14 <SDOS_SdoInd+0x52c>)
 800ad2e:	2201      	movs	r2, #1
 800ad30:	701a      	strb	r2, [r3, #0]
                            bStoreCompleteAccess = bCompleteAccess;
 800ad32:	4a39      	ldr	r2, [pc, #228]	; (800ae18 <SDOS_SdoInd+0x530>)
 800ad34:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ad38:	7013      	strb	r3, [r2, #0]
                            u8StoreSubindex = subindex;
 800ad3a:	4a38      	ldr	r2, [pc, #224]	; (800ae1c <SDOS_SdoInd+0x534>)
 800ad3c:	7cfb      	ldrb	r3, [r7, #19]
 800ad3e:	7013      	strb	r3, [r2, #0]
                            u16StoreIndex = index;
 800ad40:	4a37      	ldr	r2, [pc, #220]	; (800ae20 <SDOS_SdoInd+0x538>)
 800ad42:	8abb      	ldrh	r3, [r7, #20]
 800ad44:	8013      	strh	r3, [r2, #0]
                            u32StoreDataSize = dataSize;
 800ad46:	4a37      	ldr	r2, [pc, #220]	; (800ae24 <SDOS_SdoInd+0x53c>)
 800ad48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4a:	6013      	str	r3, [r2, #0]
                            pStoreData = pData;
 800ad4c:	4a37      	ldr	r2, [pc, #220]	; (800ae2c <SDOS_SdoInd+0x544>)
 800ad4e:	69fb      	ldr	r3, [r7, #28]
 800ad50:	6013      	str	r3, [r2, #0]
                            pSdoPendFunc = pObjEntry->Write;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	6a1b      	ldr	r3, [r3, #32]
 800ad56:	4a36      	ldr	r2, [pc, #216]	; (800ae30 <SDOS_SdoInd+0x548>)
 800ad58:	6013      	str	r3, [r2, #0]
                            bSdoInWork = TRUE;
 800ad5a:	4b36      	ldr	r3, [pc, #216]	; (800ae34 <SDOS_SdoInd+0x54c>)
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	701a      	strb	r2, [r3, #0]
                            pSdoResStored = pSdoInd;
 800ad60:	4a35      	ldr	r2, [pc, #212]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6013      	str	r3, [r2, #0]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 800ad66:	4b34      	ldr	r3, [pc, #208]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	891a      	ldrh	r2, [r3, #8]
 800ad6c:	4b32      	ldr	r3, [pc, #200]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800ad74:	b292      	uxth	r2, r2
 800ad76:	811a      	strh	r2, [r3, #8]
                            pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET]    |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 800ad78:	4b2f      	ldr	r3, [pc, #188]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	891b      	ldrh	r3, [r3, #8]
 800ad7e:	b21a      	sxth	r2, r3
 800ad80:	7ebb      	ldrb	r3, [r7, #26]
 800ad82:	b21b      	sxth	r3, r3
 800ad84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad88:	b21b      	sxth	r3, r3
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	b21a      	sxth	r2, r3
 800ad8e:	4b2a      	ldr	r3, [pc, #168]	; (800ae38 <SDOS_SdoInd+0x550>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	b292      	uxth	r2, r2
 800ad94:	811a      	strh	r2, [r3, #8]
                            return 0;
 800ad96:	2300      	movs	r3, #0
 800ad98:	e037      	b.n	800ae0a <SDOS_SdoInd+0x522>
            abort = ABORTIDX_OBJECT_NOT_EXISTING;
 800ad9a:	2308      	movs	r3, #8
 800ad9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800ada0:	e01d      	b.n	800adde <SDOS_SdoInd+0x4f6>

    case SDOSERVICE_DOWNLOADSEGMENTREQ:
    case SDOSERVICE_UPLOADSEGMENTREQ:
        if ( command == nSdoSegService )
 800ada2:	4b26      	ldr	r3, [pc, #152]	; (800ae3c <SDOS_SdoInd+0x554>)
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	7e7a      	ldrb	r2, [r7, #25]
 800ada8:	429a      	cmp	r2, r3
 800adaa:	d110      	bne.n	800adce <SDOS_SdoInd+0x4e6>
        {
            if ( command == SDOSERVICE_DOWNLOADSEGMENTREQ )
 800adac:	7e7b      	ldrb	r3, [r7, #25]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d106      	bne.n	800adc0 <SDOS_SdoInd+0x4d8>
                abort = SdoDownloadSegmentInd( (TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f7ff f9f6 	bl	800a1a4 <SdoDownloadSegmentInd>
 800adb8:	4603      	mov	r3, r0
 800adba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            else
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
        }
        else
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
        break;
 800adbe:	e00f      	b.n	800ade0 <SDOS_SdoInd+0x4f8>
                abort = SdoUploadSegmentInd( (TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd );
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f7ff fbaf 	bl	800a524 <SdoUploadSegmentInd>
 800adc6:	4603      	mov	r3, r0
 800adc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800adcc:	e008      	b.n	800ade0 <SDOS_SdoInd+0x4f8>
            abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800adce:	2303      	movs	r3, #3
 800add0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800add4:	e004      	b.n	800ade0 <SDOS_SdoInd+0x4f8>

    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800add6:	2303      	movs	r3, #3
 800add8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800addc:	e000      	b.n	800ade0 <SDOS_SdoInd+0x4f8>
        break;
 800adde:	bf00      	nop
    }

    if(abort != ABORTIDX_WORKING)
 800ade0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ade4:	2bff      	cmp	r3, #255	; 0xff
 800ade6:	d00f      	beq.n	800ae08 <SDOS_SdoInd+0x520>
    {
        /*  type cast was added because of warning */
        SdoRes(abort, command, (UINT8) (sdoHeader & SDOHEADER_COMPLETEACCESS), (UINT16) dataSize, objLength, pSdoInd);
 800ade8:	7ebb      	ldrb	r3, [r7, #26]
 800adea:	f003 0310 	and.w	r3, r3, #16
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	b29c      	uxth	r4, r3
 800adf4:	7e79      	ldrb	r1, [r7, #25]
 800adf6:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	9301      	str	r3, [sp, #4]
 800adfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	4623      	mov	r3, r4
 800ae04:	f7ff fcb2 	bl	800a76c <SdoRes>
    }

    return 0;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3734      	adds	r7, #52	; 0x34
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd90      	pop	{r4, r7, pc}
 800ae12:	bf00      	nop
 800ae14:	20000f98 	.word	0x20000f98
 800ae18:	20000f99 	.word	0x20000f99
 800ae1c:	20000fcc 	.word	0x20000fcc
 800ae20:	20000fca 	.word	0x20000fca
 800ae24:	20000fa8 	.word	0x20000fa8
 800ae28:	20000fac 	.word	0x20000fac
 800ae2c:	20000f84 	.word	0x20000f84
 800ae30:	20000f94 	.word	0x20000f94
 800ae34:	200005e1 	.word	0x200005e1
 800ae38:	20000fa4 	.word	0x20000fa4
 800ae3c:	20000f9b 	.word	0x20000f9b
 800ae40:	20000f88 	.word	0x20000f88
 800ae44:	20000fb0 	.word	0x20000fb0
 800ae48:	20000fc8 	.word	0x20000fc8
 800ae4c:	20000fc4 	.word	0x20000fc4

0800ae50 <SDOS_SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SDOS_SdoRes(UINT8 abort, UINT32 objLength, UINT16 MBXMEM *pData)
{
 800ae50:	b590      	push	{r4, r7, lr}
 800ae52:	b089      	sub	sp, #36	; 0x24
 800ae54:	af02      	add	r7, sp, #8
 800ae56:	4603      	mov	r3, r0
 800ae58:	60b9      	str	r1, [r7, #8]
 800ae5a:	607a      	str	r2, [r7, #4]
 800ae5c:	73fb      	strb	r3, [r7, #15]
    UINT16 dataSize = 0;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	82fb      	strh	r3, [r7, #22]

    if (bSdoInWork)
 800ae62:	4b38      	ldr	r3, [pc, #224]	; (800af44 <SDOS_SdoRes+0xf4>)
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d068      	beq.n	800af3c <SDOS_SdoRes+0xec>
    {
        /* SDO-Response is expected */
        UINT8 command = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMAND;
 800ae6a:	4b37      	ldr	r3, [pc, #220]	; (800af48 <SDOS_SdoRes+0xf8>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	891b      	ldrh	r3, [r3, #8]
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	f023 031f 	bic.w	r3, r3, #31
 800ae76:	757b      	strb	r3, [r7, #21]
        UINT8 completeAccess = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMPLETEACCESS;
 800ae78:	4b33      	ldr	r3, [pc, #204]	; (800af48 <SDOS_SdoRes+0xf8>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	891b      	ldrh	r3, [r3, #8]
 800ae7e:	b2db      	uxtb	r3, r3
 800ae80:	f003 0310 	and.w	r3, r3, #16
 800ae84:	753b      	strb	r3, [r7, #20]

        if ( command == SDOSERVICE_INITIATEUPLOADREQ )
 800ae86:	7d7b      	ldrb	r3, [r7, #21]
 800ae88:	2b40      	cmp	r3, #64	; 0x40
 800ae8a:	d148      	bne.n	800af1e <SDOS_SdoRes+0xce>
        {
            /* dataSize contains the available size in one mailbox */
            dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 800ae8c:	4b2f      	ldr	r3, [pc, #188]	; (800af4c <SDOS_SdoRes+0xfc>)
 800ae8e:	881b      	ldrh	r3, [r3, #0]
 800ae90:	3b10      	subs	r3, #16
 800ae92:	82fb      	strh	r3, [r7, #22]
            if ( dataSize < objLength )
 800ae94:	8afb      	ldrh	r3, [r7, #22]
 800ae96:	68ba      	ldr	r2, [r7, #8]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d91d      	bls.n	800aed8 <SDOS_SdoRes+0x88>
            {
                /* Segmented Upload, the variables for the segmented transfer should be initialized */
                bSdoSegFollows         = TRUE;
 800ae9c:	4b2c      	ldr	r3, [pc, #176]	; (800af50 <SDOS_SdoRes+0x100>)
 800ae9e:	2201      	movs	r2, #1
 800aea0:	701a      	strb	r2, [r3, #0]
                bSdoSegLastToggle     = 1;
 800aea2:	4b2c      	ldr	r3, [pc, #176]	; (800af54 <SDOS_SdoRes+0x104>)
 800aea4:	2201      	movs	r2, #1
 800aea6:	701a      	strb	r2, [r3, #0]
                bSdoSegAccess             = completeAccess;
 800aea8:	4a2b      	ldr	r2, [pc, #172]	; (800af58 <SDOS_SdoRes+0x108>)
 800aeaa:	7d3b      	ldrb	r3, [r7, #20]
 800aeac:	7013      	strb	r3, [r2, #0]
                nSdoSegCompleteSize    = objLength;
 800aeae:	4a2b      	ldr	r2, [pc, #172]	; (800af5c <SDOS_SdoRes+0x10c>)
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	6013      	str	r3, [r2, #0]
                nSdoSegService            = SDOSERVICE_UPLOADSEGMENTREQ;
 800aeb4:	4b2a      	ldr	r3, [pc, #168]	; (800af60 <SDOS_SdoRes+0x110>)
 800aeb6:	2260      	movs	r2, #96	; 0x60
 800aeb8:	701a      	strb	r2, [r3, #0]
                pSdoSegData                = (UINT16 VARMEM *) pData;
 800aeba:	4a2a      	ldr	r2, [pc, #168]	; (800af64 <SDOS_SdoRes+0x114>)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6013      	str	r3, [r2, #0]
                /* the first segment shall be copied */
                MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, dataSize);
 800aec0:	4b21      	ldr	r3, [pc, #132]	; (800af48 <SDOS_SdoRes+0xf8>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	3310      	adds	r3, #16
 800aec6:	8afa      	ldrh	r2, [r7, #22]
 800aec8:	6879      	ldr	r1, [r7, #4]
 800aeca:	4618      	mov	r0, r3
 800aecc:	f000 fdc4 	bl	800ba58 <memcpy>
                nSdoSegBytesToHandle = dataSize;
 800aed0:	8afb      	ldrh	r3, [r7, #22]
 800aed2:	4a25      	ldr	r2, [pc, #148]	; (800af68 <SDOS_SdoRes+0x118>)
 800aed4:	6013      	str	r3, [r2, #0]
 800aed6:	e022      	b.n	800af1e <SDOS_SdoRes+0xce>
            }
            else
            if ( (objLength <= 4) && (objLength > 0) )
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	2b04      	cmp	r3, #4
 800aedc:	d811      	bhi.n	800af02 <SDOS_SdoRes+0xb2>
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d00e      	beq.n	800af02 <SDOS_SdoRes+0xb2>
            {
                /* Expedited response */
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 800aee4:	4b18      	ldr	r3, [pc, #96]	; (800af48 <SDOS_SdoRes+0xf8>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	330c      	adds	r3, #12
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	d016      	beq.n	800af1e <SDOS_SdoRes+0xce>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 800aef0:	4b15      	ldr	r3, [pc, #84]	; (800af48 <SDOS_SdoRes+0xf8>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	330c      	adds	r3, #12
 800aef6:	68ba      	ldr	r2, [r7, #8]
 800aef8:	6879      	ldr	r1, [r7, #4]
 800aefa:	4618      	mov	r0, r3
 800aefc:	f000 fdac 	bl	800ba58 <memcpy>
                if ( pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data )
 800af00:	e00d      	b.n	800af1e <SDOS_SdoRes+0xce>
                }
            }
            else
            {
                /* Normal response */
                if ( pData != ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data )
 800af02:	4b11      	ldr	r3, [pc, #68]	; (800af48 <SDOS_SdoRes+0xf8>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	3310      	adds	r3, #16
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d007      	beq.n	800af1e <SDOS_SdoRes+0xce>
                {
                    /* the data is not in the response buffer yet, it shall be copied */
                    MBXMEMCPY(((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 800af0e:	4b0e      	ldr	r3, [pc, #56]	; (800af48 <SDOS_SdoRes+0xf8>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	3310      	adds	r3, #16
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	6879      	ldr	r1, [r7, #4]
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 fd9d 	bl	800ba58 <memcpy>
                }
            }
        }

        /* SDO access is finished, send the response */
        bSdoInWork = FALSE;
 800af1e:	4b09      	ldr	r3, [pc, #36]	; (800af44 <SDOS_SdoRes+0xf4>)
 800af20:	2200      	movs	r2, #0
 800af22:	701a      	strb	r2, [r3, #0]
        SdoRes(abort, command, completeAccess, dataSize, objLength, pSdoResStored);
 800af24:	4b08      	ldr	r3, [pc, #32]	; (800af48 <SDOS_SdoRes+0xf8>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	8afc      	ldrh	r4, [r7, #22]
 800af2a:	7d3a      	ldrb	r2, [r7, #20]
 800af2c:	7d79      	ldrb	r1, [r7, #21]
 800af2e:	7bf8      	ldrb	r0, [r7, #15]
 800af30:	9301      	str	r3, [sp, #4]
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	9300      	str	r3, [sp, #0]
 800af36:	4623      	mov	r3, r4
 800af38:	f7ff fc18 	bl	800a76c <SdoRes>
    }
}
 800af3c:	bf00      	nop
 800af3e:	371c      	adds	r7, #28
 800af40:	46bd      	mov	sp, r7
 800af42:	bd90      	pop	{r4, r7, pc}
 800af44:	200005e1 	.word	0x200005e1
 800af48:	20000fa4 	.word	0x20000fa4
 800af4c:	20000ed4 	.word	0x20000ed4
 800af50:	20000f8d 	.word	0x20000f8d
 800af54:	20000f9a 	.word	0x20000f9a
 800af58:	20000f8c 	.word	0x20000f8c
 800af5c:	20000f90 	.word	0x20000f90
 800af60:	20000f9b 	.word	0x20000f9b
 800af64:	20000fac 	.word	0x20000fac
 800af68:	20000f88 	.word	0x20000f88

0800af6c <SDOS_SdoInfoInd>:
            is received from the master and calls depending from
            the opcode the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInfoInd( TSDOINFORMATION MBXMEM *pSdoInfoInd )
{
 800af6c:	b590      	push	{r4, r7, lr}
 800af6e:	b08f      	sub	sp, #60	; 0x3c
 800af70:	af02      	add	r7, sp, #8
 800af72:	6078      	str	r0, [r7, #4]
    UINT8 abort = 0;
 800af74:	2300      	movs	r3, #0
 800af76:	73fb      	strb	r3, [r7, #15]
    /* the variable opCode contains the requested SDO Information type */
    UINT8 opCode = (UINT8) ((pSdoInfoInd->SdoHeader.InfoHead & INFOHEAD_OPCODE_MASK) >> INFOHEAD_OPCODE_SHIFT);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	891b      	ldrh	r3, [r3, #8]
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af82:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    OBJCONST TOBJECT OBJMEM * pObjEntry;
    UINT16 index;
    UINT8 flags = COE_SERVICE;
 800af86:	2302      	movs	r3, #2
 800af88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* it has to be checked if the mailbox protocol is correct, the sent mailbox data length has to
       great enough for the service header of the requested SDO Information type */
    if ( opCode == SDOINFOSERVICE_ENTRYDESCRIPTION_Q )
 800af8c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800af90:	2b05      	cmp	r3, #5
 800af92:	d105      	bne.n	800afa0 <SDOS_SdoInfoInd+0x34>
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOENTRYREQSTRUCT )
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	881b      	ldrh	r3, [r3, #0]
 800af98:	2b09      	cmp	r3, #9
 800af9a:	d807      	bhi.n	800afac <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 800af9c:	2306      	movs	r3, #6
 800af9e:	e1d2      	b.n	800b346 <SDOS_SdoInfoInd+0x3da>
    }
    else
    {
        if ( pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOLISTSTRUCT )
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	881b      	ldrh	r3, [r3, #0]
 800afa4:	2b07      	cmp	r3, #7
 800afa6:	d801      	bhi.n	800afac <SDOS_SdoInfoInd+0x40>
            return MBXERR_SIZETOOSHORT;
 800afa8:	2306      	movs	r3, #6
 800afaa:	e1cc      	b.n	800b346 <SDOS_SdoInfoInd+0x3da>
    }

    switch ( opCode )
 800afac:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800afb0:	2b05      	cmp	r3, #5
 800afb2:	f000 80c9 	beq.w	800b148 <SDOS_SdoInfoInd+0x1dc>
 800afb6:	2b05      	cmp	r3, #5
 800afb8:	f300 8191 	bgt.w	800b2de <SDOS_SdoInfoInd+0x372>
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d003      	beq.n	800afc8 <SDOS_SdoInfoInd+0x5c>
 800afc0:	2b03      	cmp	r3, #3
 800afc2:	f000 80c1 	beq.w	800b148 <SDOS_SdoInfoInd+0x1dc>
 800afc6:	e18a      	b.n	800b2de <SDOS_SdoInfoInd+0x372>
    {
    case SDOINFOSERVICE_OBJDICTIONARYLIST_Q:
        /* an object list is requested, check if the list type is supported */
        if ( SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType) <= INFO_LIST_TYPE_MAX )
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	899b      	ldrh	r3, [r3, #12]
 800afcc:	2b05      	cmp	r3, #5
 800afce:	f200 8189 	bhi.w	800b2e4 <SDOS_SdoInfoInd+0x378>
        {
            UINT16 size = 0;
 800afd2:	2300      	movs	r3, #0
 800afd4:	85bb      	strh	r3, [r7, #44]	; 0x2c
            /* the variable listType contains the requested listType */
            UINT8 listType = (UINT8) SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	899b      	ldrh	r3, [r3, #12]
 800afda:	75fb      	strb	r3, [r7, #23]

            /* the SDO Information Header has to be stored because this function will be
               called again if the response could not be sent with one mailbox service, the
               variable nSdoInfoFragmentsLeft is 0 zero for the first call and unequal 0
               for the following calls */
            MBXMEMCPY(aSdoInfoHeader, pSdoInfoInd, SDO_INFO_HEADER_BYTE_SIZE);
 800afdc:	220e      	movs	r2, #14
 800afde:	6879      	ldr	r1, [r7, #4]
 800afe0:	48a3      	ldr	r0, [pc, #652]	; (800b270 <SDOS_SdoInfoInd+0x304>)
 800afe2:	f000 fd39 	bl	800ba58 <memcpy>
            if ( listType-- == 0 )
 800afe6:	7dfb      	ldrb	r3, [r7, #23]
 800afe8:	1e5a      	subs	r2, r3, #1
 800afea:	75fa      	strb	r2, [r7, #23]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d122      	bne.n	800b036 <SDOS_SdoInfoInd+0xca>
                /* List-Type 0: length of the lists */
                UINT8 i;

                /* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
                   to be at least 24 bytes to support the SDO Information service */
                nSdoInfoFragmentsLeft = 0;
 800aff0:	4ba0      	ldr	r3, [pc, #640]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800aff2:	2200      	movs	r2, #0
 800aff4:	801a      	strh	r2, [r3, #0]
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 800aff6:	2300      	movs	r3, #0
 800aff8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800affc:	e014      	b.n	800b028 <SDOS_SdoInfoInd+0xbc>
                {
                    UINT16 n = OBJ_GetNoOfObjects(i);
 800affe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b002:	4618      	mov	r0, r3
 800b004:	f7fd feb0 	bl	8008d68 <OBJ_GetNoOfObjects>
 800b008:	4603      	mov	r3, r0
 800b00a:	823b      	strh	r3, [r7, #16]

                    /* copy the number of objects of the list type in the SDO Information response */
                    ((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT>>1)+i] = SWAPWORD(n);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	1d9a      	adds	r2, r3, #6
 800b010:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b014:	3304      	adds	r3, #4
 800b016:	005b      	lsls	r3, r3, #1
 800b018:	4413      	add	r3, r2
 800b01a:	8a3a      	ldrh	r2, [r7, #16]
 800b01c:	801a      	strh	r2, [r3, #0]
                for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 800b01e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b022:	3301      	adds	r3, #1
 800b024:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b028:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b02c:	2b04      	cmp	r3, #4
 800b02e:	d9e6      	bls.n	800affe <SDOS_SdoInfoInd+0x92>
                }

                /* size of the mailbox service response */
                size = (INFO_LIST_TYPE_MAX << 1) + SIZEOF_SDOINFOLISTSTRUCT;
 800b030:	2312      	movs	r3, #18
 800b032:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b034:	e058      	b.n	800b0e8 <SDOS_SdoInfoInd+0x17c>
            }
            else
            {
                /* object list with indexes is requested */
                UINT16 MBXMEM * pData;
                UINT16 n = 0;
 800b036:	2300      	movs	r3, #0
 800b038:	82bb      	strh	r3, [r7, #20]

                if ( nSdoInfoFragmentsLeft )
 800b03a:	4b8e      	ldr	r3, [pc, #568]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b03c:	881b      	ldrh	r3, [r3, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d011      	beq.n	800b066 <SDOS_SdoInfoInd+0xfa>
                {
                    /* the next fragment of the SDO Information response shall be sent */
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFO - MBX_HEADER_SIZE;
 800b042:	4b8d      	ldr	r3, [pc, #564]	; (800b278 <SDOS_SdoInfoInd+0x30c>)
 800b044:	881b      	ldrh	r3, [r3, #0]
 800b046:	3b0c      	subs	r3, #12
 800b048:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFO>>1];
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	3306      	adds	r3, #6
 800b04e:	3306      	adds	r3, #6
 800b050:	627b      	str	r3, [r7, #36]	; 0x24
                    /* initialize index with the next index to be sent */
                    index = nSdoInfoIndex;
 800b052:	4b8a      	ldr	r3, [pc, #552]	; (800b27c <SDOS_SdoInfoInd+0x310>)
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	81bb      	strh	r3, [r7, #12]
                    /* decrement the number of fragments to be sent */
                    nSdoInfoFragmentsLeft--;
 800b058:	4b86      	ldr	r3, [pc, #536]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b05a:	881b      	ldrh	r3, [r3, #0]
 800b05c:	3b01      	subs	r3, #1
 800b05e:	b29a      	uxth	r2, r3
 800b060:	4b84      	ldr	r3, [pc, #528]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b062:	801a      	strh	r2, [r3, #0]
 800b064:	e029      	b.n	800b0ba <SDOS_SdoInfoInd+0x14e>
                }
                else
                {
                    /* the first fragment of the SDO Information response has to be sent */
                    /* get the number of objects of the requested object list */
                    n = OBJ_GetNoOfObjects(listType);
 800b066:	7dfb      	ldrb	r3, [r7, #23]
 800b068:	4618      	mov	r0, r3
 800b06a:	f7fd fe7d 	bl	8008d68 <OBJ_GetNoOfObjects>
 800b06e:	4603      	mov	r3, r0
 800b070:	82bb      	strh	r3, [r7, #20]
                    /* we start with index 0x1000 */
                    index = 0x1000;
 800b072:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b076:	81bb      	strh	r3, [r7, #12]
                    /* initialize size with the maximum size fits into one mailbox service */
                    {
                        size = u16SendMbxSize - SIZEOF_SDOINFOLISTSTRUCT - MBX_HEADER_SIZE;
 800b078:	4b7f      	ldr	r3, [pc, #508]	; (800b278 <SDOS_SdoInfoInd+0x30c>)
 800b07a:	881b      	ldrh	r3, [r3, #0]
 800b07c:	3b0e      	subs	r3, #14
 800b07e:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    }
                    /* initialize pData with the pointer where the fragment has to be copied */
                    pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFOLISTSTRUCT>>1];
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	3306      	adds	r3, #6
 800b084:	3308      	adds	r3, #8
 800b086:	627b      	str	r3, [r7, #36]	; 0x24
                    /*Check if List need to be send in fragments*/
                    if( (n<<1) > size)
 800b088:	8abb      	ldrh	r3, [r7, #20]
 800b08a:	005a      	lsls	r2, r3, #1
 800b08c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b08e:	429a      	cmp	r2, r3
 800b090:	dd10      	ble.n	800b0b4 <SDOS_SdoInfoInd+0x148>
                        /*number of Bytes to transmit don't fit into one mailbox datagram*/

                        /*calculate number of fragments which need to be send
                        total number of bytes - bytes which will be transmitted with the current response plus the fragment size - 1 (to round up) divided by the size of the following fragments 
                        */
                        UINT16 Fragsize = size + 2;
 800b092:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b094:	3302      	adds	r3, #2
 800b096:	827b      	strh	r3, [r7, #18]
                        nSdoInfoFragmentsLeft = (((n<<1)-size + (Fragsize-1)) /Fragsize);
 800b098:	8abb      	ldrh	r3, [r7, #20]
 800b09a:	005a      	lsls	r2, r3, #1
 800b09c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b09e:	1ad2      	subs	r2, r2, r3
 800b0a0:	8a7b      	ldrh	r3, [r7, #18]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	441a      	add	r2, r3
 800b0a6:	8a7b      	ldrh	r3, [r7, #18]
 800b0a8:	fb92 f3f3 	sdiv	r3, r2, r3
 800b0ac:	b29a      	uxth	r2, r3
 800b0ae:	4b71      	ldr	r3, [pc, #452]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b0b0:	801a      	strh	r2, [r3, #0]
 800b0b2:	e002      	b.n	800b0ba <SDOS_SdoInfoInd+0x14e>
                    }
                    else
                    {
                        nSdoInfoFragmentsLeft = 0;
 800b0b4:	4b6f      	ldr	r3, [pc, #444]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	801a      	strh	r2, [r3, #0]
                    }
                }

                /* get the next part of the requested object list */
                size = OBJ_GetObjectList(listType, &index, size, pData,&abort);
 800b0ba:	7dfb      	ldrb	r3, [r7, #23]
 800b0bc:	b298      	uxth	r0, r3
 800b0be:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b0c0:	f107 010c 	add.w	r1, r7, #12
 800b0c4:	f107 030f 	add.w	r3, r7, #15
 800b0c8:	9300      	str	r3, [sp, #0]
 800b0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0cc:	f7fd fe98 	bl	8008e00 <OBJ_GetObjectList>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	85bb      	strh	r3, [r7, #44]	; 0x2c

                /* store index for next fragment */
                nSdoInfoIndex = index;
 800b0d4:	89ba      	ldrh	r2, [r7, #12]
 800b0d6:	4b69      	ldr	r3, [pc, #420]	; (800b27c <SDOS_SdoInfoInd+0x310>)
 800b0d8:	801a      	strh	r2, [r3, #0]
                /* size contains before the instruction the size still available in the mailbox buffer
                    and shall contain the size of the mailbox response data after the next instruction */
                {
                    size = u16SendMbxSize - size - MBX_HEADER_SIZE;
 800b0da:	4b67      	ldr	r3, [pc, #412]	; (800b278 <SDOS_SdoInfoInd+0x30c>)
 800b0dc:	881a      	ldrh	r2, [r3, #0]
 800b0de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b0e0:	1ad3      	subs	r3, r2, r3
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	3b06      	subs	r3, #6
 800b0e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
                }
            }

            /* size of the mailbox response data */
            pSdoInfoInd->MbxHeader.Length    = size;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b0ec:	801a      	strh	r2, [r3, #0]

            if(abort == 0)
 800b0ee:	7bfb      	ldrb	r3, [r7, #15]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	f040 80f7 	bne.w	800b2e4 <SDOS_SdoInfoInd+0x378>
            {
             pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	891b      	ldrh	r3, [r3, #8]
 800b0fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b0fe:	b29a      	uxth	r2, r3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	811a      	strh	r2, [r3, #8]
             pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_OBJDICTIONARYLIST_S << INFOHEAD_OPCODE_SHIFT);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	891b      	ldrh	r3, [r3, #8]
 800b108:	f043 0302 	orr.w	r3, r3, #2
 800b10c:	b29a      	uxth	r2, r3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	811a      	strh	r2, [r3, #8]
                /* number of fragments still has to be sent */
                pSdoInfoInd->SdoHeader.FragmentsLeft             = SWAPWORD(nSdoInfoFragmentsLeft);
 800b112:	4b58      	ldr	r3, [pc, #352]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b114:	881a      	ldrh	r2, [r3, #0]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	815a      	strh	r2, [r3, #10]

                if (nSdoInfoFragmentsLeft)
 800b11a:	4b56      	ldr	r3, [pc, #344]	; (800b274 <SDOS_SdoInfoInd+0x308>)
 800b11c:	881b      	ldrh	r3, [r3, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	f000 80e0 	beq.w	800b2e4 <SDOS_SdoInfoInd+0x378>
                {
                    /* there still are fragments to be sent,
                       the InComplete flag in the SDO Information response has to be sent */
                    pSdoInfoInd->SdoHeader.InfoHead &= ~ INFOHEADER_INCOMPLETE_MASK;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	891b      	ldrh	r3, [r3, #8]
 800b128:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b12c:	b29a      	uxth	r2, r3
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	811a      	strh	r2, [r3, #8]
                    pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) (SDOINFOSERVICE_INCOMPLETE << INFOHEAD_OPCODE_SHIFT);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	891b      	ldrh	r3, [r3, #8]
 800b136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b13a:	b29a      	uxth	r2, r3
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	811a      	strh	r2, [r3, #8]
                    /* the FRAGMENTS_FOLLOW flag has to be set for the function MBX_MailboxSendReq to
                       indicate the mailbox handler that still fragments has to be sent so that this
                        function shall be called again from COE_ContinueInd when the actual mailbox buffer
                        was sent */
                    flags = FRAGMENTS_FOLLOW | COE_SERVICE;
 800b140:	2382      	movs	r3, #130	; 0x82
 800b142:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                }
            }
        }
        break;
 800b146:	e0cd      	b.n	800b2e4 <SDOS_SdoInfoInd+0x378>

    case SDOINFOSERVICE_OBJDESCRIPTION_Q:
    case SDOINFOSERVICE_ENTRYDESCRIPTION_Q:
        /* get the requested index */
        index = SWAPWORD(pSdoInfoInd->SdoHeader.Data.Obj.Index);
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	899b      	ldrh	r3, [r3, #12]
 800b14c:	81bb      	strh	r3, [r7, #12]
        if(index < 0x1000)
 800b14e:	89bb      	ldrh	r3, [r7, #12]
 800b150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b154:	d202      	bcs.n	800b15c <SDOS_SdoInfoInd+0x1f0>
        {
            /*SDO Info access is only allowed for objects >= 0x1000*/
            abort = ABORTIDX_UNSUPPORTED_ACCESS;
 800b156:	2305      	movs	r3, #5
 800b158:	73fb      	strb	r3, [r7, #15]
                }
            }
            else
                abort = ABORTIDX_OBJECT_NOT_EXISTING;
        }
        break;
 800b15a:	e0c5      	b.n	800b2e8 <SDOS_SdoInfoInd+0x37c>
            pObjEntry = OBJ_GetObjectHandle( index );
 800b15c:	89bb      	ldrh	r3, [r7, #12]
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fd fd14 	bl	8008b8c <OBJ_GetObjectHandle>
 800b164:	61f8      	str	r0, [r7, #28]
            if ( pObjEntry )
 800b166:	69fb      	ldr	r3, [r7, #28]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	f000 80b5 	beq.w	800b2d8 <SDOS_SdoInfoInd+0x36c>
                UINT16 size = 0;
 800b16e:	2300      	movs	r3, #0
 800b170:	847b      	strh	r3, [r7, #34]	; 0x22
                if ( opCode == SDOINFOSERVICE_OBJDESCRIPTION_Q )
 800b172:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800b176:	2b03      	cmp	r3, #3
 800b178:	d126      	bne.n	800b1c8 <SDOS_SdoInfoInd+0x25c>
                    OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Obj.Res, OBJ_GetObjDesc(pObjEntry), SDO_INFO_OBJ_DESC_SIZE);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f103 040e 	add.w	r4, r3, #14
 800b180:	69f8      	ldr	r0, [r7, #28]
 800b182:	f7fd ff77 	bl	8009074 <OBJ_GetObjDesc>
 800b186:	4603      	mov	r3, r0
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	6023      	str	r3, [r4, #0]
                    size = OBJ_GetDesc(index, 0, pObjEntry, NULL) + SIZEOF_SDOINFOOBJSTRUCT;
 800b18c:	89b8      	ldrh	r0, [r7, #12]
 800b18e:	2300      	movs	r3, #0
 800b190:	69fa      	ldr	r2, [r7, #28]
 800b192:	2100      	movs	r1, #0
 800b194:	f7fd feb0 	bl	8008ef8 <OBJ_GetDesc>
 800b198:	4603      	mov	r3, r0
 800b19a:	330c      	adds	r3, #12
 800b19c:	847b      	strh	r3, [r7, #34]	; 0x22
                    if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 800b19e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b1a0:	4b35      	ldr	r3, [pc, #212]	; (800b278 <SDOS_SdoInfoInd+0x30c>)
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	3b06      	subs	r3, #6
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d902      	bls.n	800b1b0 <SDOS_SdoInfoInd+0x244>
                        size = SIZEOF_SDOINFOOBJSTRUCT;
 800b1aa:	230c      	movs	r3, #12
 800b1ac:	847b      	strh	r3, [r7, #34]	; 0x22
 800b1ae:	e077      	b.n	800b2a0 <SDOS_SdoInfoInd+0x334>
                        size = OBJ_GetDesc(index, 0, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Obj.Res)[1])) + SIZEOF_SDOINFOOBJSTRUCT;
 800b1b0:	89b8      	ldrh	r0, [r7, #12]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	330e      	adds	r3, #14
 800b1b6:	3304      	adds	r3, #4
 800b1b8:	69fa      	ldr	r2, [r7, #28]
 800b1ba:	2100      	movs	r1, #0
 800b1bc:	f7fd fe9c 	bl	8008ef8 <OBJ_GetDesc>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	330c      	adds	r3, #12
 800b1c4:	847b      	strh	r3, [r7, #34]	; 0x22
 800b1c6:	e06b      	b.n	800b2a0 <SDOS_SdoInfoInd+0x334>
                    UINT8 subindex = (UINT8) ((pSdoInfoInd->SdoHeader.Data.Entry.Info & ENTRY_MASK_SUBINDEX) >> ENTRY_SUBINDEX_SHIFT);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	89db      	ldrh	r3, [r3, #14]
 800b1cc:	76fb      	strb	r3, [r7, #27]
                    UINT8 maxSubindex = (OBJ_GetObjDesc(pObjEntry)->ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 800b1ce:	69f8      	ldr	r0, [r7, #28]
 800b1d0:	f7fd ff50 	bl	8009074 <OBJ_GetObjDesc>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	885b      	ldrh	r3, [r3, #2]
 800b1d8:	76bb      	strb	r3, [r7, #26]
                    if ( subindex <= maxSubindex )
 800b1da:	7efa      	ldrb	r2, [r7, #27]
 800b1dc:	7ebb      	ldrb	r3, [r7, #26]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d85c      	bhi.n	800b29c <SDOS_SdoInfoInd+0x330>
                        OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Entry.Res, OBJ_GetEntryDesc(pObjEntry, subindex), SIZEOF(TSDOINFOENTRYDESC));
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f103 0410 	add.w	r4, r3, #16
 800b1e8:	7efb      	ldrb	r3, [r7, #27]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	69f8      	ldr	r0, [r7, #28]
 800b1ee:	f7fd ff15 	bl	800901c <OBJ_GetEntryDesc>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2206      	movs	r2, #6
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f000 fc2d 	bl	800ba58 <memcpy>
                        pSdoInfoInd->SdoHeader.Data.Entry.Info &= ~ENTRY_MASK_VALUEINFO;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	89db      	ldrh	r3, [r3, #14]
 800b202:	b2db      	uxtb	r3, r3
 800b204:	b29a      	uxth	r2, r3
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	81da      	strh	r2, [r3, #14]
                        ObjectFlags = OBJ_GetObjDesc(pObjEntry)->ObjFlags;
 800b20a:	69f8      	ldr	r0, [r7, #28]
 800b20c:	f7fd ff32 	bl	8009074 <OBJ_GetObjDesc>
 800b210:	4603      	mov	r3, r0
 800b212:	885b      	ldrh	r3, [r3, #2]
 800b214:	833b      	strh	r3, [r7, #24]
                        ObjectFlags = (ObjectFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 800b216:	8b3b      	ldrh	r3, [r7, #24]
 800b218:	121b      	asrs	r3, r3, #8
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	f003 030f 	and.w	r3, r3, #15
 800b220:	833b      	strh	r3, [r7, #24]
                        if(((ObjectFlags == OBJCODE_ARR) || (ObjectFlags == OBJCODE_REC)) && (subindex == 0) )
 800b222:	8b3b      	ldrh	r3, [r7, #24]
 800b224:	2b08      	cmp	r3, #8
 800b226:	d002      	beq.n	800b22e <SDOS_SdoInfoInd+0x2c2>
 800b228:	8b3b      	ldrh	r3, [r7, #24]
 800b22a:	2b09      	cmp	r3, #9
 800b22c:	d10d      	bne.n	800b24a <SDOS_SdoInfoInd+0x2de>
 800b22e:	7efb      	ldrb	r3, [r7, #27]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10a      	bne.n	800b24a <SDOS_SdoInfoInd+0x2de>
                            OBJTOMBXSTRCPY( ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1]), aSubindexDesc, SIZEOF(aSubindexDesc) );
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	3310      	adds	r3, #16
 800b238:	3306      	adds	r3, #6
 800b23a:	220d      	movs	r2, #13
 800b23c:	4910      	ldr	r1, [pc, #64]	; (800b280 <SDOS_SdoInfoInd+0x314>)
 800b23e:	4618      	mov	r0, r3
 800b240:	f000 fc0a 	bl	800ba58 <memcpy>
                            size = 12 + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY); // 12: Length of "SubIndex 000"
 800b244:	231c      	movs	r3, #28
 800b246:	847b      	strh	r3, [r7, #34]	; 0x22
 800b248:	e02a      	b.n	800b2a0 <SDOS_SdoInfoInd+0x334>
                            size = OBJ_GetDesc(index, subindex, pObjEntry, NULL) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800b24a:	89b8      	ldrh	r0, [r7, #12]
 800b24c:	7ef9      	ldrb	r1, [r7, #27]
 800b24e:	2300      	movs	r3, #0
 800b250:	69fa      	ldr	r2, [r7, #28]
 800b252:	f7fd fe51 	bl	8008ef8 <OBJ_GetDesc>
 800b256:	4603      	mov	r3, r0
 800b258:	3310      	adds	r3, #16
 800b25a:	847b      	strh	r3, [r7, #34]	; 0x22
                            if ( size > (u16SendMbxSize - MBX_HEADER_SIZE) )
 800b25c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b25e:	4b06      	ldr	r3, [pc, #24]	; (800b278 <SDOS_SdoInfoInd+0x30c>)
 800b260:	881b      	ldrh	r3, [r3, #0]
 800b262:	3b06      	subs	r3, #6
 800b264:	429a      	cmp	r2, r3
 800b266:	d90d      	bls.n	800b284 <SDOS_SdoInfoInd+0x318>
                                size =  SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800b268:	2310      	movs	r3, #16
 800b26a:	847b      	strh	r3, [r7, #34]	; 0x22
 800b26c:	e018      	b.n	800b2a0 <SDOS_SdoInfoInd+0x334>
 800b26e:	bf00      	nop
 800b270:	20000fb4 	.word	0x20000fb4
 800b274:	20000fa0 	.word	0x20000fa0
 800b278:	20000ed4 	.word	0x20000ed4
 800b27c:	20000f80 	.word	0x20000f80
 800b280:	20000538 	.word	0x20000538
                                size = OBJ_GetDesc(index, subindex, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1])) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 800b284:	89b8      	ldrh	r0, [r7, #12]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	3310      	adds	r3, #16
 800b28a:	3306      	adds	r3, #6
 800b28c:	7ef9      	ldrb	r1, [r7, #27]
 800b28e:	69fa      	ldr	r2, [r7, #28]
 800b290:	f7fd fe32 	bl	8008ef8 <OBJ_GetDesc>
 800b294:	4603      	mov	r3, r0
 800b296:	3310      	adds	r3, #16
 800b298:	847b      	strh	r3, [r7, #34]	; 0x22
 800b29a:	e001      	b.n	800b2a0 <SDOS_SdoInfoInd+0x334>
                        abort = ABORTIDX_SUBINDEX_NOT_EXISTING;
 800b29c:	2311      	movs	r3, #17
 800b29e:	73fb      	strb	r3, [r7, #15]
                if ( abort == 0 )
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d120      	bne.n	800b2e8 <SDOS_SdoInfoInd+0x37c>
                        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	815a      	strh	r2, [r3, #10]
                        pSdoInfoInd->MbxHeader.Length = size;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b2b0:	801a      	strh	r2, [r3, #0]
                        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	891b      	ldrh	r3, [r3, #8]
 800b2b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b2ba:	b29a      	uxth	r2, r3
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	811a      	strh	r2, [r3, #8]
                        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)((opCode + 1) << INFOHEAD_OPCODE_SHIFT);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	891a      	ldrh	r2, [r3, #8]
 800b2c4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	b29b      	uxth	r3, r3
 800b2ce:	4313      	orrs	r3, r2
 800b2d0:	b29a      	uxth	r2, r3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	811a      	strh	r2, [r3, #8]
        break;
 800b2d6:	e007      	b.n	800b2e8 <SDOS_SdoInfoInd+0x37c>
                abort = ABORTIDX_OBJECT_NOT_EXISTING;
 800b2d8:	2308      	movs	r3, #8
 800b2da:	73fb      	strb	r3, [r7, #15]
        break;
 800b2dc:	e004      	b.n	800b2e8 <SDOS_SdoInfoInd+0x37c>
    default:
        abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 800b2de:	2303      	movs	r3, #3
 800b2e0:	73fb      	strb	r3, [r7, #15]
 800b2e2:	e002      	b.n	800b2ea <SDOS_SdoInfoInd+0x37e>
        break;
 800b2e4:	bf00      	nop
 800b2e6:	e000      	b.n	800b2ea <SDOS_SdoInfoInd+0x37e>
        break;
 800b2e8:	bf00      	nop
    }

    if ( abort )
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d01d      	beq.n	800b32c <SDOS_SdoInfoInd+0x3c0>
    {
        /* send a SDO Information Error response */
        pSdoInfoInd->MbxHeader.Length = SIZEOF_SDOINFOERRORSTRUCT;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	220a      	movs	r2, #10
 800b2f4:	801a      	strh	r2, [r3, #0]

        pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	891b      	ldrh	r3, [r3, #8]
 800b2fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b2fe:	b29a      	uxth	r2, r3
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	811a      	strh	r2, [r3, #8]
        pSdoInfoInd->SdoHeader.InfoHead |= (UINT16) ((SDOINFOSERVICE_ERROR_Q) << INFOHEAD_OPCODE_SHIFT);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	891b      	ldrh	r3, [r3, #8]
 800b308:	f043 0307 	orr.w	r3, r3, #7
 800b30c:	b29a      	uxth	r2, r3
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	811a      	strh	r2, [r3, #8]

        pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	815a      	strh	r2, [r3, #10]
        pSdoInfoInd->SdoHeader.Data.Error.ErrorCode = SWAPDWORD(cAbortCode[abort]);
 800b318:	7bfb      	ldrb	r3, [r7, #15]
 800b31a:	461a      	mov	r2, r3
 800b31c:	4b0c      	ldr	r3, [pc, #48]	; (800b350 <SDOS_SdoInfoInd+0x3e4>)
 800b31e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	60da      	str	r2, [r3, #12]

        nSdoInfoFragmentsLeft = 0;
 800b326:	4b0b      	ldr	r3, [pc, #44]	; (800b354 <SDOS_SdoInfoInd+0x3e8>)
 800b328:	2200      	movs	r2, #0
 800b32a:	801a      	strh	r2, [r3, #0]
    }

    if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoInfoInd, flags) != 0)
 800b32c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b330:	4619      	mov	r1, r3
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f7fd fa56 	bl	80087e4 <MBX_MailboxSendReq>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d002      	beq.n	800b344 <SDOS_SdoInfoInd+0x3d8>
    {
        /* if the mailbox response could not be sent (or stored), the response will be
           stored in the variable pCoeSendStored and will be sent automatically
            from the mailbox handler (COE_ContinueInd) when the send mailbox will be read
            the next time from the master */
        pCoeSendStored = (TMBX MBXMEM *) pSdoInfoInd;
 800b33e:	4a06      	ldr	r2, [pc, #24]	; (800b358 <SDOS_SdoInfoInd+0x3ec>)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6013      	str	r3, [r2, #0]
    }

    return 0;
 800b344:	2300      	movs	r3, #0
}
 800b346:	4618      	mov	r0, r3
 800b348:	3734      	adds	r7, #52	; 0x34
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd90      	pop	{r4, r7, pc}
 800b34e:	bf00      	nop
 800b350:	0800c618 	.word	0x0800c618
 800b354:	20000fa0 	.word	0x20000fa0
 800b358:	20000c10 	.word	0x20000c10

0800b35c <MainCpp>:
extern ADC_HandleTypeDef hadc1;
extern ADC_HandleTypeDef hadc2;
extern DAC_HandleTypeDef hdac;

void MainCpp()
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af02      	add	r7, sp, #8


	HAL_TIM_Base_Start_IT(&htim2);
 800b362:	4811      	ldr	r0, [pc, #68]	; (800b3a8 <MainCpp+0x4c>)
 800b364:	f7f9 f814 	bl	8004390 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1Data, 1);
 800b368:	2201      	movs	r2, #1
 800b36a:	4910      	ldr	r1, [pc, #64]	; (800b3ac <MainCpp+0x50>)
 800b36c:	4810      	ldr	r0, [pc, #64]	; (800b3b0 <MainCpp+0x54>)
 800b36e:	f7f6 fa03 	bl	8001778 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc2Data, 1);
 800b372:	2201      	movs	r2, #1
 800b374:	490f      	ldr	r1, [pc, #60]	; (800b3b4 <MainCpp+0x58>)
 800b376:	4810      	ldr	r0, [pc, #64]	; (800b3b8 <MainCpp+0x5c>)
 800b378:	f7f6 f9fe 	bl	8001778 <HAL_ADC_Start_DMA>

	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, &dacData[0], 1, DAC_ALIGN_12B_R);
 800b37c:	2300      	movs	r3, #0
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	2301      	movs	r3, #1
 800b382:	4a0e      	ldr	r2, [pc, #56]	; (800b3bc <MainCpp+0x60>)
 800b384:	2100      	movs	r1, #0
 800b386:	480e      	ldr	r0, [pc, #56]	; (800b3c0 <MainCpp+0x64>)
 800b388:	f7f6 fff4 	bl	8002374 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, &dacData[1], 1, DAC_ALIGN_12B_R);
 800b38c:	2300      	movs	r3, #0
 800b38e:	9300      	str	r3, [sp, #0]
 800b390:	2301      	movs	r3, #1
 800b392:	4a0c      	ldr	r2, [pc, #48]	; (800b3c4 <MainCpp+0x68>)
 800b394:	2110      	movs	r1, #16
 800b396:	480a      	ldr	r0, [pc, #40]	; (800b3c0 <MainCpp+0x64>)
 800b398:	f7f6 ffec 	bl	8002374 <HAL_DAC_Start_DMA>

	MainEtherCAT();
 800b39c:	f7fa f80a 	bl	80053b4 <MainEtherCAT>

//		msDelay(1);
//	}


}
 800b3a0:	bf00      	nop
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	200009e8 	.word	0x200009e8
 800b3ac:	200005e4 	.word	0x200005e4
 800b3b0:	20000890 	.word	0x20000890
 800b3b4:	200005e8 	.word	0x200005e8
 800b3b8:	20000794 	.word	0x20000794
 800b3bc:	20000548 	.word	0x20000548
 800b3c0:	2000091c 	.word	0x2000091c
 800b3c4:	2000054c 	.word	0x2000054c

0800b3c8 <_ZN4Port7SPICommC1EP19__SPI_HandleTypeDef>:

	// *-----* SPI *-----* //

	class SPIComm{
		public:
			SPIComm(SPI_HandleTypeDef *hspi):hspi_(hspi){}
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	683a      	ldr	r2, [r7, #0]
 800b3d6:	601a      	str	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2264      	movs	r2, #100	; 0x64
 800b3dc:	605a      	str	r2, [r3, #4]
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr

0800b3ec <_ZN4Port7SPICommD1Ev>:
			~SPIComm(){}
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	370c      	adds	r7, #12
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>:

	// *-----* GPIO *-----* //
	class GPIO
	{
		public:
			GPIO(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin):GPIOx_(GPIOx),GPIO_Pin_(GPIO_Pin){}
 800b402:	b480      	push	{r7}
 800b404:	b085      	sub	sp, #20
 800b406:	af00      	add	r7, sp, #0
 800b408:	60f8      	str	r0, [r7, #12]
 800b40a:	60b9      	str	r1, [r7, #8]
 800b40c:	4613      	mov	r3, r2
 800b40e:	80fb      	strh	r3, [r7, #6]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	68ba      	ldr	r2, [r7, #8]
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	88fa      	ldrh	r2, [r7, #6]
 800b41a:	809a      	strh	r2, [r3, #4]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	4618      	mov	r0, r3
 800b420:	3714      	adds	r7, #20
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr

0800b42a <_ZN4Port4GPIOD1Ev>:
			~GPIO(){}
 800b42a:	b480      	push	{r7}
 800b42c:	b083      	sub	sp, #12
 800b42e:	af00      	add	r7, sp, #0
 800b430:	6078      	str	r0, [r7, #4]
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4618      	mov	r0, r3
 800b436:	370c      	adds	r7, #12
 800b438:	46bd      	mov	sp, r7
 800b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43e:	4770      	bx	lr

0800b440 <_ZN4Port4EXITC1EP12GPIO_TypeDeft9IRQn_Type>:
	};

	class EXIT:public GPIO
	{
		public:
			EXIT(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, IRQn_Type EXTIx_IRQn)
 800b440:	b580      	push	{r7, lr}
 800b442:	b084      	sub	sp, #16
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	4611      	mov	r1, r2
 800b44c:	461a      	mov	r2, r3
 800b44e:	460b      	mov	r3, r1
 800b450:	80fb      	strh	r3, [r7, #6]
 800b452:	4613      	mov	r3, r2
 800b454:	717b      	strb	r3, [r7, #5]
			:GPIO::GPIO(GPIOx,GPIO_Pin),EXTIx_IRQn_(EXTIx_IRQn){}
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	88fa      	ldrh	r2, [r7, #6]
 800b45a:	68b9      	ldr	r1, [r7, #8]
 800b45c:	4618      	mov	r0, r3
 800b45e:	f7ff ffd0 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	797a      	ldrb	r2, [r7, #5]
 800b466:	719a      	strb	r2, [r3, #6]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	4618      	mov	r0, r3
 800b46c:	3710      	adds	r7, #16
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <_ZN4Port4EXITD1Ev>:
			~EXIT(){}
 800b472:	b580      	push	{r7, lr}
 800b474:	b082      	sub	sp, #8
 800b476:	af00      	add	r7, sp, #0
 800b478:	6078      	str	r0, [r7, #4]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4618      	mov	r0, r3
 800b47e:	f7ff ffd4 	bl	800b42a <_ZN4Port4GPIOD1Ev>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	4618      	mov	r0, r3
 800b486:	3708      	adds	r7, #8
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <_ZN4Port2CSC1EP12GPIO_TypeDefth>:
	};

	class CS:GPIO
	{
		public:
			CS(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,uint8_t polarity):GPIO(GPIOx,GPIO_Pin),polarity_(polarity){}
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	4611      	mov	r1, r2
 800b498:	461a      	mov	r2, r3
 800b49a:	460b      	mov	r3, r1
 800b49c:	80fb      	strh	r3, [r7, #6]
 800b49e:	4613      	mov	r3, r2
 800b4a0:	717b      	strb	r3, [r7, #5]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	88fa      	ldrh	r2, [r7, #6]
 800b4a6:	68b9      	ldr	r1, [r7, #8]
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f7ff ffaa 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	797a      	ldrb	r2, [r7, #5]
 800b4b2:	719a      	strb	r2, [r3, #6]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3710      	adds	r7, #16
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}

0800b4be <_ZN4Port2CSD1Ev>:
			~CS(){}
 800b4be:	b580      	push	{r7, lr}
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f7ff ffae 	bl	800b42a <_ZN4Port4GPIOD1Ev>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3708      	adds	r7, #8
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <_ZN4Port7UartComC1EP20__UART_HandleTypeDefmmmm>:
	#define TX_CQUEUE_BUFFER_LENGTH 64

	class UartCom
	{
		public:
			UartCom(UART_HandleTypeDef *huart,
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b084      	sub	sp, #16
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	60f8      	str	r0, [r7, #12]
 800b4e0:	60b9      	str	r1, [r7, #8]
 800b4e2:	607a      	str	r2, [r7, #4]
 800b4e4:	603b      	str	r3, [r7, #0]
		)
			:huart_(huart),
			 txBufLen_(txBufLen),
			 rxBufLen_(rxBufLen),
			 txCQueue_(txCQueueBufLen),
			 rxCQueue_(rxCQueueBufLen)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	68ba      	ldr	r2, [r7, #8]
 800b4ea:	601a      	str	r2, [r3, #0]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	687a      	ldr	r2, [r7, #4]
 800b4f0:	605a      	str	r2, [r3, #4]
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	683a      	ldr	r2, [r7, #0]
 800b4f6:	609a      	str	r2, [r3, #8]
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	3314      	adds	r3, #20
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	69b9      	ldr	r1, [r7, #24]
 800b500:	4618      	mov	r0, r3
 800b502:	f000 f9d1 	bl	800b8a8 <_ZN8CQueueNS6CQueueC1EmPh>
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3330      	adds	r3, #48	; 0x30
 800b50a:	2200      	movs	r2, #0
 800b50c:	69f9      	ldr	r1, [r7, #28]
 800b50e:	4618      	mov	r0, r3
 800b510:	f000 f9ca 	bl	800b8a8 <_ZN8CQueueNS6CQueueC1EmPh>
			{
				pTxBuf_ 		= new uint8_t [txBufLen_];
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	4618      	mov	r0, r3
 800b51a:	f000 fa3d 	bl	800b998 <_Znaj>
 800b51e:	4603      	mov	r3, r0
 800b520:	461a      	mov	r2, r3
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	60da      	str	r2, [r3, #12]
				pRxBuf_ 		= new uint8_t [rxBufLen_];
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	4618      	mov	r0, r3
 800b52c:	f000 fa34 	bl	800b998 <_Znaj>
 800b530:	4603      	mov	r3, r0
 800b532:	461a      	mov	r2, r3
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	611a      	str	r2, [r3, #16]

			}
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	4618      	mov	r0, r3
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <_ZN4Port7UartComD1Ev>:
			~UartCom()
 800b542:	b580      	push	{r7, lr}
 800b544:	b082      	sub	sp, #8
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
			{
				delete [] pTxBuf_;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d004      	beq.n	800b55c <_ZN4Port7UartComD1Ev+0x1a>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	68db      	ldr	r3, [r3, #12]
 800b556:	4618      	mov	r0, r3
 800b558:	f000 fa1c 	bl	800b994 <_ZdaPv>
				delete [] pRxBuf_;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	691b      	ldr	r3, [r3, #16]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d004      	beq.n	800b56e <_ZN4Port7UartComD1Ev+0x2c>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	691b      	ldr	r3, [r3, #16]
 800b568:	4618      	mov	r0, r3
 800b56a:	f000 fa13 	bl	800b994 <_ZdaPv>
			{
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	3330      	adds	r3, #48	; 0x30
 800b572:	4618      	mov	r0, r3
 800b574:	f000 f9e0 	bl	800b938 <_ZN8CQueueNS6CQueueD1Ev>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	3314      	adds	r3, #20
 800b57c:	4618      	mov	r0, r3
 800b57e:	f000 f9db 	bl	800b938 <_ZN8CQueueNS6CQueueD1Ev>
			}
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	4618      	mov	r0, r3
 800b586:	3708      	adds	r7, #8
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <_ZN4Port7CANCommC1EP19__CAN_HandleTypeDefm>:
	 * PB8,  PB9 	---> 	CAN1, FIFO1
	 */
	class CANComm
	{
		public:
			CANComm(CAN_HandleTypeDef *hcan, uint32_t rxFifo):hcan_(hcan),rxFifo_(rxFifo){}
 800b58c:	b480      	push	{r7}
 800b58e:	b085      	sub	sp, #20
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	607a      	str	r2, [r7, #4]
 800b598:	4a07      	ldr	r2, [pc, #28]	; (800b5b8 <_ZN4Port7CANCommC1EP19__CAN_HandleTypeDefm+0x2c>)
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	601a      	str	r2, [r3, #0]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	639a      	str	r2, [r3, #56]	; 0x38
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	63da      	str	r2, [r3, #60]	; 0x3c
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3714      	adds	r7, #20
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b6:	4770      	bx	lr
 800b5b8:	0800c698 	.word	0x0800c698

0800b5bc <_ZN4Port7CANCommD1Ev>:
			virtual ~CANComm(){}
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	4a04      	ldr	r2, [pc, #16]	; (800b5d8 <_ZN4Port7CANCommD1Ev+0x1c>)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	601a      	str	r2, [r3, #0]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	0800c698 	.word	0x0800c698

0800b5dc <_ZN4Port7CANCommD0Ev>:
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b082      	sub	sp, #8
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f7ff ffe9 	bl	800b5bc <_ZN4Port7CANCommD1Ev>
 800b5ea:	2140      	movs	r1, #64	; 0x40
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f000 f9cf 	bl	800b990 <_ZdlPvj>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3708      	adds	r7, #8
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <_Z41__static_initialization_and_destruction_0ii>:
Port::GPIO			in2_gpio(H_GPIOx_IN2, H_GPIO_PIN_IN2);
Port::GPIO			in3_gpio(H_GPIOx_IN3, H_GPIO_PIN_IN3);
Port::GPIO			in4_gpio(H_GPIOx_IN4, H_GPIO_PIN_IN4);
Port::GPIO			in5_gpio(H_GPIOx_IN5, H_GPIO_PIN_IN5);
Port::GPIO			in6_gpio(H_GPIOx_IN6, H_GPIO_PIN_IN6);
Port::GPIO			in7_gpio(H_GPIOx_IN7, H_GPIO_PIN_IN7);
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b084      	sub	sp, #16
 800b600:	af02      	add	r7, sp, #8
 800b602:	6078      	str	r0, [r7, #4]
 800b604:	6039      	str	r1, [r7, #0]
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2b01      	cmp	r3, #1
 800b60a:	f040 8098 	bne.w	800b73e <_Z41__static_initialization_and_destruction_0ii+0x142>
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b614:	4293      	cmp	r3, r2
 800b616:	f040 8092 	bne.w	800b73e <_Z41__static_initialization_and_destruction_0ii+0x142>
Port::UartCom		uart2rs485(H_UART_RS485);
 800b61a:	2340      	movs	r3, #64	; 0x40
 800b61c:	9301      	str	r3, [sp, #4]
 800b61e:	2340      	movs	r3, #64	; 0x40
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	2311      	movs	r3, #17
 800b624:	2211      	movs	r2, #17
 800b626:	4971      	ldr	r1, [pc, #452]	; (800b7ec <_Z41__static_initialization_and_destruction_0ii+0x1f0>)
 800b628:	4871      	ldr	r0, [pc, #452]	; (800b7f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 800b62a:	f7ff ff55 	bl	800b4d8 <_ZN4Port7UartComC1EP20__UART_HandleTypeDefmmmm>
Port::GPIO			rs485_dir_gpio(H_GPIOx_RS485_DIR, H_GPIO_PIN_RS485_DIR);
 800b62e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b632:	4970      	ldr	r1, [pc, #448]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b634:	4870      	ldr	r0, [pc, #448]	; (800b7f8 <_Z41__static_initialization_and_destruction_0ii+0x1fc>)
 800b636:	f7ff fee4 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::SPIComm		et1100_spi(H_SPI_ET1100);
 800b63a:	4970      	ldr	r1, [pc, #448]	; (800b7fc <_Z41__static_initialization_and_destruction_0ii+0x200>)
 800b63c:	4870      	ldr	r0, [pc, #448]	; (800b800 <_Z41__static_initialization_and_destruction_0ii+0x204>)
 800b63e:	f7ff fec3 	bl	800b3c8 <_ZN4Port7SPICommC1EP19__SPI_HandleTypeDef>
Port::CS			et1100_cs(H_GPIOx_ET1100_SPI_NSS, H_GPIO_PIN_ET1100_SPI_NSS, 0);
 800b642:	2300      	movs	r3, #0
 800b644:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b648:	496e      	ldr	r1, [pc, #440]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b64a:	486f      	ldr	r0, [pc, #444]	; (800b808 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 800b64c:	f7ff ff1e 	bl	800b48c <_ZN4Port2CSC1EP12GPIO_TypeDefth>
Port::EXIT			sync0_exitGpio(H_GPIOx_SYNC0, H_GPIO_PIN_SYNC0, EXTI0_IRQn);
 800b650:	2306      	movs	r3, #6
 800b652:	2201      	movs	r2, #1
 800b654:	496d      	ldr	r1, [pc, #436]	; (800b80c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 800b656:	486e      	ldr	r0, [pc, #440]	; (800b810 <_Z41__static_initialization_and_destruction_0ii+0x214>)
 800b658:	f7ff fef2 	bl	800b440 <_ZN4Port4EXITC1EP12GPIO_TypeDeft9IRQn_Type>
Port::EXIT			sync1_exitGpio(H_GPIOx_SYNC1, H_GPIO_PIN_SYNC1, EXTI1_IRQn);
 800b65c:	2307      	movs	r3, #7
 800b65e:	2202      	movs	r2, #2
 800b660:	496a      	ldr	r1, [pc, #424]	; (800b80c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 800b662:	486c      	ldr	r0, [pc, #432]	; (800b814 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 800b664:	f7ff feec 	bl	800b440 <_ZN4Port4EXITC1EP12GPIO_TypeDeft9IRQn_Type>
Port::EXIT			spi2_irq(H_GPIOx_SPI2_IRQ, H_GPIO_PIN_SPI2_IRQ, EXTI9_5_IRQn);
 800b668:	2317      	movs	r3, #23
 800b66a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b66e:	4967      	ldr	r1, [pc, #412]	; (800b80c <_Z41__static_initialization_and_destruction_0ii+0x210>)
 800b670:	4869      	ldr	r0, [pc, #420]	; (800b818 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 800b672:	f7ff fee5 	bl	800b440 <_ZN4Port4EXITC1EP12GPIO_TypeDeft9IRQn_Type>
Port::GPIO			eeprom_loaded_gpio(H_GPIOx_EEPROM_LOADED, H_GPIO_PIN_EEPROM_LOADED);
 800b676:	2204      	movs	r2, #4
 800b678:	4968      	ldr	r1, [pc, #416]	; (800b81c <_Z41__static_initialization_and_destruction_0ii+0x220>)
 800b67a:	4869      	ldr	r0, [pc, #420]	; (800b820 <_Z41__static_initialization_and_destruction_0ii+0x224>)
 800b67c:	f7ff fec1 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led0_gpio(H_GPIOx_LED0, H_GPIO_PIN_LED0);
 800b680:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b684:	495f      	ldr	r1, [pc, #380]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b686:	4867      	ldr	r0, [pc, #412]	; (800b824 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 800b688:	f7ff febb 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led1_gpio(H_GPIOx_LED1, H_GPIO_PIN_LED1);
 800b68c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b690:	495c      	ldr	r1, [pc, #368]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b692:	4865      	ldr	r0, [pc, #404]	; (800b828 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 800b694:	f7ff feb5 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led2_gpio(H_GPIOx_LED2, H_GPIO_PIN_LED2);
 800b698:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b69c:	4959      	ldr	r1, [pc, #356]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b69e:	4863      	ldr	r0, [pc, #396]	; (800b82c <_Z41__static_initialization_and_destruction_0ii+0x230>)
 800b6a0:	f7ff feaf 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led3_gpio(H_GPIOx_LED3, H_GPIO_PIN_LED3);
 800b6a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b6a8:	4956      	ldr	r1, [pc, #344]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b6aa:	4861      	ldr	r0, [pc, #388]	; (800b830 <_Z41__static_initialization_and_destruction_0ii+0x234>)
 800b6ac:	f7ff fea9 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led4_gpio(H_GPIOx_LED4, H_GPIO_PIN_LED4);
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	4954      	ldr	r1, [pc, #336]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b6b4:	485f      	ldr	r0, [pc, #380]	; (800b834 <_Z41__static_initialization_and_destruction_0ii+0x238>)
 800b6b6:	f7ff fea4 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led5_gpio(H_GPIOx_LED5, H_GPIO_PIN_LED5);
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	4951      	ldr	r1, [pc, #324]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b6be:	485e      	ldr	r0, [pc, #376]	; (800b838 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 800b6c0:	f7ff fe9f 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led6_gpio(H_GPIOx_LED6, H_GPIO_PIN_LED6);
 800b6c4:	2220      	movs	r2, #32
 800b6c6:	494b      	ldr	r1, [pc, #300]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b6c8:	485c      	ldr	r0, [pc, #368]	; (800b83c <_Z41__static_initialization_and_destruction_0ii+0x240>)
 800b6ca:	f7ff fe9a 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			led7_gpio(H_GPIOx_LED7, H_GPIO_PIN_LED7);
 800b6ce:	2210      	movs	r2, #16
 800b6d0:	4948      	ldr	r1, [pc, #288]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b6d2:	485b      	ldr	r0, [pc, #364]	; (800b840 <_Z41__static_initialization_and_destruction_0ii+0x244>)
 800b6d4:	f7ff fe95 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::CANComm		can2PC(H_CAN_Com2PC, CAN_RX_FIFO1);
 800b6d8:	2201      	movs	r2, #1
 800b6da:	495a      	ldr	r1, [pc, #360]	; (800b844 <_Z41__static_initialization_and_destruction_0ii+0x248>)
 800b6dc:	485a      	ldr	r0, [pc, #360]	; (800b848 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 800b6de:	f7ff ff55 	bl	800b58c <_ZN4Port7CANCommC1EP19__CAN_HandleTypeDefm>
Port::GPIO			in0_gpio(H_GPIOx_IN0, H_GPIO_PIN_IN0);
 800b6e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b6e6:	4943      	ldr	r1, [pc, #268]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b6e8:	4858      	ldr	r0, [pc, #352]	; (800b84c <_Z41__static_initialization_and_destruction_0ii+0x250>)
 800b6ea:	f7ff fe8a 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in1_gpio(H_GPIOx_IN1, H_GPIO_PIN_IN1);
 800b6ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b6f2:	4940      	ldr	r1, [pc, #256]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b6f4:	4856      	ldr	r0, [pc, #344]	; (800b850 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 800b6f6:	f7ff fe84 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in2_gpio(H_GPIOx_IN2, H_GPIO_PIN_IN2);
 800b6fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b6fe:	493d      	ldr	r1, [pc, #244]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b700:	4854      	ldr	r0, [pc, #336]	; (800b854 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 800b702:	f7ff fe7e 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in3_gpio(H_GPIOx_IN3, H_GPIO_PIN_IN3);
 800b706:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b70a:	493a      	ldr	r1, [pc, #232]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b70c:	4852      	ldr	r0, [pc, #328]	; (800b858 <_Z41__static_initialization_and_destruction_0ii+0x25c>)
 800b70e:	f7ff fe78 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in4_gpio(H_GPIOx_IN4, H_GPIO_PIN_IN4);
 800b712:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b716:	4937      	ldr	r1, [pc, #220]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b718:	4850      	ldr	r0, [pc, #320]	; (800b85c <_Z41__static_initialization_and_destruction_0ii+0x260>)
 800b71a:	f7ff fe72 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in5_gpio(H_GPIOx_IN5, H_GPIO_PIN_IN5);
 800b71e:	2280      	movs	r2, #128	; 0x80
 800b720:	4934      	ldr	r1, [pc, #208]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b722:	484f      	ldr	r0, [pc, #316]	; (800b860 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 800b724:	f7ff fe6d 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in6_gpio(H_GPIOx_IN6, H_GPIO_PIN_IN6);
 800b728:	2240      	movs	r2, #64	; 0x40
 800b72a:	4932      	ldr	r1, [pc, #200]	; (800b7f4 <_Z41__static_initialization_and_destruction_0ii+0x1f8>)
 800b72c:	484d      	ldr	r0, [pc, #308]	; (800b864 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 800b72e:	f7ff fe68 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
Port::GPIO			in7_gpio(H_GPIOx_IN7, H_GPIO_PIN_IN7);
 800b732:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b736:	4933      	ldr	r1, [pc, #204]	; (800b804 <_Z41__static_initialization_and_destruction_0ii+0x208>)
 800b738:	484b      	ldr	r0, [pc, #300]	; (800b868 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 800b73a:	f7ff fe62 	bl	800b402 <_ZN4Port4GPIOC1EP12GPIO_TypeDeft>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d14f      	bne.n	800b7e4 <_Z41__static_initialization_and_destruction_0ii+0x1e8>
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d14a      	bne.n	800b7e4 <_Z41__static_initialization_and_destruction_0ii+0x1e8>
 800b74e:	4846      	ldr	r0, [pc, #280]	; (800b868 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 800b750:	f7ff fe6b 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in6_gpio(H_GPIOx_IN6, H_GPIO_PIN_IN6);
 800b754:	4843      	ldr	r0, [pc, #268]	; (800b864 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 800b756:	f7ff fe68 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in5_gpio(H_GPIOx_IN5, H_GPIO_PIN_IN5);
 800b75a:	4841      	ldr	r0, [pc, #260]	; (800b860 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 800b75c:	f7ff fe65 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in4_gpio(H_GPIOx_IN4, H_GPIO_PIN_IN4);
 800b760:	483e      	ldr	r0, [pc, #248]	; (800b85c <_Z41__static_initialization_and_destruction_0ii+0x260>)
 800b762:	f7ff fe62 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in3_gpio(H_GPIOx_IN3, H_GPIO_PIN_IN3);
 800b766:	483c      	ldr	r0, [pc, #240]	; (800b858 <_Z41__static_initialization_and_destruction_0ii+0x25c>)
 800b768:	f7ff fe5f 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in2_gpio(H_GPIOx_IN2, H_GPIO_PIN_IN2);
 800b76c:	4839      	ldr	r0, [pc, #228]	; (800b854 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 800b76e:	f7ff fe5c 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in1_gpio(H_GPIOx_IN1, H_GPIO_PIN_IN1);
 800b772:	4837      	ldr	r0, [pc, #220]	; (800b850 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 800b774:	f7ff fe59 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			in0_gpio(H_GPIOx_IN0, H_GPIO_PIN_IN0);
 800b778:	4834      	ldr	r0, [pc, #208]	; (800b84c <_Z41__static_initialization_and_destruction_0ii+0x250>)
 800b77a:	f7ff fe56 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::CANComm		can2PC(H_CAN_Com2PC, CAN_RX_FIFO1);
 800b77e:	4832      	ldr	r0, [pc, #200]	; (800b848 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 800b780:	f7ff ff1c 	bl	800b5bc <_ZN4Port7CANCommD1Ev>
Port::GPIO			led7_gpio(H_GPIOx_LED7, H_GPIO_PIN_LED7);
 800b784:	482e      	ldr	r0, [pc, #184]	; (800b840 <_Z41__static_initialization_and_destruction_0ii+0x244>)
 800b786:	f7ff fe50 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led6_gpio(H_GPIOx_LED6, H_GPIO_PIN_LED6);
 800b78a:	482c      	ldr	r0, [pc, #176]	; (800b83c <_Z41__static_initialization_and_destruction_0ii+0x240>)
 800b78c:	f7ff fe4d 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led5_gpio(H_GPIOx_LED5, H_GPIO_PIN_LED5);
 800b790:	4829      	ldr	r0, [pc, #164]	; (800b838 <_Z41__static_initialization_and_destruction_0ii+0x23c>)
 800b792:	f7ff fe4a 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led4_gpio(H_GPIOx_LED4, H_GPIO_PIN_LED4);
 800b796:	4827      	ldr	r0, [pc, #156]	; (800b834 <_Z41__static_initialization_and_destruction_0ii+0x238>)
 800b798:	f7ff fe47 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led3_gpio(H_GPIOx_LED3, H_GPIO_PIN_LED3);
 800b79c:	4824      	ldr	r0, [pc, #144]	; (800b830 <_Z41__static_initialization_and_destruction_0ii+0x234>)
 800b79e:	f7ff fe44 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led2_gpio(H_GPIOx_LED2, H_GPIO_PIN_LED2);
 800b7a2:	4822      	ldr	r0, [pc, #136]	; (800b82c <_Z41__static_initialization_and_destruction_0ii+0x230>)
 800b7a4:	f7ff fe41 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led1_gpio(H_GPIOx_LED1, H_GPIO_PIN_LED1);
 800b7a8:	481f      	ldr	r0, [pc, #124]	; (800b828 <_Z41__static_initialization_and_destruction_0ii+0x22c>)
 800b7aa:	f7ff fe3e 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			led0_gpio(H_GPIOx_LED0, H_GPIO_PIN_LED0);
 800b7ae:	481d      	ldr	r0, [pc, #116]	; (800b824 <_Z41__static_initialization_and_destruction_0ii+0x228>)
 800b7b0:	f7ff fe3b 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::GPIO			eeprom_loaded_gpio(H_GPIOx_EEPROM_LOADED, H_GPIO_PIN_EEPROM_LOADED);
 800b7b4:	481a      	ldr	r0, [pc, #104]	; (800b820 <_Z41__static_initialization_and_destruction_0ii+0x224>)
 800b7b6:	f7ff fe38 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::EXIT			spi2_irq(H_GPIOx_SPI2_IRQ, H_GPIO_PIN_SPI2_IRQ, EXTI9_5_IRQn);
 800b7ba:	4817      	ldr	r0, [pc, #92]	; (800b818 <_Z41__static_initialization_and_destruction_0ii+0x21c>)
 800b7bc:	f7ff fe59 	bl	800b472 <_ZN4Port4EXITD1Ev>
Port::EXIT			sync1_exitGpio(H_GPIOx_SYNC1, H_GPIO_PIN_SYNC1, EXTI1_IRQn);
 800b7c0:	4814      	ldr	r0, [pc, #80]	; (800b814 <_Z41__static_initialization_and_destruction_0ii+0x218>)
 800b7c2:	f7ff fe56 	bl	800b472 <_ZN4Port4EXITD1Ev>
Port::EXIT			sync0_exitGpio(H_GPIOx_SYNC0, H_GPIO_PIN_SYNC0, EXTI0_IRQn);
 800b7c6:	4812      	ldr	r0, [pc, #72]	; (800b810 <_Z41__static_initialization_and_destruction_0ii+0x214>)
 800b7c8:	f7ff fe53 	bl	800b472 <_ZN4Port4EXITD1Ev>
Port::CS			et1100_cs(H_GPIOx_ET1100_SPI_NSS, H_GPIO_PIN_ET1100_SPI_NSS, 0);
 800b7cc:	480e      	ldr	r0, [pc, #56]	; (800b808 <_Z41__static_initialization_and_destruction_0ii+0x20c>)
 800b7ce:	f7ff fe76 	bl	800b4be <_ZN4Port2CSD1Ev>
Port::SPIComm		et1100_spi(H_SPI_ET1100);
 800b7d2:	480b      	ldr	r0, [pc, #44]	; (800b800 <_Z41__static_initialization_and_destruction_0ii+0x204>)
 800b7d4:	f7ff fe0a 	bl	800b3ec <_ZN4Port7SPICommD1Ev>
Port::GPIO			rs485_dir_gpio(H_GPIOx_RS485_DIR, H_GPIO_PIN_RS485_DIR);
 800b7d8:	4807      	ldr	r0, [pc, #28]	; (800b7f8 <_Z41__static_initialization_and_destruction_0ii+0x1fc>)
 800b7da:	f7ff fe26 	bl	800b42a <_ZN4Port4GPIOD1Ev>
Port::UartCom		uart2rs485(H_UART_RS485);
 800b7de:	4804      	ldr	r0, [pc, #16]	; (800b7f0 <_Z41__static_initialization_and_destruction_0ii+0x1f4>)
 800b7e0:	f7ff feaf 	bl	800b542 <_ZN4Port7UartComD1Ev>
Port::GPIO			in7_gpio(H_GPIOx_IN7, H_GPIO_PIN_IN7);
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	200008d8 	.word	0x200008d8
 800b7f0:	200005ec 	.word	0x200005ec
 800b7f4:	40020800 	.word	0x40020800
 800b7f8:	20000638 	.word	0x20000638
 800b7fc:	2000073c 	.word	0x2000073c
 800b800:	20000640 	.word	0x20000640
 800b804:	40020400 	.word	0x40020400
 800b808:	20000648 	.word	0x20000648
 800b80c:	40020000 	.word	0x40020000
 800b810:	20000650 	.word	0x20000650
 800b814:	20000658 	.word	0x20000658
 800b818:	20000660 	.word	0x20000660
 800b81c:	40020c00 	.word	0x40020c00
 800b820:	20000668 	.word	0x20000668
 800b824:	20000670 	.word	0x20000670
 800b828:	20000678 	.word	0x20000678
 800b82c:	20000680 	.word	0x20000680
 800b830:	20000688 	.word	0x20000688
 800b834:	20000690 	.word	0x20000690
 800b838:	20000698 	.word	0x20000698
 800b83c:	200006a0 	.word	0x200006a0
 800b840:	200006a8 	.word	0x200006a8
 800b844:	20000ad4 	.word	0x20000ad4
 800b848:	200006b0 	.word	0x200006b0
 800b84c:	200006f0 	.word	0x200006f0
 800b850:	200006f8 	.word	0x200006f8
 800b854:	20000700 	.word	0x20000700
 800b858:	20000708 	.word	0x20000708
 800b85c:	20000710 	.word	0x20000710
 800b860:	20000718 	.word	0x20000718
 800b864:	20000720 	.word	0x20000720
 800b868:	20000728 	.word	0x20000728

0800b86c <_GLOBAL__sub_I_uart2rs485>:
 800b86c:	b580      	push	{r7, lr}
 800b86e:	af00      	add	r7, sp, #0
 800b870:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b874:	2001      	movs	r0, #1
 800b876:	f7ff fec1 	bl	800b5fc <_Z41__static_initialization_and_destruction_0ii>
 800b87a:	bd80      	pop	{r7, pc}

0800b87c <_GLOBAL__sub_D_uart2rs485>:
 800b87c:	b580      	push	{r7, lr}
 800b87e:	af00      	add	r7, sp, #0
 800b880:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b884:	2000      	movs	r0, #0
 800b886:	f7ff feb9 	bl	800b5fc <_Z41__static_initialization_and_destruction_0ii>
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <_ZL15IsNotPowerOfTwom>:
 */

#include "utils/cqueue.h"

static inline uint32_t IsNotPowerOfTwo(uint32_t number)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
	return (number & (number-1));
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	1e5a      	subs	r2, r3, #1
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	4013      	ands	r3, r2
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	370c      	adds	r7, #12
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <_ZN8CQueueNS6CQueueC1EmPh>:

CQueueNS::CQueue::CQueue(uint32_t totalLen, uint8_t *pBuffer_)
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
:InitResult(ERROR),readIdx(0),writeIdx(0),mask(0),pBuffer(NULL),IsDeleteNeeded(0),ndtrLast(totalLen)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	701a      	strb	r2, [r3, #0]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	605a      	str	r2, [r3, #4]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	609a      	str	r2, [r3, #8]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	60da      	str	r2, [r3, #12]
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	611a      	str	r2, [r3, #16]
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	751a      	strb	r2, [r3, #20]
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	68ba      	ldr	r2, [r7, #8]
 800b8dc:	619a      	str	r2, [r3, #24]
{
	if(IsNotPowerOfTwo(totalLen))
 800b8de:	68b8      	ldr	r0, [r7, #8]
 800b8e0:	f7ff ffd4 	bl	800b88c <_ZL15IsNotPowerOfTwom>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	bf14      	ite	ne
 800b8ea:	2301      	movne	r3, #1
 800b8ec:	2300      	moveq	r3, #0
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d11c      	bne.n	800b92e <_ZN8CQueueNS6CQueueC1EmPh+0x86>
	{}
	else
	{
		if(pBuffer_ == NULL)
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d10b      	bne.n	800b912 <_ZN8CQueueNS6CQueueC1EmPh+0x6a>
		{
			pBuffer = new uint8_t [totalLen];
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f000 f84b 	bl	800b998 <_Znaj>
 800b902:	4603      	mov	r3, r0
 800b904:	461a      	mov	r2, r3
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	611a      	str	r2, [r3, #16]
			IsDeleteNeeded = 1;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2201      	movs	r2, #1
 800b90e:	751a      	strb	r2, [r3, #20]
 800b910:	e002      	b.n	800b918 <_ZN8CQueueNS6CQueueC1EmPh+0x70>
		}
		else
		{
			pBuffer = pBuffer_;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	611a      	str	r2, [r3, #16]
		}
		if(pBuffer != NULL)
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	691b      	ldr	r3, [r3, #16]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d006      	beq.n	800b92e <_ZN8CQueueNS6CQueueC1EmPh+0x86>
		{
			mask = totalLen - 1;
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	1e5a      	subs	r2, r3, #1
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	60da      	str	r2, [r3, #12]
			InitResult = SUCCESS;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2200      	movs	r2, #0
 800b92c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <_ZN8CQueueNS6CQueueD1Ev>:


CQueueNS::CQueue::~CQueue()
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
{
	Reset();
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f000 f815 	bl	800b970 <_ZN8CQueueNS6CQueue5ResetEv>
	if(IsDeleteNeeded)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	7d1b      	ldrb	r3, [r3, #20]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d008      	beq.n	800b960 <_ZN8CQueueNS6CQueueD1Ev+0x28>
	{
		delete []pBuffer;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	691b      	ldr	r3, [r3, #16]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d004      	beq.n	800b960 <_ZN8CQueueNS6CQueueD1Ev+0x28>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	691b      	ldr	r3, [r3, #16]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 f81a 	bl	800b994 <_ZdaPv>
	}
	pBuffer = NULL;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2200      	movs	r2, #0
 800b964:	611a      	str	r2, [r3, #16]
}
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4618      	mov	r0, r3
 800b96a:	3708      	adds	r7, #8
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}

0800b970 <_ZN8CQueueNS6CQueue5ResetEv>:

void CQueueNS::CQueue::Reset()
{
 800b970:	b480      	push	{r7}
 800b972:	b083      	sub	sp, #12
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
	readIdx = 0;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	605a      	str	r2, [r3, #4]
	writeIdx = 0;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2200      	movs	r2, #0
 800b982:	609a      	str	r2, [r3, #8]
}
 800b984:	bf00      	nop
 800b986:	370c      	adds	r7, #12
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <_ZdlPvj>:
 800b990:	f000 b804 	b.w	800b99c <_ZdlPv>

0800b994 <_ZdaPv>:
 800b994:	f000 b802 	b.w	800b99c <_ZdlPv>

0800b998 <_Znaj>:
 800b998:	f000 b802 	b.w	800b9a0 <_Znwj>

0800b99c <_ZdlPv>:
 800b99c:	f000 b854 	b.w	800ba48 <free>

0800b9a0 <_Znwj>:
 800b9a0:	2801      	cmp	r0, #1
 800b9a2:	bf38      	it	cc
 800b9a4:	2001      	movcc	r0, #1
 800b9a6:	b510      	push	{r4, lr}
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	f000 f844 	bl	800ba38 <malloc>
 800b9b0:	b930      	cbnz	r0, 800b9c0 <_Znwj+0x20>
 800b9b2:	f000 f807 	bl	800b9c4 <_ZSt15get_new_handlerv>
 800b9b6:	b908      	cbnz	r0, 800b9bc <_Znwj+0x1c>
 800b9b8:	f000 f80c 	bl	800b9d4 <abort>
 800b9bc:	4780      	blx	r0
 800b9be:	e7f4      	b.n	800b9aa <_Znwj+0xa>
 800b9c0:	bd10      	pop	{r4, pc}
	...

0800b9c4 <_ZSt15get_new_handlerv>:
 800b9c4:	4b02      	ldr	r3, [pc, #8]	; (800b9d0 <_ZSt15get_new_handlerv+0xc>)
 800b9c6:	6818      	ldr	r0, [r3, #0]
 800b9c8:	f3bf 8f5b 	dmb	ish
 800b9cc:	4770      	bx	lr
 800b9ce:	bf00      	nop
 800b9d0:	20000730 	.word	0x20000730

0800b9d4 <abort>:
 800b9d4:	b508      	push	{r3, lr}
 800b9d6:	2006      	movs	r0, #6
 800b9d8:	f000 f936 	bl	800bc48 <raise>
 800b9dc:	2001      	movs	r0, #1
 800b9de:	f7f5 fd99 	bl	8001514 <_exit>
	...

0800b9e4 <__errno>:
 800b9e4:	4b01      	ldr	r3, [pc, #4]	; (800b9ec <__errno+0x8>)
 800b9e6:	6818      	ldr	r0, [r3, #0]
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	20000550 	.word	0x20000550

0800b9f0 <__libc_init_array>:
 800b9f0:	b570      	push	{r4, r5, r6, lr}
 800b9f2:	4d0d      	ldr	r5, [pc, #52]	; (800ba28 <__libc_init_array+0x38>)
 800b9f4:	4c0d      	ldr	r4, [pc, #52]	; (800ba2c <__libc_init_array+0x3c>)
 800b9f6:	1b64      	subs	r4, r4, r5
 800b9f8:	10a4      	asrs	r4, r4, #2
 800b9fa:	2600      	movs	r6, #0
 800b9fc:	42a6      	cmp	r6, r4
 800b9fe:	d109      	bne.n	800ba14 <__libc_init_array+0x24>
 800ba00:	4d0b      	ldr	r5, [pc, #44]	; (800ba30 <__libc_init_array+0x40>)
 800ba02:	4c0c      	ldr	r4, [pc, #48]	; (800ba34 <__libc_init_array+0x44>)
 800ba04:	f000 f94a 	bl	800bc9c <_init>
 800ba08:	1b64      	subs	r4, r4, r5
 800ba0a:	10a4      	asrs	r4, r4, #2
 800ba0c:	2600      	movs	r6, #0
 800ba0e:	42a6      	cmp	r6, r4
 800ba10:	d105      	bne.n	800ba1e <__libc_init_array+0x2e>
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba18:	4798      	blx	r3
 800ba1a:	3601      	adds	r6, #1
 800ba1c:	e7ee      	b.n	800b9fc <__libc_init_array+0xc>
 800ba1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba22:	4798      	blx	r3
 800ba24:	3601      	adds	r6, #1
 800ba26:	e7f2      	b.n	800ba0e <__libc_init_array+0x1e>
 800ba28:	0800c708 	.word	0x0800c708
 800ba2c:	0800c708 	.word	0x0800c708
 800ba30:	0800c708 	.word	0x0800c708
 800ba34:	0800c710 	.word	0x0800c710

0800ba38 <malloc>:
 800ba38:	4b02      	ldr	r3, [pc, #8]	; (800ba44 <malloc+0xc>)
 800ba3a:	4601      	mov	r1, r0
 800ba3c:	6818      	ldr	r0, [r3, #0]
 800ba3e:	f000 b871 	b.w	800bb24 <_malloc_r>
 800ba42:	bf00      	nop
 800ba44:	20000550 	.word	0x20000550

0800ba48 <free>:
 800ba48:	4b02      	ldr	r3, [pc, #8]	; (800ba54 <free+0xc>)
 800ba4a:	4601      	mov	r1, r0
 800ba4c:	6818      	ldr	r0, [r3, #0]
 800ba4e:	f000 b819 	b.w	800ba84 <_free_r>
 800ba52:	bf00      	nop
 800ba54:	20000550 	.word	0x20000550

0800ba58 <memcpy>:
 800ba58:	440a      	add	r2, r1
 800ba5a:	4291      	cmp	r1, r2
 800ba5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba60:	d100      	bne.n	800ba64 <memcpy+0xc>
 800ba62:	4770      	bx	lr
 800ba64:	b510      	push	{r4, lr}
 800ba66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba6e:	4291      	cmp	r1, r2
 800ba70:	d1f9      	bne.n	800ba66 <memcpy+0xe>
 800ba72:	bd10      	pop	{r4, pc}

0800ba74 <memset>:
 800ba74:	4402      	add	r2, r0
 800ba76:	4603      	mov	r3, r0
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	d100      	bne.n	800ba7e <memset+0xa>
 800ba7c:	4770      	bx	lr
 800ba7e:	f803 1b01 	strb.w	r1, [r3], #1
 800ba82:	e7f9      	b.n	800ba78 <memset+0x4>

0800ba84 <_free_r>:
 800ba84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba86:	2900      	cmp	r1, #0
 800ba88:	d048      	beq.n	800bb1c <_free_r+0x98>
 800ba8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba8e:	9001      	str	r0, [sp, #4]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	f1a1 0404 	sub.w	r4, r1, #4
 800ba96:	bfb8      	it	lt
 800ba98:	18e4      	addlt	r4, r4, r3
 800ba9a:	f000 f8f3 	bl	800bc84 <__malloc_lock>
 800ba9e:	4a20      	ldr	r2, [pc, #128]	; (800bb20 <_free_r+0x9c>)
 800baa0:	9801      	ldr	r0, [sp, #4]
 800baa2:	6813      	ldr	r3, [r2, #0]
 800baa4:	4615      	mov	r5, r2
 800baa6:	b933      	cbnz	r3, 800bab6 <_free_r+0x32>
 800baa8:	6063      	str	r3, [r4, #4]
 800baaa:	6014      	str	r4, [r2, #0]
 800baac:	b003      	add	sp, #12
 800baae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bab2:	f000 b8ed 	b.w	800bc90 <__malloc_unlock>
 800bab6:	42a3      	cmp	r3, r4
 800bab8:	d90b      	bls.n	800bad2 <_free_r+0x4e>
 800baba:	6821      	ldr	r1, [r4, #0]
 800babc:	1862      	adds	r2, r4, r1
 800babe:	4293      	cmp	r3, r2
 800bac0:	bf04      	itt	eq
 800bac2:	681a      	ldreq	r2, [r3, #0]
 800bac4:	685b      	ldreq	r3, [r3, #4]
 800bac6:	6063      	str	r3, [r4, #4]
 800bac8:	bf04      	itt	eq
 800baca:	1852      	addeq	r2, r2, r1
 800bacc:	6022      	streq	r2, [r4, #0]
 800bace:	602c      	str	r4, [r5, #0]
 800bad0:	e7ec      	b.n	800baac <_free_r+0x28>
 800bad2:	461a      	mov	r2, r3
 800bad4:	685b      	ldr	r3, [r3, #4]
 800bad6:	b10b      	cbz	r3, 800badc <_free_r+0x58>
 800bad8:	42a3      	cmp	r3, r4
 800bada:	d9fa      	bls.n	800bad2 <_free_r+0x4e>
 800badc:	6811      	ldr	r1, [r2, #0]
 800bade:	1855      	adds	r5, r2, r1
 800bae0:	42a5      	cmp	r5, r4
 800bae2:	d10b      	bne.n	800bafc <_free_r+0x78>
 800bae4:	6824      	ldr	r4, [r4, #0]
 800bae6:	4421      	add	r1, r4
 800bae8:	1854      	adds	r4, r2, r1
 800baea:	42a3      	cmp	r3, r4
 800baec:	6011      	str	r1, [r2, #0]
 800baee:	d1dd      	bne.n	800baac <_free_r+0x28>
 800baf0:	681c      	ldr	r4, [r3, #0]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	6053      	str	r3, [r2, #4]
 800baf6:	4421      	add	r1, r4
 800baf8:	6011      	str	r1, [r2, #0]
 800bafa:	e7d7      	b.n	800baac <_free_r+0x28>
 800bafc:	d902      	bls.n	800bb04 <_free_r+0x80>
 800bafe:	230c      	movs	r3, #12
 800bb00:	6003      	str	r3, [r0, #0]
 800bb02:	e7d3      	b.n	800baac <_free_r+0x28>
 800bb04:	6825      	ldr	r5, [r4, #0]
 800bb06:	1961      	adds	r1, r4, r5
 800bb08:	428b      	cmp	r3, r1
 800bb0a:	bf04      	itt	eq
 800bb0c:	6819      	ldreq	r1, [r3, #0]
 800bb0e:	685b      	ldreq	r3, [r3, #4]
 800bb10:	6063      	str	r3, [r4, #4]
 800bb12:	bf04      	itt	eq
 800bb14:	1949      	addeq	r1, r1, r5
 800bb16:	6021      	streq	r1, [r4, #0]
 800bb18:	6054      	str	r4, [r2, #4]
 800bb1a:	e7c7      	b.n	800baac <_free_r+0x28>
 800bb1c:	b003      	add	sp, #12
 800bb1e:	bd30      	pop	{r4, r5, pc}
 800bb20:	20000734 	.word	0x20000734

0800bb24 <_malloc_r>:
 800bb24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb26:	1ccd      	adds	r5, r1, #3
 800bb28:	f025 0503 	bic.w	r5, r5, #3
 800bb2c:	3508      	adds	r5, #8
 800bb2e:	2d0c      	cmp	r5, #12
 800bb30:	bf38      	it	cc
 800bb32:	250c      	movcc	r5, #12
 800bb34:	2d00      	cmp	r5, #0
 800bb36:	4606      	mov	r6, r0
 800bb38:	db01      	blt.n	800bb3e <_malloc_r+0x1a>
 800bb3a:	42a9      	cmp	r1, r5
 800bb3c:	d903      	bls.n	800bb46 <_malloc_r+0x22>
 800bb3e:	230c      	movs	r3, #12
 800bb40:	6033      	str	r3, [r6, #0]
 800bb42:	2000      	movs	r0, #0
 800bb44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb46:	f000 f89d 	bl	800bc84 <__malloc_lock>
 800bb4a:	4921      	ldr	r1, [pc, #132]	; (800bbd0 <_malloc_r+0xac>)
 800bb4c:	680a      	ldr	r2, [r1, #0]
 800bb4e:	4614      	mov	r4, r2
 800bb50:	b99c      	cbnz	r4, 800bb7a <_malloc_r+0x56>
 800bb52:	4f20      	ldr	r7, [pc, #128]	; (800bbd4 <_malloc_r+0xb0>)
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	b923      	cbnz	r3, 800bb62 <_malloc_r+0x3e>
 800bb58:	4621      	mov	r1, r4
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	f000 f83c 	bl	800bbd8 <_sbrk_r>
 800bb60:	6038      	str	r0, [r7, #0]
 800bb62:	4629      	mov	r1, r5
 800bb64:	4630      	mov	r0, r6
 800bb66:	f000 f837 	bl	800bbd8 <_sbrk_r>
 800bb6a:	1c43      	adds	r3, r0, #1
 800bb6c:	d123      	bne.n	800bbb6 <_malloc_r+0x92>
 800bb6e:	230c      	movs	r3, #12
 800bb70:	6033      	str	r3, [r6, #0]
 800bb72:	4630      	mov	r0, r6
 800bb74:	f000 f88c 	bl	800bc90 <__malloc_unlock>
 800bb78:	e7e3      	b.n	800bb42 <_malloc_r+0x1e>
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	1b5b      	subs	r3, r3, r5
 800bb7e:	d417      	bmi.n	800bbb0 <_malloc_r+0x8c>
 800bb80:	2b0b      	cmp	r3, #11
 800bb82:	d903      	bls.n	800bb8c <_malloc_r+0x68>
 800bb84:	6023      	str	r3, [r4, #0]
 800bb86:	441c      	add	r4, r3
 800bb88:	6025      	str	r5, [r4, #0]
 800bb8a:	e004      	b.n	800bb96 <_malloc_r+0x72>
 800bb8c:	6863      	ldr	r3, [r4, #4]
 800bb8e:	42a2      	cmp	r2, r4
 800bb90:	bf0c      	ite	eq
 800bb92:	600b      	streq	r3, [r1, #0]
 800bb94:	6053      	strne	r3, [r2, #4]
 800bb96:	4630      	mov	r0, r6
 800bb98:	f000 f87a 	bl	800bc90 <__malloc_unlock>
 800bb9c:	f104 000b 	add.w	r0, r4, #11
 800bba0:	1d23      	adds	r3, r4, #4
 800bba2:	f020 0007 	bic.w	r0, r0, #7
 800bba6:	1ac2      	subs	r2, r0, r3
 800bba8:	d0cc      	beq.n	800bb44 <_malloc_r+0x20>
 800bbaa:	1a1b      	subs	r3, r3, r0
 800bbac:	50a3      	str	r3, [r4, r2]
 800bbae:	e7c9      	b.n	800bb44 <_malloc_r+0x20>
 800bbb0:	4622      	mov	r2, r4
 800bbb2:	6864      	ldr	r4, [r4, #4]
 800bbb4:	e7cc      	b.n	800bb50 <_malloc_r+0x2c>
 800bbb6:	1cc4      	adds	r4, r0, #3
 800bbb8:	f024 0403 	bic.w	r4, r4, #3
 800bbbc:	42a0      	cmp	r0, r4
 800bbbe:	d0e3      	beq.n	800bb88 <_malloc_r+0x64>
 800bbc0:	1a21      	subs	r1, r4, r0
 800bbc2:	4630      	mov	r0, r6
 800bbc4:	f000 f808 	bl	800bbd8 <_sbrk_r>
 800bbc8:	3001      	adds	r0, #1
 800bbca:	d1dd      	bne.n	800bb88 <_malloc_r+0x64>
 800bbcc:	e7cf      	b.n	800bb6e <_malloc_r+0x4a>
 800bbce:	bf00      	nop
 800bbd0:	20000734 	.word	0x20000734
 800bbd4:	20000738 	.word	0x20000738

0800bbd8 <_sbrk_r>:
 800bbd8:	b538      	push	{r3, r4, r5, lr}
 800bbda:	4d06      	ldr	r5, [pc, #24]	; (800bbf4 <_sbrk_r+0x1c>)
 800bbdc:	2300      	movs	r3, #0
 800bbde:	4604      	mov	r4, r0
 800bbe0:	4608      	mov	r0, r1
 800bbe2:	602b      	str	r3, [r5, #0]
 800bbe4:	f7f5 fca0 	bl	8001528 <_sbrk>
 800bbe8:	1c43      	adds	r3, r0, #1
 800bbea:	d102      	bne.n	800bbf2 <_sbrk_r+0x1a>
 800bbec:	682b      	ldr	r3, [r5, #0]
 800bbee:	b103      	cbz	r3, 800bbf2 <_sbrk_r+0x1a>
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	bd38      	pop	{r3, r4, r5, pc}
 800bbf4:	20000fd8 	.word	0x20000fd8

0800bbf8 <_raise_r>:
 800bbf8:	291f      	cmp	r1, #31
 800bbfa:	b538      	push	{r3, r4, r5, lr}
 800bbfc:	4604      	mov	r4, r0
 800bbfe:	460d      	mov	r5, r1
 800bc00:	d904      	bls.n	800bc0c <_raise_r+0x14>
 800bc02:	2316      	movs	r3, #22
 800bc04:	6003      	str	r3, [r0, #0]
 800bc06:	f04f 30ff 	mov.w	r0, #4294967295
 800bc0a:	bd38      	pop	{r3, r4, r5, pc}
 800bc0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc0e:	b112      	cbz	r2, 800bc16 <_raise_r+0x1e>
 800bc10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc14:	b94b      	cbnz	r3, 800bc2a <_raise_r+0x32>
 800bc16:	4620      	mov	r0, r4
 800bc18:	f000 f830 	bl	800bc7c <_getpid_r>
 800bc1c:	462a      	mov	r2, r5
 800bc1e:	4601      	mov	r1, r0
 800bc20:	4620      	mov	r0, r4
 800bc22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc26:	f000 b817 	b.w	800bc58 <_kill_r>
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d00a      	beq.n	800bc44 <_raise_r+0x4c>
 800bc2e:	1c59      	adds	r1, r3, #1
 800bc30:	d103      	bne.n	800bc3a <_raise_r+0x42>
 800bc32:	2316      	movs	r3, #22
 800bc34:	6003      	str	r3, [r0, #0]
 800bc36:	2001      	movs	r0, #1
 800bc38:	e7e7      	b.n	800bc0a <_raise_r+0x12>
 800bc3a:	2400      	movs	r4, #0
 800bc3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bc40:	4628      	mov	r0, r5
 800bc42:	4798      	blx	r3
 800bc44:	2000      	movs	r0, #0
 800bc46:	e7e0      	b.n	800bc0a <_raise_r+0x12>

0800bc48 <raise>:
 800bc48:	4b02      	ldr	r3, [pc, #8]	; (800bc54 <raise+0xc>)
 800bc4a:	4601      	mov	r1, r0
 800bc4c:	6818      	ldr	r0, [r3, #0]
 800bc4e:	f7ff bfd3 	b.w	800bbf8 <_raise_r>
 800bc52:	bf00      	nop
 800bc54:	20000550 	.word	0x20000550

0800bc58 <_kill_r>:
 800bc58:	b538      	push	{r3, r4, r5, lr}
 800bc5a:	4d07      	ldr	r5, [pc, #28]	; (800bc78 <_kill_r+0x20>)
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	4604      	mov	r4, r0
 800bc60:	4608      	mov	r0, r1
 800bc62:	4611      	mov	r1, r2
 800bc64:	602b      	str	r3, [r5, #0]
 800bc66:	f7f5 fc45 	bl	80014f4 <_kill>
 800bc6a:	1c43      	adds	r3, r0, #1
 800bc6c:	d102      	bne.n	800bc74 <_kill_r+0x1c>
 800bc6e:	682b      	ldr	r3, [r5, #0]
 800bc70:	b103      	cbz	r3, 800bc74 <_kill_r+0x1c>
 800bc72:	6023      	str	r3, [r4, #0]
 800bc74:	bd38      	pop	{r3, r4, r5, pc}
 800bc76:	bf00      	nop
 800bc78:	20000fd8 	.word	0x20000fd8

0800bc7c <_getpid_r>:
 800bc7c:	f7f5 bc32 	b.w	80014e4 <_getpid>

0800bc80 <__retarget_lock_acquire_recursive>:
 800bc80:	4770      	bx	lr

0800bc82 <__retarget_lock_release_recursive>:
 800bc82:	4770      	bx	lr

0800bc84 <__malloc_lock>:
 800bc84:	4801      	ldr	r0, [pc, #4]	; (800bc8c <__malloc_lock+0x8>)
 800bc86:	f7ff bffb 	b.w	800bc80 <__retarget_lock_acquire_recursive>
 800bc8a:	bf00      	nop
 800bc8c:	20000fd1 	.word	0x20000fd1

0800bc90 <__malloc_unlock>:
 800bc90:	4801      	ldr	r0, [pc, #4]	; (800bc98 <__malloc_unlock+0x8>)
 800bc92:	f7ff bff6 	b.w	800bc82 <__retarget_lock_release_recursive>
 800bc96:	bf00      	nop
 800bc98:	20000fd1 	.word	0x20000fd1

0800bc9c <_init>:
 800bc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9e:	bf00      	nop
 800bca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bca2:	bc08      	pop	{r3}
 800bca4:	469e      	mov	lr, r3
 800bca6:	4770      	bx	lr

0800bca8 <_fini>:
 800bca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcaa:	bf00      	nop
 800bcac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcae:	bc08      	pop	{r3}
 800bcb0:	469e      	mov	lr, r3
 800bcb2:	4770      	bx	lr
