read -sv run_verilog_mid/adder_32b_8_85_a92db0651f353063f82ebf878eb5eb3b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_a92db0651f353063f82ebf878eb5eb3b_yosys.v
