Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:20:35 MST 2015
| Date             : Fri Jul 01 13:33:23 2016
| Host             : csh-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_top_power_routed.rpt -pb top_top_power_summary_routed.pb
| Design           : top_top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.187 |
| Dynamic (W)              | 0.113 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |     0.007 |     4311 |       --- |             --- |
|   LUT as Logic |     0.006 |     2388 |     20800 |           11.48 |
|   CARRY4       |    <0.001 |      377 |      8150 |            4.62 |
|   Register     |    <0.001 |      806 |     41600 |            1.93 |
|   F7/F8 Muxes  |    <0.001 |       66 |     32600 |            0.20 |
|   BUFG         |    <0.001 |        1 |        32 |            3.12 |
|   Others       |     0.000 |      309 |       --- |             --- |
| Signals        |     0.006 |     3243 |       --- |             --- |
| Block RAM      |     0.032 |       47 |        50 |           94.00 |
| MMCM           |     0.057 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        4 |        90 |            4.44 |
| I/O            |     0.008 |       31 |       106 |           29.24 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.187 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.057 |       0.046 |      0.011 |
| Vccaux    |       1.800 |     0.044 |       0.031 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-----------------------------+-----------------+
| Clock            | Domain                      | Constraint (ns) |
+------------------+-----------------------------+-----------------+
| clk_out1_dcm_25m | f1/u0/inst/clk_out1_dcm_25m |            40.0 |
| clk_out2_dcm_25m | f1/u0/inst/clk_out2_dcm_25m |            10.0 |
| clkfbout_dcm_25m | f1/u0/inst/clkfbout_dcm_25m |            10.0 |
+------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top_top                                 |     0.113 |
|   f1                                    |     0.095 |
|     b1                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b2                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b3                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b4                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b5                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b6                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b7                                  |    <0.001 |
|       d1                                |    <0.001 |
|     b8                                  |    <0.001 |
|       d1                                |    <0.001 |
|     u0                                  |     0.057 |
|       inst                              |     0.057 |
|     u1                                  |     0.015 |
|       U0                                |     0.015 |
|         inst_blk_mem_gen                |     0.015 |
|           gnativebmg.native_blk_mem_gen |     0.015 |
|             valid.cstr                  |     0.015 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[11].ram.r         |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[12].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[8].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     u2                                  |    <0.001 |
|     u3                                  |     0.015 |
|       U0                                |     0.015 |
|         inst_blk_mem_gen                |     0.015 |
|           gnativebmg.native_blk_mem_gen |     0.015 |
|             valid.cstr                  |     0.015 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[11].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[12].ram.r         |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[14].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[8].ram.r          |     0.004 |
|                 prim_init.ram           |     0.004 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     u6                                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     u7                                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     u8                                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     u9                                  |    <0.001 |
|       U0                                |    <0.001 |
|         inst_blk_mem_gen                |    <0.001 |
|           gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                  |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|     wave_reg[0]                         |    <0.001 |
|   sda_IOBUF_inst                        |    <0.001 |
|   t1                                    |     0.010 |
|     B1                                  |    <0.001 |
|     B2                                  |    <0.001 |
|     B3                                  |    <0.001 |
|     Little                              |    <0.001 |
|     Mi                                  |    <0.001 |
|     Mover                               |    <0.001 |
|     MyFSM                               |     0.008 |
|     MySound                             |    <0.001 |
|     Pl                                  |    <0.001 |
|     St                                  |    <0.001 |
+-----------------------------------------+-----------+


