//Verilog HDL for "aicd_lab_05_opamp", "nand" "nand_testbench"


module \nand  ( Vout, Vdd, Vss, A, B, C );

  input A;
  input C;
  inout Vss;
  inout Vdd;
  input B;
  output Vout;
endmodule
