Metric,Value
detailedplace__design__instance__displacement__total,362.447
detailedplace__design__instance__displacement__mean,3.355
detailedplace__design__instance__displacement__max,12
detailedplace__route__wirelength__estimated,2586.72
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.2826
detailedplace__timing__drv__max_slew_limit,0.956165
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.919197
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,5.75095e-05
detailedplace__power__switching__total,6.45736e-06
detailedplace__power__leakage__total,1.95505e-08
detailedplace__power__total,6.39864e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,108
detailedplace__design__instance__area,1487.81
detailedplace__design__instance__count__stdcell,108
detailedplace__design__instance__area__stdcell,1487.81
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0488968
detailedplace__design__instance__utilization__stdcell,0.0488968
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.4498
globalplace__power__internal__total,5.45662e-05
globalplace__power__switching__total,5.18359e-06
globalplace__power__leakage__total,1.46432e-08
globalplace__power__total,5.97645e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,62
globalplace__design__instance__area,1159.4
globalplace__design__instance__count__stdcell,62
globalplace__design__instance__area__stdcell,1159.4
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0381038
globalplace__design__instance__utilization__stdcell,0.0381038
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.2854
placeopt__timing__drv__max_slew_limit,0.956709
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.92054
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,5.74751e-05
placeopt__power__switching__total,6.42425e-06
placeopt__power__leakage__total,1.95505e-08
placeopt__power__total,6.39189e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,108
placeopt__design__instance__area,1487.81
placeopt__design__instance__count__stdcell,108
placeopt__design__instance__area__stdcell,1487.81
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0488968
placeopt__design__instance__utilization__stdcell,0.0488968
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,2509.62
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.2492
globalroute__clock__skew__setup,1.81105e-05
globalroute__clock__skew__hold,1.81105e-05
globalroute__timing__drv__max_slew_limit,0.951597
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.914293
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,5.94168e-05
globalroute__power__switching__total,1.11076e-05
globalroute__power__leakage__total,1.99445e-08
globalroute__power__total,7.05444e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,112
globalroute__design__instance__area,1515.02
globalroute__design__instance__count__stdcell,112
globalroute__design__instance__area__stdcell,1515.02
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0497913
globalroute__design__instance__utilization__stdcell,0.0497913
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,2509.62
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.282
cts__clock__skew__setup,5.96745e-07
cts__clock__skew__hold,5.96745e-07
cts__timing__drv__max_slew_limit,0.956164
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.919585
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,5.88842e-05
cts__power__switching__total,9.50266e-06
cts__power__leakage__total,1.99445e-08
cts__power__total,6.84068e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,112
cts__design__instance__area,1515.02
cts__design__instance__count__stdcell,112
cts__design__instance__area__stdcell,1515.02
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0497913
cts__design__instance__utilization__stdcell,0.0497913
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19998
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.9417e-05
finish__design_powergrid__voltage__worst__net:VGND__corner:default,2.31596e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,1.2506e-06
finish__design_powergrid__drop__worst__net:VGND__corner:default,2.31596e-05
finish__design__instance__count__class:fill_cell,114
finish__design__instance__count__class:other,2257
finish__design__instance__count__class:buffer,20
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,45
finish__design__instance__count__class:inverter,3
finish__design__instance__count__class:clock_inverter,1
finish__design__instance__count__class:sequential_cell,11
finish__design__instance__count__class:multi_input_combinational_cell,29
finish__timing__setup__tns,0
finish__timing__setup__ws,11.1396
finish__clock__skew__setup,1.6126e-05
finish__clock__skew__hold,1.6126e-05
finish__timing__drv__max_slew_limit,0.91723
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.861144
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,6.12413e-05
finish__power__switching__total,1.47911e-05
finish__power__leakage__total,1.80128e-06
finish__power__total,7.78337e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2369
finish__design__instance__area,30120.9
finish__design__instance__count__stdcell,2369
finish__design__instance__area__stdcell,30120.9
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.989922
finish__design__instance__utilization__stdcell,0.989922
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,141
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,30
detailedroute__route__wirelength__iter:1,2720
detailedroute__route__drc_errors__iter:2,15
detailedroute__route__wirelength__iter:2,2755
detailedroute__route__drc_errors__iter:3,6
detailedroute__route__wirelength__iter:3,2731
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,2716
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,2716
detailedroute__route__vias,640
detailedroute__route__vias__singlecut,640
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.4557
floorplan__power__internal__total,5.43545e-05
floorplan__power__switching__total,4.78474e-06
floorplan__power__leakage__total,1.46432e-08
floorplan__power__total,5.91538e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,62
floorplan__design__instance__area,1159.4
floorplan__design__instance__count__stdcell,62
floorplan__design__instance__area__stdcell,1159.4
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0381038
floorplan__design__instance__utilization__stdcell,0.0381038
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
