

================================================================
== Vitis HLS Report for 'event_queue_kernel'
================================================================
* Date:           Sun Jul 28 03:49:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.623 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460  |event_queue_kernel_Pipeline_VITIS_LOOP_49_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480  |event_queue_kernel_Pipeline_VITIS_LOOP_33_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     104|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     798|    1240|    -|
|Memory           |        6|     -|       1|       2|    0|
|Multiplexer      |        -|     -|       -|     959|    -|
|Register         |        -|     -|     739|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|     0|    1538|    2305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480  |event_queue_kernel_Pipeline_VITIS_LOOP_33_1  |        0|   0|  138|  369|    0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460  |event_queue_kernel_Pipeline_VITIS_LOOP_49_1  |        0|   0|  660|  871|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|   0|  798| 1240|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                 |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |g_event_queue_heap_is_anti_message_V_U  |g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W  |        0|  1|   2|    0|   128|    1|     1|          128|
    |g_event_queue_heap_recv_time_V_U        |g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W        |        2|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_heap_send_time_V_U        |g_event_queue_heap_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_heap_data_V_U             |g_event_queue_heap_send_time_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   32|     1|         4096|
    |g_event_queue_heap_sender_id_V_U        |g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    |g_event_queue_heap_receiver_id_V_U      |g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   128|   16|     1|         2048|
    +----------------------------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                   |                                                    |        6|  1|   2|    0|   768|  129|     6|        16512|
    +----------------------------------------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_612_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln887_fu_628_p2    |         +|   0|  0|  23|          16|           2|
    |icmp_ln1065_fu_516_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1069_fu_685_p2  |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln1077_fu_532_p2  |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1081_fu_639_p2  |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |index_V_6_fu_698_p3    |    select|   0|  0|   7|           1|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 104|          99|          45|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  54|         10|    1|         10|
    |ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4           |   9|          2|   32|         64|
    |ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4           |   9|          2|   32|         64|
    |ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4           |   9|          2|   32|         64|
    |ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4           |   9|          2|   16|         32|
    |ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4           |   9|          2|   16|         32|
    |ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4           |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_449_p6            |   9|          2|    1|          2|
    |g_event_queue_heap_data_V_address0             |  43|          8|    7|         56|
    |g_event_queue_heap_data_V_ce0                  |  20|          4|    1|          4|
    |g_event_queue_heap_data_V_d0                   |  37|          7|   32|        224|
    |g_event_queue_heap_data_V_we0                  |  20|          4|    1|          4|
    |g_event_queue_heap_is_anti_message_V_address0  |  43|          8|    7|         56|
    |g_event_queue_heap_is_anti_message_V_ce0       |  20|          4|    1|          4|
    |g_event_queue_heap_is_anti_message_V_d0        |  37|          7|    1|          7|
    |g_event_queue_heap_is_anti_message_V_we0       |  20|          4|    1|          4|
    |g_event_queue_heap_receiver_id_V_address0      |  43|          8|    7|         56|
    |g_event_queue_heap_receiver_id_V_ce0           |  20|          4|    1|          4|
    |g_event_queue_heap_receiver_id_V_d0            |  37|          7|   16|        112|
    |g_event_queue_heap_receiver_id_V_we0           |  20|          4|    1|          4|
    |g_event_queue_heap_recv_time_V_address0        |  43|          8|    7|         56|
    |g_event_queue_heap_recv_time_V_ce0             |  20|          4|    1|          4|
    |g_event_queue_heap_recv_time_V_ce1             |   9|          2|    1|          2|
    |g_event_queue_heap_recv_time_V_d0              |  37|          7|   32|        224|
    |g_event_queue_heap_recv_time_V_we0             |  20|          4|    1|          4|
    |g_event_queue_heap_send_time_V_address0        |  43|          8|    7|         56|
    |g_event_queue_heap_send_time_V_ce0             |  20|          4|    1|          4|
    |g_event_queue_heap_send_time_V_d0              |  37|          7|   32|        224|
    |g_event_queue_heap_send_time_V_we0             |  20|          4|    1|          4|
    |g_event_queue_heap_sender_id_V_address0        |  43|          8|    7|         56|
    |g_event_queue_heap_sender_id_V_ce0             |  20|          4|    1|          4|
    |g_event_queue_heap_sender_id_V_d0              |  37|          7|   16|        112|
    |g_event_queue_heap_sender_id_V_we0             |  20|          4|    1|          4|
    |g_event_queue_size_V                           |   9|          2|   16|         32|
    |input_r_ap_vld_in_sig                          |   9|          2|    1|          2|
    |input_r_ap_vld_preg                            |   9|          2|    1|          2|
    |input_r_blk_n                                  |   9|          2|    1|          2|
    |input_r_in_sig                                 |   9|          2|  130|        260|
    |ref_tmp_0_0_reg_378                            |   9|          2|   32|         64|
    |ref_tmp_1_0_reg_389                            |   9|          2|   32|         64|
    |ref_tmp_2_0_reg_400                            |   9|          2|   32|         64|
    |ref_tmp_3_0_reg_411                            |   9|          2|   16|         32|
    |ref_tmp_4_0_reg_422                            |   9|          2|   16|         32|
    |ref_tmp_5_0_reg_433                            |   9|          2|    1|          2|
    |storemerge_reg_444                             |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 959|        189|  594|       2118|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln887_reg_815                                                    |   16|   0|   16|          0|
    |ap_CS_fsm                                                            |    9|   0|    9|          0|
    |g_event_queue_heap_data_V_load_reg_795                               |   32|   0|   32|          0|
    |g_event_queue_heap_is_anti_message_V_load_reg_810                    |    1|   0|    1|          0|
    |g_event_queue_heap_receiver_id_V_load_reg_805                        |   16|   0|   16|          0|
    |g_event_queue_heap_recv_time_V_load_reg_790                          |   32|   0|   32|          0|
    |g_event_queue_heap_send_time_V_load_reg_785                          |   32|   0|   32|          0|
    |g_event_queue_heap_sender_id_V_load_reg_800                          |   16|   0|   16|          0|
    |g_event_queue_size_V                                                 |   16|   0|   16|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg  |    1|   0|    1|          0|
    |grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln1065_reg_747                                                  |    1|   0|    1|          0|
    |icmp_ln1081_reg_821                                                  |    1|   0|    1|          0|
    |index_V_1_loc_fu_120                                                 |    7|   0|    7|          0|
    |index_V_2_loc_fu_112                                                 |    7|   0|    7|          0|
    |index_V_4_loc_fu_116                                                 |    7|   0|    7|          0|
    |index_V_reg_737                                                      |   16|   0|   16|          0|
    |input_r_ap_vld_preg                                                  |    1|   0|    1|          0|
    |input_r_preg                                                         |  130|   0|  130|          0|
    |ref_tmp_0_0_reg_378                                                  |   32|   0|   32|          0|
    |ref_tmp_1_0_reg_389                                                  |   32|   0|   32|          0|
    |ref_tmp_2_0_reg_400                                                  |   32|   0|   32|          0|
    |ref_tmp_3_0_reg_411                                                  |   16|   0|   16|          0|
    |ref_tmp_4_0_reg_422                                                  |   16|   0|   16|          0|
    |ref_tmp_5_0_reg_433                                                  |    1|   0|    1|          0|
    |storemerge_reg_444                                                   |    1|   0|    1|          0|
    |targetBlock_reg_886                                                  |    1|   0|    1|          0|
    |temp_data_V_1_reg_866                                                |   32|   0|   32|          0|
    |temp_data_V_reg_765                                                  |   32|   0|   32|          0|
    |temp_is_anti_message_V_1_reg_881                                     |    1|   0|    1|          0|
    |temp_is_anti_message_V_reg_780                                       |    1|   0|    1|          0|
    |temp_receiver_id_V_1_reg_876                                         |   16|   0|   16|          0|
    |temp_receiver_id_V_reg_775                                           |   16|   0|   16|          0|
    |temp_recv_time_V_1_reg_860                                           |   32|   0|   32|          0|
    |temp_recv_time_V_reg_759                                             |   32|   0|   32|          0|
    |temp_send_time_V_1_reg_855                                           |   32|   0|   32|          0|
    |temp_send_time_V_reg_754                                             |   32|   0|   32|          0|
    |temp_sender_id_V_1_reg_871                                           |   16|   0|   16|          0|
    |temp_sender_id_V_reg_770                                             |   16|   0|   16|          0|
    |trunc_ln20_1_reg_742                                                 |    7|   0|    7|          0|
    |trunc_ln20_reg_733                                                   |    1|   0|    1|          0|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                |  739|   0|  739|          0|
    +---------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  event_queue_kernel|  return value|
|input_r              |   in|  130|      ap_vld|             input_r|       pointer|
|input_r_ap_vld       |   in|    1|      ap_vld|             input_r|       pointer|
|output_event         |  out|  129|      ap_vld|        output_event|       pointer|
|output_event_ap_vld  |  out|    1|      ap_vld|        output_event|       pointer|
|success              |  out|    1|      ap_vld|             success|       pointer|
|success_ap_vld       |  out|    1|      ap_vld|             success|       pointer|
+---------------------+-----+-----+------------+--------------------+--------------+

