Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.179 sec.
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.372 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls opened at Wed Nov 12 23:43:15 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.426 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.res' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate.dat' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(13)
Execute     set_top FIR_HLS 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 7.161 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.293 sec.
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.396 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_part_info done; 0.123 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.81 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 7.96 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 13.003 seconds; current allocated memory: 272.836 MB.
Execute       set_directive_top FIR_HLS -name=FIR_HLS 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.595 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.444 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.593 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FIR_HLS.cpp:15:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FIR_HLS.cpp:12:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 FIR_HLS.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file FIR_HLS.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.48 seconds; current allocated memory: 275.805 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 3.526 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.214 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_HLS 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR_HLS -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,443 Compile/Link C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,443 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,208 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,208 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 582 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 582 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 558 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 558 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 458 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 458 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 458 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 458 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,101 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,101 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,831 Performance (step 1) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,831 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,831 Performance (step 2) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,831 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,759 Performance (step 3) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,759 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,759 Performance (step 4) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,759 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,763 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,763 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,775 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,775 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:47:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:44:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (FIR_HLS.cpp:47:19) in function 'FIR_filter' completely with a factor of 116 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (FIR_HLS.cpp:44:19) in function 'FIR_filter' completely with a factor of 117 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (FIR_HLS.cpp:47:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (FIR_HLS.cpp:44:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (FIR_HLS.cpp:47:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_1' (FIR_HLS.cpp:44:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:37:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL16b_FIR_dec_int_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_40' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_int_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_40' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_43' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_42' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL19H_filter_FIR_dec_41' dimension 1 completely based on constant index. (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'b_FIR_dec_int_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_40' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_40' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_41' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_42' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_43' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_kernel' due to pipeline pragma (./../../Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_kernel': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_int_40': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_dec_40': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_43': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_42': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL16b_FIR_dec_int_41': Complete partitioning on dimension 1. (./../../Matlab/FIR_multirate_HLS.h:60:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.072 seconds; current allocated memory: 278.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 278.609 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR_HLS -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.263 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 283.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 286.273 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'kernel_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'dec_out' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FIR_HLS' (FIR_HLS.cpp:8:1), detected/extracted 1 process function(s): 
	 'Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc'.
Command         transform done; 0.899 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'DECIMATOR' (FIR_HLS.cpp:64:5)...3 expression(s) balanced.
Command         transform done; 0.256 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 309.168 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.385 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command         transform done; 0.449 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.838 seconds; current allocated memory: 358.949 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.674 sec.
Command     elaborate done; 32.282 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.264 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR_HLS' ...
Execute       ap_set_top_model FIR_HLS 
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.1' to 'FIR_filter_1'.
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.2' to 'FIR_filter_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc' to 'Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc'.
Command       ap_set_top_model done; 0.116 sec.
Execute       get_model_list FIR_HLS -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FIR_HLS 
Execute       preproc_iomode -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       preproc_iomode -model INTERPOLATOR 
Execute       preproc_iomode -model FIR_filter 
Execute       preproc_iomode -model DECIMATOR 
Execute       preproc_iomode -model FIR_filter.2 
Execute       preproc_iomode -model FIR_filter.1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list FIR_HLS -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter.1 FIR_filter.2 DECIMATOR FIR_filter INTERPOLATOR Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO-FLOW: Configuring Module : FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       apply_spec_resource_limit FIR_filter.1 
INFO-FLOW: Configuring Module : FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       apply_spec_resource_limit FIR_filter.2 
INFO-FLOW: Configuring Module : DECIMATOR ...
Execute       set_default_model DECIMATOR 
Execute       apply_spec_resource_limit DECIMATOR 
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : INTERPOLATOR ...
Execute       set_default_model INTERPOLATOR 
Execute       apply_spec_resource_limit INTERPOLATOR 
INFO-FLOW: Configuring Module : Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc ...
Execute       set_default_model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       apply_spec_resource_limit Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
INFO-FLOW: Configuring Module : FIR_HLS ...
Execute       set_default_model FIR_HLS 
Execute       apply_spec_resource_limit FIR_HLS 
INFO-FLOW: Model list for preprocess: FIR_filter.1 FIR_filter.2 DECIMATOR FIR_filter INTERPOLATOR Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO-FLOW: Preprocessing Module: FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       cdfg_preprocess -model FIR_filter.1 
Execute       rtl_gen_preprocess FIR_filter.1 
INFO-FLOW: Preprocessing Module: FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       cdfg_preprocess -model FIR_filter.2 
Execute       rtl_gen_preprocess FIR_filter.2 
INFO-FLOW: Preprocessing Module: DECIMATOR ...
Execute       set_default_model DECIMATOR 
Execute       cdfg_preprocess -model DECIMATOR 
Execute       rtl_gen_preprocess DECIMATOR 
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: INTERPOLATOR ...
Execute       set_default_model INTERPOLATOR 
Execute       cdfg_preprocess -model INTERPOLATOR 
Execute       rtl_gen_preprocess INTERPOLATOR 
INFO-FLOW: Preprocessing Module: Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc ...
Execute       set_default_model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       cdfg_preprocess -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       rtl_gen_preprocess Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
INFO-FLOW: Preprocessing Module: FIR_HLS ...
Execute       set_default_model FIR_HLS 
Execute       cdfg_preprocess -model FIR_HLS 
Execute       rtl_gen_preprocess FIR_HLS 
INFO-FLOW: Model list for synthesis: FIR_filter.1 FIR_filter.2 DECIMATOR FIR_filter INTERPOLATOR Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.1 
Execute       schedule -model FIR_filter.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'FIR_filter.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.283 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 363.281 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.1.
Execute       set_default_model FIR_filter.1 
Execute       bind -model FIR_filter.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 364.449 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.2 
Execute       schedule -model FIR_filter.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'FIR_filter.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.296 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 364.867 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.2.
Execute       set_default_model FIR_filter.2 
Execute       bind -model FIR_filter.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 365.125 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DECIMATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DECIMATOR 
Execute       schedule -model DECIMATOR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.221 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 365.594 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.sched.adb -f 
INFO-FLOW: Finish scheduling DECIMATOR.
Execute       set_default_model DECIMATOR 
Execute       bind -model DECIMATOR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 366.066 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.bind.adb -f 
INFO-FLOW: Finish binding DECIMATOR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.299 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.488 seconds; current allocated memory: 380.785 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.221 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.sched.adb -f 
Command       db_write done; 0.72 sec.
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.493 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.439 seconds; current allocated memory: 380.855 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.197 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.bind.adb -f 
Command       db_write done; 0.693 sec.
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'INTERPOLATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model INTERPOLATOR 
Execute       schedule -model INTERPOLATOR 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 380.855 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.sched.adb -f 
INFO-FLOW: Finish scheduling INTERPOLATOR.
Execute       set_default_model INTERPOLATOR 
Execute       bind -model INTERPOLATOR 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 380.855 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.bind.adb -f 
INFO-FLOW: Finish binding INTERPOLATOR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       schedule -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 380.863 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.
Execute       set_default_model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       bind -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 380.898 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_HLS 
Execute       schedule -model FIR_HLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 380.957 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_HLS.
Execute       set_default_model FIR_HLS 
Execute       bind -model FIR_HLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.156 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 380.957 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.bind.adb -f 
INFO-FLOW: Finish binding FIR_HLS.
Execute       get_model_list FIR_HLS -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter.1 
Execute       rtl_gen_preprocess FIR_filter.2 
Execute       rtl_gen_preprocess DECIMATOR 
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess INTERPOLATOR 
Execute       rtl_gen_preprocess Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       rtl_gen_preprocess FIR_HLS 
INFO-FLOW: Model list for RTL generation: FIR_filter.1 FIR_filter.2 DECIMATOR FIR_filter INTERPOLATOR Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.1 -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_1' pipeline 'FIR_filter.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_42_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13s_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13s_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_1'.
Command       create_rtl_model done; 0.285 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 382.934 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_FIR_filter_1 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_FIR_filter_1 
Execute       syn_report -csynth -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.1 -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.adb 
Execute       db_write -model FIR_filter.1 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.1 -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.2 -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter_2' pipeline 'FIR_filter.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_2'.
Command       create_rtl_model done; 0.193 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 383.789 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_FIR_filter_2 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_FIR_filter_2 
Execute       syn_report -csynth -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.2 -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.adb 
Execute       db_write -model FIR_filter.2 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.2 -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DECIMATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model DECIMATOR -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'mod_value_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_dec_41_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DECIMATOR'.
Command       create_rtl_model done; 1.136 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.747 seconds; current allocated memory: 384.023 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl DECIMATOR -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_DECIMATOR 
Execute       gen_rtl DECIMATOR -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_DECIMATOR 
Execute       syn_report -csynth -model DECIMATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/DECIMATOR_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model DECIMATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/DECIMATOR_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model DECIMATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model DECIMATOR -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.adb 
Execute       db_write -model DECIMATOR -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DECIMATOR -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_42_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_43_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_44_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13s_45_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_41_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 12.881 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.546 seconds; current allocated memory: 395.207 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.206 sec.
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.106 sec.
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.317 sec.
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.741 sec.
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'INTERPOLATOR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model INTERPOLATOR -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'mod_value' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_40_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_int_43_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'INTERPOLATOR'.
Command       create_rtl_model done; 0.822 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 6.226 seconds; current allocated memory: 415.148 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl INTERPOLATOR -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_INTERPOLATOR 
Execute       gen_rtl INTERPOLATOR -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_INTERPOLATOR 
Execute       syn_report -csynth -model INTERPOLATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/INTERPOLATOR_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model INTERPOLATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/INTERPOLATOR_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model INTERPOLATOR -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model INTERPOLATOR -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.adb 
Execute       db_write -model INTERPOLATOR -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info INTERPOLATOR -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -top_prefix FIR_HLS_ -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'mod_value_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc'.
Command       create_rtl_model done; 0.219 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 415.281 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       gen_rtl Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
Execute       syn_report -csynth -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.106 sec.
Execute       db_write -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.adb 
Execute       db_write -model Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_HLS -top_prefix  -sub_prefix FIR_HLS_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_HLS/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_HLS' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for FIR_HLS
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_HLS'.
Command       create_rtl_model done; 0.365 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 416.648 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_HLS -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/vhdl/FIR_HLS 
Execute       gen_rtl FIR_HLS -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/verilog/FIR_HLS 
Execute       syn_report -csynth -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_HLS_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/FIR_HLS_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_HLS -f -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.adb 
Execute       db_write -model FIR_HLS -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_HLS -p C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute       syn_report -designview -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.design.xml 
Command       syn_report done; 0.228 sec.
Execute       syn_report -csynthDesign -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FIR_HLS -o C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.protoinst 
Execute       sc_get_clocks FIR_HLS 
Execute       sc_get_portdomain FIR_HLS 
INFO-FLOW: Model list for RTL component generation: FIR_filter.1 FIR_filter.2 DECIMATOR FIR_filter INTERPOLATOR Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO-FLOW: Handling components in module [FIR_filter_1] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_mul_32s_10s_42_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_10s_42_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_13s_44_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_13s_44_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_13s_45_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_13s_45_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_14ns_46_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_14ns_46_1_1
INFO-FLOW: Handling components in module [FIR_filter_2] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_mul_32s_12s_43_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_12s_43_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_12s_44_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_12s_44_1_1
INFO-FLOW: Handling components in module [DECIMATOR] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.compgen.tcl 
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_mul_32s_6s_38_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_6s_38_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_7s_39_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_7s_39_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_8s_40_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_8s_40_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_9s_41_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_9s_41_1_1
INFO-FLOW: Found component FIR_HLS_mul_32s_11s_43_1_1.
INFO-FLOW: Append model FIR_HLS_mul_32s_11s_43_1_1
INFO-FLOW: Handling components in module [INTERPOLATOR] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.compgen.tcl 
INFO-FLOW: Found component FIR_HLS_regslice_both.
INFO-FLOW: Append model FIR_HLS_regslice_both
INFO-FLOW: Found component FIR_HLS_regslice_both.
INFO-FLOW: Append model FIR_HLS_regslice_both
INFO-FLOW: Handling components in module [FIR_HLS] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.compgen.tcl 
INFO-FLOW: Append model FIR_filter_1
INFO-FLOW: Append model FIR_filter_2
INFO-FLOW: Append model DECIMATOR
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model INTERPOLATOR
INFO-FLOW: Append model Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
INFO-FLOW: Append model FIR_HLS
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR_HLS_mul_32s_10s_42_1_1 FIR_HLS_mul_32s_13s_44_1_1 FIR_HLS_mul_32s_13s_45_1_1 FIR_HLS_mul_32s_14ns_46_1_1 FIR_HLS_mul_32s_12s_43_1_1 FIR_HLS_mul_32s_12s_44_1_1 FIR_HLS_mul_32s_6s_38_1_1 FIR_HLS_mul_32s_7s_39_1_1 FIR_HLS_mul_32s_8s_40_1_1 FIR_HLS_mul_32s_9s_41_1_1 FIR_HLS_mul_32s_11s_43_1_1 FIR_HLS_regslice_both FIR_HLS_regslice_both FIR_filter_1 FIR_filter_2 DECIMATOR FIR_filter INTERPOLATOR Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR_HLS_mul_32s_10s_42_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_13s_44_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_13s_45_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_14ns_46_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_12s_43_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_12s_44_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_6s_38_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_7s_39_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_8s_40_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_9s_41_1_1
INFO-FLOW: To file: write model FIR_HLS_mul_32s_11s_43_1_1
INFO-FLOW: To file: write model FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_HLS_regslice_both
INFO-FLOW: To file: write model FIR_filter_1
INFO-FLOW: To file: write model FIR_filter_2
INFO-FLOW: To file: write model DECIMATOR
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model INTERPOLATOR
INFO-FLOW: To file: write model Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
INFO-FLOW: To file: write model FIR_HLS
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.169 sec.
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.257 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db' modelList='FIR_HLS_mul_32s_10s_42_1_1
FIR_HLS_mul_32s_13s_44_1_1
FIR_HLS_mul_32s_13s_45_1_1
FIR_HLS_mul_32s_14ns_46_1_1
FIR_HLS_mul_32s_12s_43_1_1
FIR_HLS_mul_32s_12s_44_1_1
FIR_HLS_mul_32s_6s_38_1_1
FIR_HLS_mul_32s_7s_39_1_1
FIR_HLS_mul_32s_8s_40_1_1
FIR_HLS_mul_32s_9s_41_1_1
FIR_HLS_mul_32s_11s_43_1_1
FIR_HLS_regslice_both
FIR_HLS_regslice_both
FIR_filter_1
FIR_filter_2
DECIMATOR
FIR_filter
INTERPOLATOR
Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
FIR_HLS
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_part_info done; 0.103 sec.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 419.039 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR_HLS_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name INTERPOLATOR
INFO-FLOW: No bind nodes found for module_name FIR_HLS
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR_HLS_mul_32s_10s_42_1_1
FIR_HLS_mul_32s_13s_44_1_1
FIR_HLS_mul_32s_13s_45_1_1
FIR_HLS_mul_32s_14ns_46_1_1
FIR_HLS_mul_32s_12s_43_1_1
FIR_HLS_mul_32s_12s_44_1_1
FIR_HLS_mul_32s_6s_38_1_1
FIR_HLS_mul_32s_7s_39_1_1
FIR_HLS_mul_32s_8s_40_1_1
FIR_HLS_mul_32s_9s_41_1_1
FIR_HLS_mul_32s_11s_43_1_1
FIR_HLS_regslice_both
FIR_HLS_regslice_both
FIR_filter_1
FIR_filter_2
DECIMATOR
FIR_filter
INTERPOLATOR
Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc
FIR_HLS
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_1.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter_2.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/DECIMATOR.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/INTERPOLATOR.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/FIR_HLS.constraint.tcl 
Execute       sc_get_clocks FIR_HLS 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/Multirate_v1/Multirate_v1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR_HLS MODULE2INSTS {FIR_HLS FIR_HLS Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0 DECIMATOR grp_DECIMATOR_fu_378 FIR_filter_1 {grp_FIR_filter_1_fu_125 grp_FIR_filter_1_fu_124} FIR_filter_2 {grp_FIR_filter_2_fu_154 grp_FIR_filter_2_fu_152} FIR_filter grp_FIR_filter_fu_428 INTERPOLATOR grp_INTERPOLATOR_fu_666} INST2MODULE {FIR_HLS FIR_HLS Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0 Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc grp_DECIMATOR_fu_378 DECIMATOR grp_FIR_filter_1_fu_125 FIR_filter_1 grp_FIR_filter_2_fu_154 FIR_filter_2 grp_FIR_filter_fu_428 FIR_filter grp_INTERPOLATOR_fu_666 INTERPOLATOR grp_FIR_filter_1_fu_124 FIR_filter_1 grp_FIR_filter_2_fu_152 FIR_filter_2} INSTDATA {FIR_HLS {DEPTH 1 CHILDREN Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0} Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0 {DEPTH 2 CHILDREN {grp_DECIMATOR_fu_378 grp_FIR_filter_fu_428 grp_INTERPOLATOR_fu_666}} grp_DECIMATOR_fu_378 {DEPTH 3 CHILDREN {grp_FIR_filter_1_fu_125 grp_FIR_filter_2_fu_154}} grp_FIR_filter_1_fu_125 {DEPTH 4 CHILDREN {}} grp_FIR_filter_2_fu_154 {DEPTH 4 CHILDREN {}} grp_FIR_filter_fu_428 {DEPTH 3 CHILDREN {}} grp_INTERPOLATOR_fu_666 {DEPTH 3 CHILDREN {grp_FIR_filter_1_fu_124 grp_FIR_filter_2_fu_152}} grp_FIR_filter_1_fu_124 {DEPTH 4 CHILDREN {}} grp_FIR_filter_2_fu_152 {DEPTH 4 CHILDREN {}}} MODULEDATA {FIR_filter_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U1 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_44_1_1_U3 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_210_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U5 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_5_fu_247_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U4 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_6_fu_280_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U2 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_7_fu_315_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 10 BRAM 0 URAM 0}} FIR_filter_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_fu_174_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_43_1_1_U20 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_243_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_360_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_467_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U21 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_3_fu_499_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_4_fu_545_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_4_fu_589_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} DECIMATOR {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_372_p2 SOURCE FIR_HLS.cpp:66 VARIABLE add_ln66_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_fu_676_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U42 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_713_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_6_fu_749_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_9_fu_829_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_8_fu_906_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_10_fu_916_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U36 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_11_fu_943_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_12_fu_1015_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_13_fu_1087_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_38_1_1_U32 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_14_fu_1124_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_15_fu_1200_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_16_fu_1240_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_17_fu_1312_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U37 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_18_fu_1349_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U43 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_19_fu_1386_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_15_fu_1438_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_20_fu_1448_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_126_fu_1496_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_21_fu_1607_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U44 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_22_fu_1634_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U45 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_23_fu_1661_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_17_fu_1717_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_24_fu_1751_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_25_fu_1831_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U46 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_26_fu_1868_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_27_fu_1952_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_131_fu_2008_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_28_fu_2042_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_21_fu_2086_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_29_fu_2096_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U54 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_30_fu_2133_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U38 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_31_fu_2170_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_32_fu_2278_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_33_fu_2372_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U55 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_34_fu_2399_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_35_fu_2459_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_36_fu_2539_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_38_1_1_U33 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_37_fu_2576_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U60 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_38_fu_2613_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_26_fu_2687_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_39_fu_2697_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_138_fu_2749_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_40_fu_2795_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U47 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_41_fu_2832_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U61 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_42_fu_2869_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_141_fu_2925_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_43_fu_2959_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_27_fu_3007_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_44_fu_3112_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U56 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_45_fu_3139_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U62 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_46_fu_3166_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_47_fu_3246_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_28_fu_3302_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_48_fu_3336_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U63 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_49_fu_3373_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U64 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_50_fu_3431_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_149_fu_3483_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_51_fu_3529_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_52_fu_3609_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U70 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_53_fu_3646_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U71 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_54_fu_3683_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_33_fu_3735_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_55_fu_3781_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_56_fu_3922_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U78 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_57_fu_3949_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U72 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_58_fu_3976_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_36_fu_4032_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_59_fu_4066_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_154_fu_4118_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_60_fu_4164_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U80 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_61_fu_4201_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U73 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_62_fu_4259_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_161_fu_4445_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U74 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_66_fu_4660_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U81 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_67_fu_4697_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_169_fu_4749_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_68_fu_4795_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_41_fu_4843_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_69_fu_4954_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U75 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_70_fu_4981_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U79 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_71_fu_5008_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_72_fu_5088_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_44_fu_5140_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_73_fu_5186_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U76 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_74_fu_5223_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U77 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_75_fu_5281_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_76_fu_5361_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_174_fu_5413_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_77_fu_5459_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U65 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_78_fu_5496_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U66 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_79_fu_5533_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_49_fu_5589_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_80_fu_5623_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_81_fu_5764_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U67 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_82_fu_5791_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U57 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_83_fu_5818_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_51_fu_5874_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_84_fu_5908_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_181_fu_5964_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_85_fu_5998_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U68 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_86_fu_6035_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U48 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_87_fu_6093_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_184_fu_6145_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_88_fu_6191_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_52_fu_6243_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_89_fu_6253_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U69 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_90_fu_6290_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_38_1_1_U34 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_91_fu_6327_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_92_fu_6407_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_93_fu_6514_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U58 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_94_fu_6541_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_95_fu_6581_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_96_fu_6689_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U39 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_97_fu_6726_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U59 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_98_fu_6763_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_57_fu_6799_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_99_fu_6844_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_191_fu_6900_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_100_fu_6934_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_101_fu_7002_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U49 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_102_fu_7039_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_103_fu_7119_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_61_fu_7175_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_104_fu_7209_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U50 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_105_fu_7294_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U51 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_106_fu_7321_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_197_fu_7377_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_107_fu_7411_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_63_fu_7463_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_108_fu_7473_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U52 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_109_fu_7510_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U40 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_110_fu_7547_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_111_fu_7641_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_112_fu_7681_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_113_fu_7741_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_38_1_1_U35 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_114_fu_7778_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_115_fu_7850_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_116_fu_7922_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U41 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_117_fu_7998_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_70_fu_8038_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_118_fu_8048_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_119_fu_8128_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_1_fu_8160_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_120_fu_8170_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U53 SOURCE FIR_HLS.cpp:45 VARIABLE mul_ln45_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_121_fu_8207_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln45_72_fu_8259_p2 SOURCE FIR_HLS.cpp:45 VARIABLE sub_ln45_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_122_fu_8269_p2 SOURCE FIR_HLS.cpp:45 VARIABLE add_ln45_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 100 BRAM 0 URAM 0}} Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_716_p2 SOURCE FIR_HLS.cpp:20 VARIABLE icmp_ln20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_722_p2 SOURCE FIR_HLS.cpp:25 VARIABLE add_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 114 BRAM 0 URAM 0}} INTERPOLATOR {AREA {DSP 0 BRAM 0 URAM 0}} FIR_HLS {AREA {DSP 114 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.386 seconds; current allocated memory: 424.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_HLS.
Execute       syn_report -model FIR_HLS -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 137.83 MHz
Command     autosyn done; 38.728 sec.
Command   csynth_design done; 71.779 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
