// Seed: 4116076054
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input supply1 id_2,
    output logic id_3
);
  initial id_3 <= 1;
  module_0 modCall_1 ();
  wire id_5;
  assign id_3 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    output tri id_6,
    output supply0 id_7,
    output tri0 id_8,
    input wor id_9
);
  wire id_11;
  assign id_1 = id_5;
  wire id_12;
  module_0 modCall_1 ();
  id_13(
      .id_0(1), .id_1(1'b0)
  );
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
