Warning (10268): Verilog HDL information at data.sv(16): always construct contains both blocking and non-blocking assignments File: C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/data.sv Line: 16
Warning (10268): Verilog HDL information at alu_operation.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DYV/GIT-DV/PR2/alu_operation.sv Line: 18
