// Seed: 256860243
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3
    , id_13,
    input supply0 id_4,
    input tri id_5,
    output tri0 id_6,
    output tri0 id_7,
    output uwire id_8,
    output wor id_9,
    input wor id_10
    , id_14,
    output tri1 id_11
);
  assign id_13 = id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri id_2
);
  module_0(
      id_2, id_0, id_0, id_0, id_0, id_0, id_2, id_2, id_2, id_2, id_0, id_2
  );
  genvar id_4;
  tri1 id_5 = 1;
endmodule
