{
  "config_type": "generator",
  "generator": "generators/v1/config_gen",

  "chip": "oprecompkw",
    
  "ddr": {
    "size"  : "0x10000000"
  },

  "cluster": {
    "base": "0x10000000",
    "alias": "0x00000000",
    "size": "0x00400000",
    "core": "ri5ky_v2_sfloat_single_regfile",
    "version": 5,
    "json_file": "cluster_v5_fpu",
    "nb_cluster": 1,
    "nb_pe": 8,
    "pe": {
      "irq": [
        null       , null       , null         , null,
        null       , null       , null         , null,
        "dma_0"    , "dma_1"    , "timer_0"    , "timer_1",
        "acc_0"    , "acc_1"    , "acc_2"      , "acc_3",
        "eu_bar"   , "eu_mutex" , "eu_dispatch", null,
        null       , null       , "dma_ext"    , null,
        "job_fifo" , null       , null         , null,
        "mpu_error", null       , "soc_event"  , "soc_fifo"
      ]
    },

    "l1": {
      "base": "0x10000000",
      "size": "0x00010000",
      "banking_factor": 2
    },

    "peripherals": {

      "base": "0x10200000",
      "size": "0x00200000",

      "alias": {
        "base": "0x00200000",
        "size": "0x00200000"
      },

      "cluster_ctrl": {
        "base": "0x10200000",
        "size": "0x00000400"
      },

      "timer": {
        "base": "0x10200400",
        "size": "0x00000400"
      },

      "event_unit": {
        "base": "0x10200800",
        "size": "0x00000800"
      },

      "icache_ctrl": {
        "base": "0x10201400",
        "size": "0x00000400"
      },

      "dma": {
        "version": 6,
        "base": "0x10201800",
        "size": "0x00000400",
        "is_64": true
      },

      "dbg_unit": {
        "base": "0x10300000",
        "size"  : "0x00008000"
      },

      "cluster_ico": {}
    },

    "demux_peripherals":
    {
      "base": "0x10204000",

      "event_unit": {
        "base": "0x10204000",
        "size": "0x00000400"
      },
      "dma": {
        "base": "0x10204400",
        "size": "0x00000400"
      }
    }
  },

  "soc": {

    "job_fifo": {

    },

    "base": "0x1A000000",
    "size": "0x06000000",

    "ddr": {
      "base"  : "0x800000000000",
      "size"  : "0x100000000000"
    },

    "rom": {
      "version": 2,
      "base": "0x1A000000",
      "size": "0x00002000"
    },

    "l2": {
      "base": "0x1C000000",
      "size": "0x00080000",

      "shared": {
        "nb_banks"     : 4,
        "interleaving_bits" : 2,
        "base"         : "0x1C000000",
        "size"         : "0x00080000"
      }
    },

    "peripherals": {

      "base": "0x1A100000",
      "size": "0x00100000",

      "apb_soc_ctrl": {
        "base"         : "0x1A104000",
        "size"         : "0x00001000"
      },

      "stdout": {
        "version"      : 3,
        "base"         : "0x1A10F000",
        "size"         : "0x00001000"
      }

    }
  },
  "soc_events": {
    "soc_evt_spim0_rx"        : 0,
    "soc_evt_spim0_tx"        : 1,
    "soc_evt_spim1_rx"        : 2,
    "soc_evt_spim1_tx"        : 3,
    "soc_evt_hyper0_rx"       : 4,
    "soc_evt_hyper0_tx"       : 5,
    "soc_evt_uart0_rx"        : 6,
    "soc_evt_uart0_tx"        : 7,
    "soc_evt_i2c0_rx"         : 8,
    "soc_evt_i2c0_tx"         : 9,
    "soc_evt_i2c1_rx"         : 10,
    "soc_evt_i2c1_tx"         : 11,
    "soc_evt_i2s_ch0"         : 12,
    "soc_evt_i2s_ch1"         : 13,
    "soc_evt_cam0"            : 14,
    "soc_evt_spim0_eot"       : 22,
    "soc_evt_l2l2_eot"        : 23,
    "soc_evt_uart_eot"        : 25,
    "soc_evt_i2c0_extra"      : 26,
    "soc_evt_i2c1_extra"      : 27,
    "soc_evt_i2s_extra"       : 28,
    "soc_evt_cam0_eot"        : 29,
    "soc_evt_cluster_pok"     : 31,
    "soc_evt_cluster_not_busy": 34,
    "soc_evt_cluster_cg_ok"   : 35,
    "soc_evt_picl_ok"         : 36,
    "soc_evt_scu_ok"          : 37,
    "soc_evt_adv_timer0"      : 38,
    "soc_evt_adv_timer1"      : 39,
    "soc_evt_adv_timer2"      : 40,
    "soc_evt_adv_timer3"      : 41,
    "soc_evt_gpio"            : 42,
    "soc_evt_rtc_apb"         : 43,
    "soc_evt_rtc"             : 44,
    "soc_evt_ref_clock"       : 56,

    "soc_evt_sw_first"        : 48,
    "soc_evt_sw_nb"           : 8,

    "soc_evt_pmu0"            : 31
  }
}