0.6
2018.3
Dec  7 2018
00:33:28
D:/Progress/Vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sim_1/new/tb_riscv_top.v,1703423704,verilog,,,,tb_riscv_top,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/Adder.v,1703604212,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/Shifter.v,,Adder,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/Shifter.v,1703607863,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v,,Shifter,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/alu.v,1703507643,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v,,alu,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/branch_judge.v,1703422166,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/cla_4.v,,branch_judge,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/cla_4.v,1703505422,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/cla_adder32.v,,cla_4,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/cla_adder32.v,1703505464,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v,,cla_adder32,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/control.v,1703505533,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,alu_control;control;main_control,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/data_memory.v,1703492823,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,data_memory,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/datapath.v,1703505542,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v,,datapath,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,1703422264,verilog,,,,,,,,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_mem_regs.v,1703422308,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,ex_mem_regs,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/ex_stage.v,1703610473,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v,,ex_stage,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/forward_unit.v,1703422370,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v,,forward_unit,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_ex_regs.v,1703552270,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,id_ex_regs,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/id_stage.v,1703422404,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v,,id_stage,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_id_regs.v,1703524710,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,if_id_regs,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/if_stage.v,1703524705,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v,,if_stage,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_decode.v,1703423158,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,instr_decode,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/instr_memory.v,1703611655,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v,,instr_memory,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_stage.v,1703422558,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v,,mem_stage,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mem_wb_regs.v,1703422579,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,mem_wb_regs,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux.v,1703422596,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux3_1.v,,mux,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/mux3_1.v,1703358120,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/pc_reg.v,,mux3_1,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/pc_reg.v,1703505540,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/register.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,pc_reg,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/register.v,1703554880,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv.v,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/define.vh,registers,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv.v,1703422689,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv_top.v,,riscv,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/riscv_top.v,1703422699,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/wb_stage.v,,riscv_top,,,../../../../project_1.srcs/sources_1/new,,,,,
D:/Progress/Vivado/project_1/project_1.srcs/sources_1/new/wb_stage.v,1703422735,verilog,,D:/Progress/Vivado/project_1/project_1.srcs/sim_1/new/tb_riscv_top.v,,wb_stage,,,../../../../project_1.srcs/sources_1/new,,,,,
