digraph "CFG for '_Z7prescanPfiii' function" {
	label="CFG for '_Z7prescanPfiii' function";

	Node0x565e330 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = shl nsw i32 %13, 1\l  %15 = add nsw i32 %2, 1\l  %16 = mul nsw i32 %14, %15\l  %17 = add nsw i32 %16, %2\l  %18 = shl nsw i32 %2, 1\l  %19 = add nsw i32 %16, %18\l  %20 = or i32 %19, 1\l  %21 = icmp eq i32 %3, 0\l  br i1 %21, label %30, label %22\l|{<s0>T|<s1>F}}"];
	Node0x565e330:s0 -> Node0x56606e0;
	Node0x565e330:s1 -> Node0x5660770;
	Node0x5660770 [shape=record,color="#b70d28ff", style=filled, fillcolor="#e8765c70",label="{%22:\l22:                                               \l  %23 = sext i32 %17 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %0, i64 %23\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = sext i32 %20 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %29 = fadd contract float %25, %28\l  store float %29, float addrspace(1)* %27, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x5660770 -> Node0x5661ae0;
	Node0x56606e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%30:\l30:                                               \l  %31 = sext i32 %20 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fptosi float %33 to i32\l  %35 = sext i32 %17 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %0, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %38 = fadd contract float %33, %37\l  store float %38, float addrspace(1)* %32, align 4, !tbaa !7\l  %39 = sitofp i32 %34 to float\l  store float %39, float addrspace(1)* %36, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x56606e0 -> Node0x5661ae0;
	Node0x5661ae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
