
2019_04_14_newCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005714  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  080058a8  080058a8  000158a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005b68  08005b68  00015b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005b70  08005b70  00015b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005b74  08005b74  00015b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08005b78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          00006f5c  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20006fd0  20006fd0  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   000178b7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002956  00000000  00000000  0003795b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000093d2  00000000  00000000  0003a2b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ac8  00000000  00000000  00043688  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001020  00000000  00000000  00044150  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000686d  00000000  00000000  00045170  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004711  00000000  00000000  0004b9dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000500ee  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000290c  00000000  00000000  0005016c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800588c 	.word	0x0800588c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800588c 	.word	0x0800588c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2iz>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d215      	bcs.n	8000b5a <__aeabi_d2iz+0x36>
 8000b2e:	d511      	bpl.n	8000b54 <__aeabi_d2iz+0x30>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d912      	bls.n	8000b60 <__aeabi_d2iz+0x3c>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d105      	bne.n	8000b6c <__aeabi_d2iz+0x48>
 8000b60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b64:	bf08      	it	eq
 8000b66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b97a 	b.w	8000e80 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	468c      	mov	ip, r1
 8000baa:	460d      	mov	r5, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	9e08      	ldr	r6, [sp, #32]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d151      	bne.n	8000c58 <__udivmoddi4+0xb4>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4617      	mov	r7, r2
 8000bb8:	d96d      	bls.n	8000c96 <__udivmoddi4+0xf2>
 8000bba:	fab2 fe82 	clz	lr, r2
 8000bbe:	f1be 0f00 	cmp.w	lr, #0
 8000bc2:	d00b      	beq.n	8000bdc <__udivmoddi4+0x38>
 8000bc4:	f1ce 0c20 	rsb	ip, lr, #32
 8000bc8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bcc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bd0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bd4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000bd8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bdc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000be0:	0c25      	lsrs	r5, r4, #16
 8000be2:	fbbc f8fa 	udiv	r8, ip, sl
 8000be6:	fa1f f987 	uxth.w	r9, r7
 8000bea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000bee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000bf2:	fb08 f309 	mul.w	r3, r8, r9
 8000bf6:	42ab      	cmp	r3, r5
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x6c>
 8000bfa:	19ed      	adds	r5, r5, r7
 8000bfc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c00:	f080 8123 	bcs.w	8000e4a <__udivmoddi4+0x2a6>
 8000c04:	42ab      	cmp	r3, r5
 8000c06:	f240 8120 	bls.w	8000e4a <__udivmoddi4+0x2a6>
 8000c0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c0e:	443d      	add	r5, r7
 8000c10:	1aed      	subs	r5, r5, r3
 8000c12:	b2a4      	uxth	r4, r4
 8000c14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c20:	fb00 f909 	mul.w	r9, r0, r9
 8000c24:	45a1      	cmp	r9, r4
 8000c26:	d909      	bls.n	8000c3c <__udivmoddi4+0x98>
 8000c28:	19e4      	adds	r4, r4, r7
 8000c2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2e:	f080 810a 	bcs.w	8000e46 <__udivmoddi4+0x2a2>
 8000c32:	45a1      	cmp	r9, r4
 8000c34:	f240 8107 	bls.w	8000e46 <__udivmoddi4+0x2a2>
 8000c38:	3802      	subs	r0, #2
 8000c3a:	443c      	add	r4, r7
 8000c3c:	eba4 0409 	sub.w	r4, r4, r9
 8000c40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c44:	2100      	movs	r1, #0
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d061      	beq.n	8000d0e <__udivmoddi4+0x16a>
 8000c4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c4e:	2300      	movs	r3, #0
 8000c50:	6034      	str	r4, [r6, #0]
 8000c52:	6073      	str	r3, [r6, #4]
 8000c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c58:	428b      	cmp	r3, r1
 8000c5a:	d907      	bls.n	8000c6c <__udivmoddi4+0xc8>
 8000c5c:	2e00      	cmp	r6, #0
 8000c5e:	d054      	beq.n	8000d0a <__udivmoddi4+0x166>
 8000c60:	2100      	movs	r1, #0
 8000c62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c66:	4608      	mov	r0, r1
 8000c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6c:	fab3 f183 	clz	r1, r3
 8000c70:	2900      	cmp	r1, #0
 8000c72:	f040 808e 	bne.w	8000d92 <__udivmoddi4+0x1ee>
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d302      	bcc.n	8000c80 <__udivmoddi4+0xdc>
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	f200 80fa 	bhi.w	8000e74 <__udivmoddi4+0x2d0>
 8000c80:	1a84      	subs	r4, r0, r2
 8000c82:	eb65 0503 	sbc.w	r5, r5, r3
 8000c86:	2001      	movs	r0, #1
 8000c88:	46ac      	mov	ip, r5
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	d03f      	beq.n	8000d0e <__udivmoddi4+0x16a>
 8000c8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	b912      	cbnz	r2, 8000c9e <__udivmoddi4+0xfa>
 8000c98:	2701      	movs	r7, #1
 8000c9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c9e:	fab7 fe87 	clz	lr, r7
 8000ca2:	f1be 0f00 	cmp.w	lr, #0
 8000ca6:	d134      	bne.n	8000d12 <__udivmoddi4+0x16e>
 8000ca8:	1beb      	subs	r3, r5, r7
 8000caa:	0c3a      	lsrs	r2, r7, #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cb6:	0c25      	lsrs	r5, r4, #16
 8000cb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000cbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cc0:	fb0c f308 	mul.w	r3, ip, r8
 8000cc4:	42ab      	cmp	r3, r5
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0x134>
 8000cc8:	19ed      	adds	r5, r5, r7
 8000cca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cce:	d202      	bcs.n	8000cd6 <__udivmoddi4+0x132>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f200 80d1 	bhi.w	8000e78 <__udivmoddi4+0x2d4>
 8000cd6:	4680      	mov	r8, r0
 8000cd8:	1aed      	subs	r5, r5, r3
 8000cda:	b2a3      	uxth	r3, r4
 8000cdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000ce0:	fb02 5510 	mls	r5, r2, r0, r5
 8000ce4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000ce8:	fb0c fc00 	mul.w	ip, ip, r0
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0x15c>
 8000cf0:	19e4      	adds	r4, r4, r7
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	d202      	bcs.n	8000cfe <__udivmoddi4+0x15a>
 8000cf8:	45a4      	cmp	ip, r4
 8000cfa:	f200 80b8 	bhi.w	8000e6e <__udivmoddi4+0x2ca>
 8000cfe:	4618      	mov	r0, r3
 8000d00:	eba4 040c 	sub.w	r4, r4, ip
 8000d04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d08:	e79d      	b.n	8000c46 <__udivmoddi4+0xa2>
 8000d0a:	4631      	mov	r1, r6
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d12:	f1ce 0420 	rsb	r4, lr, #32
 8000d16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000d22:	0c3a      	lsrs	r2, r7, #16
 8000d24:	fa25 f404 	lsr.w	r4, r5, r4
 8000d28:	ea48 0803 	orr.w	r8, r8, r3
 8000d2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d34:	fb02 4411 	mls	r4, r2, r1, r4
 8000d38:	fa1f fc87 	uxth.w	ip, r7
 8000d3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d40:	fb01 f30c 	mul.w	r3, r1, ip
 8000d44:	42ab      	cmp	r3, r5
 8000d46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x1bc>
 8000d4c:	19ed      	adds	r5, r5, r7
 8000d4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d52:	f080 808a 	bcs.w	8000e6a <__udivmoddi4+0x2c6>
 8000d56:	42ab      	cmp	r3, r5
 8000d58:	f240 8087 	bls.w	8000e6a <__udivmoddi4+0x2c6>
 8000d5c:	3902      	subs	r1, #2
 8000d5e:	443d      	add	r5, r7
 8000d60:	1aeb      	subs	r3, r5, r3
 8000d62:	fa1f f588 	uxth.w	r5, r8
 8000d66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000d6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d72:	fb00 f30c 	mul.w	r3, r0, ip
 8000d76:	42ab      	cmp	r3, r5
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x1e6>
 8000d7a:	19ed      	adds	r5, r5, r7
 8000d7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d80:	d26f      	bcs.n	8000e62 <__udivmoddi4+0x2be>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d96d      	bls.n	8000e62 <__udivmoddi4+0x2be>
 8000d86:	3802      	subs	r0, #2
 8000d88:	443d      	add	r5, r7
 8000d8a:	1aeb      	subs	r3, r5, r3
 8000d8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d90:	e78f      	b.n	8000cb2 <__udivmoddi4+0x10e>
 8000d92:	f1c1 0720 	rsb	r7, r1, #32
 8000d96:	fa22 f807 	lsr.w	r8, r2, r7
 8000d9a:	408b      	lsls	r3, r1
 8000d9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000da0:	ea48 0303 	orr.w	r3, r8, r3
 8000da4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000da8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dac:	40fd      	lsrs	r5, r7
 8000dae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000db2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000db6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dbe:	fa1f f883 	uxth.w	r8, r3
 8000dc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000dc6:	fb09 f408 	mul.w	r4, r9, r8
 8000dca:	42ac      	cmp	r4, r5
 8000dcc:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x244>
 8000dd6:	18ed      	adds	r5, r5, r3
 8000dd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ddc:	d243      	bcs.n	8000e66 <__udivmoddi4+0x2c2>
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	d941      	bls.n	8000e66 <__udivmoddi4+0x2c2>
 8000de2:	f1a9 0902 	sub.w	r9, r9, #2
 8000de6:	441d      	add	r5, r3
 8000de8:	1b2d      	subs	r5, r5, r4
 8000dea:	fa1f fe8e 	uxth.w	lr, lr
 8000dee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000df2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000df6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000dfa:	fb00 f808 	mul.w	r8, r0, r8
 8000dfe:	45a0      	cmp	r8, r4
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x26e>
 8000e02:	18e4      	adds	r4, r4, r3
 8000e04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e08:	d229      	bcs.n	8000e5e <__udivmoddi4+0x2ba>
 8000e0a:	45a0      	cmp	r8, r4
 8000e0c:	d927      	bls.n	8000e5e <__udivmoddi4+0x2ba>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	441c      	add	r4, r3
 8000e12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e16:	eba4 0408 	sub.w	r4, r4, r8
 8000e1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e1e:	454c      	cmp	r4, r9
 8000e20:	46c6      	mov	lr, r8
 8000e22:	464d      	mov	r5, r9
 8000e24:	d315      	bcc.n	8000e52 <__udivmoddi4+0x2ae>
 8000e26:	d012      	beq.n	8000e4e <__udivmoddi4+0x2aa>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x29c>
 8000e2a:	ebba 030e 	subs.w	r3, sl, lr
 8000e2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40cb      	lsrs	r3, r1
 8000e38:	431f      	orrs	r7, r3
 8000e3a:	40cc      	lsrs	r4, r1
 8000e3c:	6037      	str	r7, [r6, #0]
 8000e3e:	6074      	str	r4, [r6, #4]
 8000e40:	2100      	movs	r1, #0
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	4618      	mov	r0, r3
 8000e48:	e6f8      	b.n	8000c3c <__udivmoddi4+0x98>
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	e6e0      	b.n	8000c10 <__udivmoddi4+0x6c>
 8000e4e:	45c2      	cmp	sl, r8
 8000e50:	d2ea      	bcs.n	8000e28 <__udivmoddi4+0x284>
 8000e52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e56:	eb69 0503 	sbc.w	r5, r9, r3
 8000e5a:	3801      	subs	r0, #1
 8000e5c:	e7e4      	b.n	8000e28 <__udivmoddi4+0x284>
 8000e5e:	4628      	mov	r0, r5
 8000e60:	e7d7      	b.n	8000e12 <__udivmoddi4+0x26e>
 8000e62:	4640      	mov	r0, r8
 8000e64:	e791      	b.n	8000d8a <__udivmoddi4+0x1e6>
 8000e66:	4681      	mov	r9, r0
 8000e68:	e7be      	b.n	8000de8 <__udivmoddi4+0x244>
 8000e6a:	4601      	mov	r1, r0
 8000e6c:	e778      	b.n	8000d60 <__udivmoddi4+0x1bc>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	443c      	add	r4, r7
 8000e72:	e745      	b.n	8000d00 <__udivmoddi4+0x15c>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xe6>
 8000e78:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7c:	443d      	add	r5, r7
 8000e7e:	e72b      	b.n	8000cd8 <__udivmoddi4+0x134>

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e84:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <HAL_InitTick+0x3c>)
 8000e88:	4b0e      	ldr	r3, [pc, #56]	; (8000ec4 <HAL_InitTick+0x40>)
{
 8000e8a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e8c:	7818      	ldrb	r0, [r3, #0]
 8000e8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e92:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e96:	6810      	ldr	r0, [r2, #0]
 8000e98:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e9c:	f000 f894 	bl	8000fc8 <HAL_SYSTICK_Config>
 8000ea0:	4604      	mov	r4, r0
 8000ea2:	b958      	cbnz	r0, 8000ebc <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea4:	2d0f      	cmp	r5, #15
 8000ea6:	d809      	bhi.n	8000ebc <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	4629      	mov	r1, r5
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	f000 f84a 	bl	8000f48 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <HAL_InitTick+0x44>)
 8000eb6:	4620      	mov	r0, r4
 8000eb8:	601d      	str	r5, [r3, #0]
 8000eba:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ebc:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000ebe:	bd38      	pop	{r3, r4, r5, pc}
 8000ec0:	2000000c 	.word	0x2000000c
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000004 	.word	0x20000004

08000ecc <HAL_Init>:
{
 8000ecc:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ece:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <HAL_Init+0x30>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ed6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ede:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ee6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f81b 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff ffc8 	bl	8000e84 <HAL_InitTick>
  HAL_MspInit();
 8000ef4:	f002 fd66 	bl	80039c4 <HAL_MspInit>
}
 8000ef8:	2000      	movs	r0, #0
 8000efa:	bd08      	pop	{r3, pc}
 8000efc:	40023c00 	.word	0x40023c00

08000f00 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f00:	4a03      	ldr	r2, [pc, #12]	; (8000f10 <HAL_IncTick+0x10>)
 8000f02:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <HAL_IncTick+0x14>)
 8000f04:	6811      	ldr	r1, [r2, #0]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	440b      	add	r3, r1
 8000f0a:	6013      	str	r3, [r2, #0]
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	200000b4 	.word	0x200000b4
 8000f14:	20000000 	.word	0x20000000

08000f18 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f18:	4b01      	ldr	r3, [pc, #4]	; (8000f20 <HAL_GetTick+0x8>)
 8000f1a:	6818      	ldr	r0, [r3, #0]
}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	200000b4 	.word	0x200000b4

08000f24 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f26:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f28:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f2c:	041b      	lsls	r3, r3, #16
 8000f2e:	0c1b      	lsrs	r3, r3, #16
 8000f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000f34:	0200      	lsls	r0, r0, #8
 8000f36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f3a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000f3e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f40:	60d3      	str	r3, [r2, #12]
 8000f42:	4770      	bx	lr
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f4a:	b530      	push	{r4, r5, lr}
 8000f4c:	68dc      	ldr	r4, [r3, #12]
 8000f4e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f52:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f56:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	bf28      	it	cs
 8000f5c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 0501 	mov.w	r5, #1
 8000f64:	fa05 f303 	lsl.w	r3, r5, r3
 8000f68:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6c:	bf8c      	ite	hi
 8000f6e:	3c03      	subhi	r4, #3
 8000f70:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f72:	4019      	ands	r1, r3
 8000f74:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f76:	fa05 f404 	lsl.w	r4, r5, r4
 8000f7a:	3c01      	subs	r4, #1
 8000f7c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000f7e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	ea42 0201 	orr.w	r2, r2, r1
 8000f84:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f88:	bfaf      	iteee	ge
 8000f8a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8e:	f000 000f 	andlt.w	r0, r0, #15
 8000f92:	4b06      	ldrlt	r3, [pc, #24]	; (8000fac <HAL_NVIC_SetPriority+0x64>)
 8000f94:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f96:	bfa5      	ittet	ge
 8000f98:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000f9c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000fa4:	bd30      	pop	{r4, r5, pc}
 8000fa6:	bf00      	nop
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	e000ed14 	.word	0xe000ed14

08000fb0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000fb0:	0942      	lsrs	r2, r0, #5
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f000 001f 	and.w	r0, r0, #31
 8000fb8:	fa03 f000 	lsl.w	r0, r3, r0
 8000fbc:	4b01      	ldr	r3, [pc, #4]	; (8000fc4 <HAL_NVIC_EnableIRQ+0x14>)
 8000fbe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000fc2:	4770      	bx	lr
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc8:	3801      	subs	r0, #1
 8000fca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fce:	d20a      	bcs.n	8000fe6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd2:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd6:	21f0      	movs	r1, #240	; 0xf0
 8000fd8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fdc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fde:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fe6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e010 	.word	0xe000e010
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ff4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d003      	beq.n	8001004 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001000:	2001      	movs	r0, #1
 8001002:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001004:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001006:	2305      	movs	r3, #5
 8001008:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800100c:	6813      	ldr	r3, [r2, #0]
 800100e:	f023 0301 	bic.w	r3, r3, #1
 8001012:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001014:	2000      	movs	r0, #0
}
 8001016:	4770      	bx	lr

08001018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800101c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001020:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80011d0 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001024:	4a68      	ldr	r2, [pc, #416]	; (80011c8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001026:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80011d4 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800102a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800102c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800102e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001032:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001034:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001038:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800103c:	45b6      	cmp	lr, r6
 800103e:	f040 80ae 	bne.w	800119e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001042:	684c      	ldr	r4, [r1, #4]
 8001044:	f024 0710 	bic.w	r7, r4, #16
 8001048:	2f02      	cmp	r7, #2
 800104a:	d116      	bne.n	800107a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800104c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001050:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001054:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001058:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800105c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001060:	f04f 0c0f 	mov.w	ip, #15
 8001064:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001068:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800106c:	690d      	ldr	r5, [r1, #16]
 800106e:	fa05 f50b 	lsl.w	r5, r5, fp
 8001072:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001076:	f8ca 5020 	str.w	r5, [sl, #32]
 800107a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800107e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001080:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001084:	fa05 f50a 	lsl.w	r5, r5, sl
 8001088:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800108a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001092:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001096:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001098:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800109c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800109e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010a2:	d811      	bhi.n	80010c8 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80010a4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010a6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010aa:	68cf      	ldr	r7, [r1, #12]
 80010ac:	fa07 fc0a 	lsl.w	ip, r7, sl
 80010b0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80010b4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80010b6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010b8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010bc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80010c0:	409f      	lsls	r7, r3
 80010c2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80010c6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80010c8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ca:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010cc:	688f      	ldr	r7, [r1, #8]
 80010ce:	fa07 f70a 	lsl.w	r7, r7, sl
 80010d2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80010d4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010d6:	00e5      	lsls	r5, r4, #3
 80010d8:	d561      	bpl.n	800119e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010da:	f04f 0b00 	mov.w	fp, #0
 80010de:	f8cd b00c 	str.w	fp, [sp, #12]
 80010e2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e6:	4d39      	ldr	r5, [pc, #228]	; (80011cc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e8:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80010ec:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80010f0:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80010f4:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80010f8:	9703      	str	r7, [sp, #12]
 80010fa:	9f03      	ldr	r7, [sp, #12]
 80010fc:	f023 0703 	bic.w	r7, r3, #3
 8001100:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001104:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001108:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800110c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001110:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001114:	f04f 0e0f 	mov.w	lr, #15
 8001118:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800111c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800111e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001122:	d043      	beq.n	80011ac <HAL_GPIO_Init+0x194>
 8001124:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001128:	42a8      	cmp	r0, r5
 800112a:	d041      	beq.n	80011b0 <HAL_GPIO_Init+0x198>
 800112c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001130:	42a8      	cmp	r0, r5
 8001132:	d03f      	beq.n	80011b4 <HAL_GPIO_Init+0x19c>
 8001134:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001138:	42a8      	cmp	r0, r5
 800113a:	d03d      	beq.n	80011b8 <HAL_GPIO_Init+0x1a0>
 800113c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001140:	42a8      	cmp	r0, r5
 8001142:	d03b      	beq.n	80011bc <HAL_GPIO_Init+0x1a4>
 8001144:	4548      	cmp	r0, r9
 8001146:	d03b      	beq.n	80011c0 <HAL_GPIO_Init+0x1a8>
 8001148:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800114c:	42a8      	cmp	r0, r5
 800114e:	d039      	beq.n	80011c4 <HAL_GPIO_Init+0x1ac>
 8001150:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001154:	42a8      	cmp	r0, r5
 8001156:	bf14      	ite	ne
 8001158:	2508      	movne	r5, #8
 800115a:	2507      	moveq	r5, #7
 800115c:	fa05 f50c 	lsl.w	r5, r5, ip
 8001160:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001164:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001166:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001168:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800116a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800116e:	bf0c      	ite	eq
 8001170:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001172:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001174:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001176:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001178:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800117c:	bf0c      	ite	eq
 800117e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001180:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001182:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001184:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001186:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800118a:	bf0c      	ite	eq
 800118c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800118e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001190:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001192:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001194:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001196:	bf54      	ite	pl
 8001198:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800119a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800119c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119e:	3301      	adds	r3, #1
 80011a0:	2b10      	cmp	r3, #16
 80011a2:	f47f af44 	bne.w	800102e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80011a6:	b005      	add	sp, #20
 80011a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ac:	465d      	mov	r5, fp
 80011ae:	e7d5      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011b0:	2501      	movs	r5, #1
 80011b2:	e7d3      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011b4:	2502      	movs	r5, #2
 80011b6:	e7d1      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011b8:	2503      	movs	r5, #3
 80011ba:	e7cf      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011bc:	2504      	movs	r5, #4
 80011be:	e7cd      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011c0:	2505      	movs	r5, #5
 80011c2:	e7cb      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011c4:	2506      	movs	r5, #6
 80011c6:	e7c9      	b.n	800115c <HAL_GPIO_Init+0x144>
 80011c8:	40013c00 	.word	0x40013c00
 80011cc:	40020000 	.word	0x40020000
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40021400 	.word	0x40021400

080011d8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011d8:	6903      	ldr	r3, [r0, #16]
 80011da:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80011dc:	bf14      	ite	ne
 80011de:	2001      	movne	r0, #1
 80011e0:	2000      	moveq	r0, #0
 80011e2:	4770      	bx	lr

080011e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e4:	b10a      	cbz	r2, 80011ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011e6:	6181      	str	r1, [r0, #24]
 80011e8:	4770      	bx	lr
 80011ea:	0409      	lsls	r1, r1, #16
 80011ec:	e7fb      	b.n	80011e6 <HAL_GPIO_WritePin+0x2>

080011ee <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80011ee:	6943      	ldr	r3, [r0, #20]
 80011f0:	4059      	eors	r1, r3
 80011f2:	6141      	str	r1, [r0, #20]
 80011f4:	4770      	bx	lr

080011f6 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011f6:	4770      	bx	lr

080011f8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80011f8:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011fa:	4b04      	ldr	r3, [pc, #16]	; (800120c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80011fc:	6959      	ldr	r1, [r3, #20]
 80011fe:	4201      	tst	r1, r0
 8001200:	d002      	beq.n	8001208 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001202:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001204:	f7ff fff7 	bl	80011f6 <HAL_GPIO_EXTI_Callback>
 8001208:	bd08      	pop	{r3, pc}
 800120a:	bf00      	nop
 800120c:	40013c00 	.word	0x40013c00

08001210 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001210:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001212:	4604      	mov	r4, r0
 8001214:	2800      	cmp	r0, #0
 8001216:	d062      	beq.n	80012de <HAL_I2C_Init+0xce>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001218:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800121c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001220:	b91b      	cbnz	r3, 800122a <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001222:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001226:	f002 fbe9 	bl	80039fc <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800122a:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800122c:	4e2d      	ldr	r6, [pc, #180]	; (80012e4 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 800122e:	4d2e      	ldr	r5, [pc, #184]	; (80012e8 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001230:	2324      	movs	r3, #36	; 0x24
 8001232:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001236:	6813      	ldr	r3, [r2, #0]
 8001238:	f023 0301 	bic.w	r3, r3, #1
 800123c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800123e:	f000 ff67 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001242:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001244:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001246:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800124a:	42b3      	cmp	r3, r6
 800124c:	bf84      	itt	hi
 800124e:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001252:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001254:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001256:	bf91      	iteee	ls
 8001258:	1c69      	addls	r1, r5, #1
 800125a:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 800125e:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001262:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001264:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001266:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001268:	d821      	bhi.n	80012ae <HAL_I2C_Init+0x9e>
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001270:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001274:	2b03      	cmp	r3, #3
 8001276:	bf98      	it	ls
 8001278:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800127a:	6a21      	ldr	r1, [r4, #32]
 800127c:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800127e:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001280:	430b      	orrs	r3, r1
 8001282:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001284:	68e1      	ldr	r1, [r4, #12]
 8001286:	6923      	ldr	r3, [r4, #16]
 8001288:	430b      	orrs	r3, r1
 800128a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800128c:	69a1      	ldr	r1, [r4, #24]
 800128e:	6963      	ldr	r3, [r4, #20]
 8001290:	430b      	orrs	r3, r1
 8001292:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001294:	6813      	ldr	r3, [r2, #0]
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800129c:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800129e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012a0:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80012a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80012a6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 80012ac:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80012ae:	68a1      	ldr	r1, [r4, #8]
 80012b0:	b949      	cbnz	r1, 80012c6 <HAL_I2C_Init+0xb6>
 80012b2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80012b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80012ba:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80012be:	b163      	cbz	r3, 80012da <HAL_I2C_Init+0xca>
 80012c0:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80012c4:	e7d9      	b.n	800127a <HAL_I2C_Init+0x6a>
 80012c6:	2119      	movs	r1, #25
 80012c8:	434b      	muls	r3, r1
 80012ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80012ce:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80012d2:	b113      	cbz	r3, 80012da <HAL_I2C_Init+0xca>
 80012d4:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80012d8:	e7cf      	b.n	800127a <HAL_I2C_Init+0x6a>
 80012da:	2001      	movs	r0, #1
 80012dc:	e7cd      	b.n	800127a <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
}
 80012e0:	bd70      	pop	{r4, r5, r6, pc}
 80012e2:	bf00      	nop
 80012e4:	000186a0 	.word	0x000186a0
 80012e8:	000f4240 	.word	0x000f4240

080012ec <HAL_I2C_MasterTxCpltCallback>:
 80012ec:	4770      	bx	lr

080012ee <HAL_I2C_MasterRxCpltCallback>:
 80012ee:	4770      	bx	lr

080012f0 <HAL_I2C_SlaveTxCpltCallback>:
 80012f0:	4770      	bx	lr

080012f2 <HAL_I2C_SlaveRxCpltCallback>:
 80012f2:	4770      	bx	lr

080012f4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80012f4:	4770      	bx	lr

080012f6 <HAL_I2C_ListenCpltCallback>:
 80012f6:	4770      	bx	lr

080012f8 <HAL_I2C_MemTxCpltCallback>:
 80012f8:	4770      	bx	lr

080012fa <HAL_I2C_MemRxCpltCallback>:
 80012fa:	4770      	bx	lr

080012fc <HAL_I2C_ErrorCallback>:
 80012fc:	4770      	bx	lr

080012fe <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80012fe:	4770      	bx	lr

08001300 <I2C_ITError>:
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8001300:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001304:	3b29      	subs	r3, #41	; 0x29
 8001306:	2b01      	cmp	r3, #1
{
 8001308:	b510      	push	{r4, lr}
 800130a:	6803      	ldr	r3, [r0, #0]
 800130c:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800130e:	d839      	bhi.n	8001384 <I2C_ITError+0x84>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8001310:	2200      	movs	r2, #0
 8001312:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001314:	2228      	movs	r2, #40	; 0x28
 8001316:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->Mode = HAL_I2C_MODE_NONE;
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001320:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8001328:	d054      	beq.n	80013d4 <I2C_ITError+0xd4>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800132a:	685a      	ldr	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800132c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800132e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001332:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8001334:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001338:	2b01      	cmp	r3, #1
 800133a:	4b39      	ldr	r3, [pc, #228]	; (8001420 <I2C_ITError+0x120>)
 800133c:	d031      	beq.n	80013a2 <I2C_ITError+0xa2>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800133e:	6503      	str	r3, [r0, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001340:	f7ff fe58 	bl	8000ff4 <HAL_DMA_Abort_IT>
 8001344:	b150      	cbz	r0, 800135c <I2C_ITError+0x5c>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8001346:	6822      	ldr	r2, [r4, #0]

        hi2c->State = HAL_I2C_STATE_READY;

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001348:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f023 0301 	bic.w	r3, r3, #1
 8001350:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8001352:	2320      	movs	r3, #32
 8001354:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_I2C_DISABLE(hi2c);

        hi2c->State = HAL_I2C_STATE_READY;

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001358:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800135a:	4798      	blx	r3
    HAL_I2C_ErrorCallback(hi2c);
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 800135c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001360:	2b28      	cmp	r3, #40	; 0x28
 8001362:	d10e      	bne.n	8001382 <I2C_ITError+0x82>
 8001364:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001366:	075b      	lsls	r3, r3, #29
 8001368:	d50b      	bpl.n	8001382 <I2C_ITError+0x82>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800136a:	4b2e      	ldr	r3, [pc, #184]	; (8001424 <I2C_ITError+0x124>)
 800136c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State = HAL_I2C_STATE_READY;
 800136e:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001370:	2300      	movs	r3, #0
 8001372:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8001374:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8001376:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800137a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 800137e:	f7ff ffba 	bl	80012f6 <HAL_I2C_ListenCpltCallback>
 8001382:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8001384:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001388:	2a60      	cmp	r2, #96	; 0x60
 800138a:	d005      	beq.n	8001398 <I2C_ITError+0x98>
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 8001390:	bf5c      	itt	pl
 8001392:	2220      	movpl	r2, #32
 8001394:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001398:	2200      	movs	r2, #0
 800139a:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800139c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80013a0:	e7bb      	b.n	800131a <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80013a2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80013a4:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80013a6:	f7ff fe25 	bl	8000ff4 <HAL_DMA_Abort_IT>
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d0d6      	beq.n	800135c <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80013ae:	6822      	ldr	r2, [r4, #0]
 80013b0:	6953      	ldr	r3, [r2, #20]
 80013b2:	0658      	lsls	r0, r3, #25
 80013b4:	d504      	bpl.n	80013c0 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80013b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013b8:	6912      	ldr	r2, [r2, #16]
 80013ba:	1c59      	adds	r1, r3, #1
 80013bc:	6261      	str	r1, [r4, #36]	; 0x24
 80013be:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 80013c0:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80013c2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 80013c4:	6813      	ldr	r3, [r2, #0]
 80013c6:	f023 0301 	bic.w	r3, r3, #1
 80013ca:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80013cc:	2320      	movs	r3, #32
 80013ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 80013d2:	e7c1      	b.n	8001358 <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80013d4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 80013d8:	2960      	cmp	r1, #96	; 0x60
 80013da:	d114      	bne.n	8001406 <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 80013dc:	2120      	movs	r1, #32
 80013de:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013e2:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80013e4:	695a      	ldr	r2, [r3, #20]
 80013e6:	0651      	lsls	r1, r2, #25
 80013e8:	d504      	bpl.n	80013f4 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80013ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80013ec:	691b      	ldr	r3, [r3, #16]
 80013ee:	1c51      	adds	r1, r2, #1
 80013f0:	6261      	str	r1, [r4, #36]	; 0x24
 80013f2:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 80013f4:	6822      	ldr	r2, [r4, #0]
 80013f6:	6813      	ldr	r3, [r2, #0]
 80013f8:	f023 0301 	bic.w	r3, r3, #1
 80013fc:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80013fe:	4620      	mov	r0, r4
 8001400:	f7ff ff7d 	bl	80012fe <HAL_I2C_AbortCpltCallback>
 8001404:	e7aa      	b.n	800135c <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001406:	695a      	ldr	r2, [r3, #20]
 8001408:	0652      	lsls	r2, r2, #25
 800140a:	d504      	bpl.n	8001416 <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800140c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	1c51      	adds	r1, r2, #1
 8001412:	6261      	str	r1, [r4, #36]	; 0x24
 8001414:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8001416:	4620      	mov	r0, r4
 8001418:	f7ff ff70 	bl	80012fc <HAL_I2C_ErrorCallback>
 800141c:	e79e      	b.n	800135c <I2C_ITError+0x5c>
 800141e:	bf00      	nop
 8001420:	08001c31 	.word	0x08001c31
 8001424:	ffff0000 	.word	0xffff0000

08001428 <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001428:	6803      	ldr	r3, [r0, #0]
{
 800142a:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800142c:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800142e:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8001430:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 8001432:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8001436:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001438:	2c10      	cmp	r4, #16
{
 800143a:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800143c:	d002      	beq.n	8001444 <HAL_I2C_EV_IRQHandler+0x1c>
 800143e:	2c40      	cmp	r4, #64	; 0x40
 8001440:	f040 8255 	bne.w	80018ee <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001444:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 8001448:	d066      	beq.n	8001518 <HAL_I2C_EV_IRQHandler+0xf0>
 800144a:	0597      	lsls	r7, r2, #22
 800144c:	d564      	bpl.n	8001518 <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800144e:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 8001452:	2c40      	cmp	r4, #64	; 0x40
 8001454:	d143      	bne.n	80014de <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 8001456:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001458:	2c00      	cmp	r4, #0
 800145a:	d13b      	bne.n	80014d4 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800145c:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800145e:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8001462:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001464:	4e98      	ldr	r6, [pc, #608]	; (80016c8 <HAL_I2C_EV_IRQHandler+0x2a0>)
 8001466:	4c99      	ldr	r4, [pc, #612]	; (80016cc <HAL_I2C_EV_IRQHandler+0x2a4>)
 8001468:	402e      	ands	r6, r5
 800146a:	400c      	ands	r4, r1
 800146c:	2e00      	cmp	r6, #0
 800146e:	f000 819f 	beq.w	80017b0 <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001472:	4d97      	ldr	r5, [pc, #604]	; (80016d0 <HAL_I2C_EV_IRQHandler+0x2a8>)
 8001474:	400d      	ands	r5, r1
 8001476:	2d00      	cmp	r5, #0
 8001478:	f000 8166 	beq.w	8001748 <HAL_I2C_EV_IRQHandler+0x320>
 800147c:	0555      	lsls	r5, r2, #21
 800147e:	f140 8163 	bpl.w	8001748 <HAL_I2C_EV_IRQHandler+0x320>
 8001482:	2c00      	cmp	r4, #0
 8001484:	f040 8160 	bne.w	8001748 <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 8001488:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800148c:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 800148e:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001492:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 8001494:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 8001496:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001498:	2d00      	cmp	r5, #0
 800149a:	f040 8105 	bne.w	80016a8 <HAL_I2C_EV_IRQHandler+0x280>
 800149e:	2a21      	cmp	r2, #33	; 0x21
 80014a0:	f040 8104 	bne.w	80016ac <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80014a4:	2c04      	cmp	r4, #4
 80014a6:	f000 816c 	beq.w	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
 80014aa:	2c08      	cmp	r4, #8
 80014ac:	f000 8169 	beq.w	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
 80014b0:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 80014b4:	f000 8165 	beq.w	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80014be:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80014c0:	2311      	movs	r3, #17
 80014c2:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014c4:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80014c8:	2320      	movs	r3, #32
 80014ca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80014ce:	f7ff ff0d 	bl	80012ec <HAL_I2C_MasterTxCpltCallback>
 80014d2:	e0f6      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80014d4:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80014d6:	f044 0401 	orr.w	r4, r4, #1
 80014da:	b2e4      	uxtb	r4, r4
 80014dc:	e7c1      	b.n	8001462 <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014de:	6904      	ldr	r4, [r0, #16]
 80014e0:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 80014e4:	d105      	bne.n	80014f2 <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80014e6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80014ea:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80014ec:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80014ee:	d1f2      	bne.n	80014d6 <HAL_I2C_EV_IRQHandler+0xae>
 80014f0:	e7b5      	b.n	800145e <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 80014f2:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80014f4:	b934      	cbnz	r4, 8001504 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80014f6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80014f8:	11e4      	asrs	r4, r4, #7
 80014fa:	f004 0406 	and.w	r4, r4, #6
 80014fe:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8001502:	e7ae      	b.n	8001462 <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8001504:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001506:	2c01      	cmp	r4, #1
 8001508:	d1ac      	bne.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800150a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800150c:	11e4      	asrs	r4, r4, #7
 800150e:	f004 0406 	and.w	r4, r4, #6
 8001512:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 8001516:	e7a4      	b.n	8001462 <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001518:	4c6e      	ldr	r4, [pc, #440]	; (80016d4 <HAL_I2C_EV_IRQHandler+0x2ac>)
 800151a:	400c      	ands	r4, r1
 800151c:	b11c      	cbz	r4, 8001526 <HAL_I2C_EV_IRQHandler+0xfe>
 800151e:	0596      	lsls	r6, r2, #22
 8001520:	d501      	bpl.n	8001526 <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8001522:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001524:	e7d9      	b.n	80014da <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001526:	4c6c      	ldr	r4, [pc, #432]	; (80016d8 <HAL_I2C_EV_IRQHandler+0x2b0>)
 8001528:	400c      	ands	r4, r1
 800152a:	2c00      	cmp	r4, #0
 800152c:	d09a      	beq.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
 800152e:	0594      	lsls	r4, r2, #22
 8001530:	d598      	bpl.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 8001532:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001536:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 8001538:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800153c:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 8001540:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 8001542:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001544:	f040 80a8 	bne.w	8001698 <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8001548:	6d07      	ldr	r7, [r0, #80]	; 0x50
 800154a:	b947      	cbnz	r7, 800155e <HAL_I2C_EV_IRQHandler+0x136>
 800154c:	2c40      	cmp	r4, #64	; 0x40
 800154e:	d106      	bne.n	800155e <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001550:	9701      	str	r7, [sp, #4]
 8001552:	695c      	ldr	r4, [r3, #20]
 8001554:	9401      	str	r4, [sp, #4]
 8001556:	699c      	ldr	r4, [r3, #24]
 8001558:	9401      	str	r4, [sp, #4]
 800155a:	9c01      	ldr	r4, [sp, #4]
 800155c:	e782      	b.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800155e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001560:	b98c      	cbnz	r4, 8001586 <HAL_I2C_EV_IRQHandler+0x15e>
 8001562:	6907      	ldr	r7, [r0, #16]
 8001564:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 8001568:	d10d      	bne.n	8001586 <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800156a:	9402      	str	r4, [sp, #8]
 800156c:	695c      	ldr	r4, [r3, #20]
 800156e:	9402      	str	r4, [sp, #8]
 8001570:	699c      	ldr	r4, [r3, #24]
 8001572:	9402      	str	r4, [sp, #8]
 8001574:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001576:	681c      	ldr	r4, [r3, #0]
 8001578:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800157c:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 800157e:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8001580:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 8001582:	6504      	str	r4, [r0, #80]	; 0x50
 8001584:	e76e      	b.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 8001586:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001588:	b2a4      	uxth	r4, r4
 800158a:	b954      	cbnz	r4, 80015a2 <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800158c:	9403      	str	r4, [sp, #12]
 800158e:	695c      	ldr	r4, [r3, #20]
 8001590:	9403      	str	r4, [sp, #12]
 8001592:	699c      	ldr	r4, [r3, #24]
 8001594:	9403      	str	r4, [sp, #12]
 8001596:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001598:	681c      	ldr	r4, [r3, #0]
 800159a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800159e:	601c      	str	r4, [r3, #0]
 80015a0:	e019      	b.n	80015d6 <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 80015a2:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80015a4:	b2a4      	uxth	r4, r4
 80015a6:	2c01      	cmp	r4, #1
 80015a8:	d142      	bne.n	8001630 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80015aa:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 80015ae:	d11b      	bne.n	80015e8 <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80015b0:	681c      	ldr	r4, [r3, #0]
 80015b2:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80015b6:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80015b8:	685c      	ldr	r4, [r3, #4]
 80015ba:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 80015be:	d00c      	beq.n	80015da <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80015c0:	681c      	ldr	r4, [r3, #0]
 80015c2:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 80015c6:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015c8:	2400      	movs	r4, #0
 80015ca:	9404      	str	r4, [sp, #16]
 80015cc:	695c      	ldr	r4, [r3, #20]
 80015ce:	9404      	str	r4, [sp, #16]
 80015d0:	699c      	ldr	r4, [r3, #24]
 80015d2:	9404      	str	r4, [sp, #16]
 80015d4:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 80015d6:	2400      	movs	r4, #0
 80015d8:	e7d3      	b.n	8001582 <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015da:	9405      	str	r4, [sp, #20]
 80015dc:	695c      	ldr	r4, [r3, #20]
 80015de:	9405      	str	r4, [sp, #20]
 80015e0:	699c      	ldr	r4, [r3, #24]
 80015e2:	9405      	str	r4, [sp, #20]
 80015e4:	9c05      	ldr	r4, [sp, #20]
 80015e6:	e7d7      	b.n	8001598 <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80015e8:	2e04      	cmp	r6, #4
 80015ea:	d015      	beq.n	8001618 <HAL_I2C_EV_IRQHandler+0x1f0>
 80015ec:	2e08      	cmp	r6, #8
 80015ee:	d013      	beq.n	8001618 <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80015f0:	f1be 0f12 	cmp.w	lr, #18
 80015f4:	d010      	beq.n	8001618 <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80015f6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80015f8:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80015fa:	681c      	ldr	r4, [r3, #0]
 80015fc:	bf14      	ite	ne
 80015fe:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001602:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 8001606:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001608:	2400      	movs	r4, #0
 800160a:	9406      	str	r4, [sp, #24]
 800160c:	695c      	ldr	r4, [r3, #20]
 800160e:	9406      	str	r4, [sp, #24]
 8001610:	699c      	ldr	r4, [r3, #24]
 8001612:	9406      	str	r4, [sp, #24]
 8001614:	9c06      	ldr	r4, [sp, #24]
 8001616:	e7de      	b.n	80015d6 <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001618:	681c      	ldr	r4, [r3, #0]
 800161a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800161e:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001620:	2400      	movs	r4, #0
 8001622:	9407      	str	r4, [sp, #28]
 8001624:	695c      	ldr	r4, [r3, #20]
 8001626:	9407      	str	r4, [sp, #28]
 8001628:	699c      	ldr	r4, [r3, #24]
 800162a:	9407      	str	r4, [sp, #28]
 800162c:	9c07      	ldr	r4, [sp, #28]
 800162e:	e7b3      	b.n	8001598 <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 8001630:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001632:	b2a4      	uxth	r4, r4
 8001634:	2c02      	cmp	r4, #2
 8001636:	d11c      	bne.n	8001672 <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8001638:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800163a:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800163c:	681c      	ldr	r4, [r3, #0]
 800163e:	bf1d      	ittte	ne
 8001640:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 8001644:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001646:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001648:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 800164c:	bf18      	it	ne
 800164e:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001652:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001654:	685c      	ldr	r4, [r3, #4]
 8001656:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8001658:	bf42      	ittt	mi
 800165a:	685c      	ldrmi	r4, [r3, #4]
 800165c:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8001660:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001662:	2400      	movs	r4, #0
 8001664:	9408      	str	r4, [sp, #32]
 8001666:	695c      	ldr	r4, [r3, #20]
 8001668:	9408      	str	r4, [sp, #32]
 800166a:	699c      	ldr	r4, [r3, #24]
 800166c:	9408      	str	r4, [sp, #32]
 800166e:	9c08      	ldr	r4, [sp, #32]
 8001670:	e7b1      	b.n	80015d6 <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001672:	681c      	ldr	r4, [r3, #0]
 8001674:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8001678:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800167a:	685c      	ldr	r4, [r3, #4]
 800167c:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 800167e:	bf42      	ittt	mi
 8001680:	685c      	ldrmi	r4, [r3, #4]
 8001682:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 8001686:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001688:	2400      	movs	r4, #0
 800168a:	9409      	str	r4, [sp, #36]	; 0x24
 800168c:	695c      	ldr	r4, [r3, #20]
 800168e:	9409      	str	r4, [sp, #36]	; 0x24
 8001690:	699c      	ldr	r4, [r3, #24]
 8001692:	9409      	str	r4, [sp, #36]	; 0x24
 8001694:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8001696:	e79e      	b.n	80015d6 <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001698:	2400      	movs	r4, #0
 800169a:	940a      	str	r4, [sp, #40]	; 0x28
 800169c:	695c      	ldr	r4, [r3, #20]
 800169e:	940a      	str	r4, [sp, #40]	; 0x28
 80016a0:	699c      	ldr	r4, [r3, #24]
 80016a2:	940a      	str	r4, [sp, #40]	; 0x28
 80016a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80016a6:	e6dd      	b.n	8001464 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80016a8:	2a21      	cmp	r2, #33	; 0x21
 80016aa:	d003      	beq.n	80016b4 <HAL_I2C_EV_IRQHandler+0x28c>
 80016ac:	2940      	cmp	r1, #64	; 0x40
 80016ae:	d108      	bne.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80016b0:	2a22      	cmp	r2, #34	; 0x22
 80016b2:	d106      	bne.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 80016b4:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80016b6:	b292      	uxth	r2, r2
 80016b8:	b982      	cbnz	r2, 80016dc <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016c0:	605a      	str	r2, [r3, #4]
}
 80016c2:	b00d      	add	sp, #52	; 0x34
 80016c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	00100004 	.word	0x00100004
 80016cc:	00010004 	.word	0x00010004
 80016d0:	00010080 	.word	0x00010080
 80016d4:	00010008 	.word	0x00010008
 80016d8:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80016dc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80016e0:	2a40      	cmp	r2, #64	; 0x40
 80016e2:	d127      	bne.n	8001734 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 80016e4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80016e6:	b97a      	cbnz	r2, 8001708 <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80016e8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80016ea:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80016ec:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80016ee:	d105      	bne.n	80016fc <HAL_I2C_EV_IRQHandler+0x2d4>
 80016f0:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80016f2:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 80016f4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80016f6:	3302      	adds	r3, #2
            hi2c->EventCount++;
 80016f8:	6503      	str	r3, [r0, #80]	; 0x50
 80016fa:	e7e2      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80016fc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001700:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8001702:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001704:	3301      	adds	r3, #1
 8001706:	e7f7      	b.n	80016f8 <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 8001708:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800170a:	2a01      	cmp	r2, #1
 800170c:	d102      	bne.n	8001714 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800170e:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	e7f5      	b.n	8001700 <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 8001714:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001716:	2a02      	cmp	r2, #2
 8001718:	d1d3      	bne.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800171a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 800171e:	2a22      	cmp	r2, #34	; 0x22
 8001720:	d104      	bne.n	800172c <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	e7ca      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800172c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001730:	2a21      	cmp	r2, #33	; 0x21
 8001732:	d1c6      	bne.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001734:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001736:	1c51      	adds	r1, r2, #1
 8001738:	6241      	str	r1, [r0, #36]	; 0x24
 800173a:	7812      	ldrb	r2, [r2, #0]
 800173c:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 800173e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001740:	3b01      	subs	r3, #1
 8001742:	b29b      	uxth	r3, r3
 8001744:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8001746:	e7bc      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001748:	2c00      	cmp	r4, #0
 800174a:	d0ba      	beq.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 800174c:	0594      	lsls	r4, r2, #22
 800174e:	d5b8      	bpl.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001750:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001752:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001756:	2a21      	cmp	r2, #33	; 0x21
 8001758:	d1b3      	bne.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 800175a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800175c:	b292      	uxth	r2, r2
 800175e:	2a00      	cmp	r2, #0
 8001760:	d1e8      	bne.n	8001734 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001762:	2904      	cmp	r1, #4
 8001764:	d00d      	beq.n	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
 8001766:	2908      	cmp	r1, #8
 8001768:	d00b      	beq.n	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
 800176a:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800176e:	d008      	beq.n	8001782 <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001770:	6859      	ldr	r1, [r3, #4]
 8001772:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001776:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001778:	2311      	movs	r3, #17
 800177a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800177c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 8001780:	e6a2      	b.n	80014c8 <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001788:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001790:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001792:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001794:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001796:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001798:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800179c:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80017a0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80017a4:	2a40      	cmp	r2, #64	; 0x40
 80017a6:	f47f ae92 	bne.w	80014ce <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 80017aa:	f7ff fda5 	bl	80012f8 <HAL_I2C_MemTxCpltCallback>
 80017ae:	e788      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80017b0:	4d90      	ldr	r5, [pc, #576]	; (80019f4 <HAL_I2C_EV_IRQHandler+0x5cc>)
 80017b2:	400d      	ands	r5, r1
 80017b4:	2d00      	cmp	r5, #0
 80017b6:	d041      	beq.n	800183c <HAL_I2C_EV_IRQHandler+0x414>
 80017b8:	0551      	lsls	r1, r2, #21
 80017ba:	d53f      	bpl.n	800183c <HAL_I2C_EV_IRQHandler+0x414>
 80017bc:	2c00      	cmp	r4, #0
 80017be:	d13d      	bne.n	800183c <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80017c0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80017c4:	2a22      	cmp	r2, #34	; 0x22
 80017c6:	f47f af7c 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 80017ca:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80017cc:	b292      	uxth	r2, r2
    if(tmp > 3U)
 80017ce:	2a03      	cmp	r2, #3
 80017d0:	d913      	bls.n	80017fa <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80017d2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80017d4:	691b      	ldr	r3, [r3, #16]
 80017d6:	1c51      	adds	r1, r2, #1
 80017d8:	6241      	str	r1, [r0, #36]	; 0x24
 80017da:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80017dc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 80017e4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	2b03      	cmp	r3, #3
 80017ea:	f47f af6a 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80017ee:	6802      	ldr	r2, [r0, #0]
 80017f0:	6853      	ldr	r3, [r2, #4]
 80017f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80017f6:	6053      	str	r3, [r2, #4]
 80017f8:	e763      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 80017fa:	2a01      	cmp	r2, #1
 80017fc:	f63f af61 	bhi.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001806:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800180e:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001810:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	1c51      	adds	r1, r2, #1
 8001816:	6241      	str	r1, [r0, #36]	; 0x24
 8001818:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800181a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800181c:	3b01      	subs	r3, #1
 800181e:	b29b      	uxth	r3, r3
 8001820:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8001822:	2320      	movs	r3, #32
 8001824:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8001828:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800182a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800182e:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001832:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8001834:	d158      	bne.n	80018e8 <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8001836:	f7ff fd60 	bl	80012fa <HAL_I2C_MemRxCpltCallback>
 800183a:	e742      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800183c:	2c00      	cmp	r4, #0
 800183e:	f43f af40 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 8001842:	0597      	lsls	r7, r2, #22
 8001844:	f57f af3d 	bpl.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001848:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 800184a:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800184c:	b292      	uxth	r2, r2
 800184e:	2a04      	cmp	r2, #4
 8001850:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001852:	d108      	bne.n	8001866 <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001854:	6859      	ldr	r1, [r3, #4]
 8001856:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800185a:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800185c:	1c51      	adds	r1, r2, #1
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	6241      	str	r1, [r0, #36]	; 0x24
 8001862:	7013      	strb	r3, [r2, #0]
 8001864:	e76b      	b.n	800173e <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 8001866:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001868:	b2a4      	uxth	r4, r4
 800186a:	2c03      	cmp	r4, #3
 800186c:	d108      	bne.n	8001880 <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800186e:	6859      	ldr	r1, [r3, #4]
 8001870:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001874:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001876:	6819      	ldr	r1, [r3, #0]
 8001878:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800187c:	6019      	str	r1, [r3, #0]
 800187e:	e7ed      	b.n	800185c <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 8001880:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8001882:	b2a4      	uxth	r4, r4
 8001884:	2c02      	cmp	r4, #2
 8001886:	d1e9      	bne.n	800185c <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 8001888:	3901      	subs	r1, #1
 800188a:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800188c:	6819      	ldr	r1, [r3, #0]
 800188e:	bf9d      	ittte	ls
 8001890:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8001894:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001896:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001898:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800189c:	bf98      	it	ls
 800189e:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80018a2:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	1c51      	adds	r1, r2, #1
 80018a8:	6241      	str	r1, [r0, #36]	; 0x24
 80018aa:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80018ac:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80018ae:	3b01      	subs	r3, #1
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80018b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80018b6:	1c5a      	adds	r2, r3, #1
 80018b8:	6242      	str	r2, [r0, #36]	; 0x24
 80018ba:	6802      	ldr	r2, [r0, #0]
 80018bc:	6912      	ldr	r2, [r2, #16]
 80018be:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80018c0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80018c2:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 80018c4:	3b01      	subs	r3, #1
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80018ca:	6853      	ldr	r3, [r2, #4]
 80018cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018d0:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80018d2:	2320      	movs	r3, #32
 80018d4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80018d8:	2300      	movs	r3, #0
 80018da:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80018dc:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80018e0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80018e4:	2a40      	cmp	r2, #64	; 0x40
 80018e6:	e7a5      	b.n	8001834 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80018e8:	f7ff fd01 	bl	80012ee <HAL_I2C_MasterRxCpltCallback>
 80018ec:	e6e9      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80018ee:	4c42      	ldr	r4, [pc, #264]	; (80019f8 <HAL_I2C_EV_IRQHandler+0x5d0>)
 80018f0:	400c      	ands	r4, r1
 80018f2:	b174      	cbz	r4, 8001912 <HAL_I2C_EV_IRQHandler+0x4ea>
 80018f4:	0596      	lsls	r6, r2, #22
 80018f6:	d50c      	bpl.n	8001912 <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80018f8:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80018fa:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80018fc:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8001900:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8001902:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8001906:	bf54      	ite	pl
 8001908:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800190a:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800190c:	f7ff fcf2 	bl	80012f4 <HAL_I2C_AddrCallback>
 8001910:	e6d7      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001912:	4c3a      	ldr	r4, [pc, #232]	; (80019fc <HAL_I2C_EV_IRQHandler+0x5d4>)
 8001914:	400c      	ands	r4, r1
 8001916:	2c00      	cmp	r4, #0
 8001918:	d074      	beq.n	8001a04 <HAL_I2C_EV_IRQHandler+0x5dc>
 800191a:	0594      	lsls	r4, r2, #22
 800191c:	d572      	bpl.n	8001a04 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 800191e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001922:	6859      	ldr	r1, [r3, #4]
 8001924:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8001928:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800192a:	2100      	movs	r1, #0
 800192c:	910b      	str	r1, [sp, #44]	; 0x2c
 800192e:	6959      	ldr	r1, [r3, #20]
 8001930:	910b      	str	r1, [sp, #44]	; 0x2c
 8001932:	6819      	ldr	r1, [r3, #0]
 8001934:	f041 0101 	orr.w	r1, r1, #1
 8001938:	6019      	str	r1, [r3, #0]
 800193a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800193c:	6819      	ldr	r1, [r3, #0]
 800193e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001942:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001944:	6859      	ldr	r1, [r3, #4]
 8001946:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 8001948:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800194a:	d50c      	bpl.n	8001966 <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800194c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8001950:	2922      	cmp	r1, #34	; 0x22
 8001952:	d003      	beq.n	800195c <HAL_I2C_EV_IRQHandler+0x534>
 8001954:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8001958:	292a      	cmp	r1, #42	; 0x2a
 800195a:	d129      	bne.n	80019b0 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800195c:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800195e:	6809      	ldr	r1, [r1, #0]
 8001960:	6849      	ldr	r1, [r1, #4]
 8001962:	b289      	uxth	r1, r1
 8001964:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 8001966:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001968:	b289      	uxth	r1, r1
 800196a:	b1e1      	cbz	r1, 80019a6 <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800196c:	6959      	ldr	r1, [r3, #20]
 800196e:	074f      	lsls	r7, r1, #29
 8001970:	d508      	bpl.n	8001984 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001972:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	1c4c      	adds	r4, r1, #1
 8001978:	6244      	str	r4, [r0, #36]	; 0x24
 800197a:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 800197c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800197e:	3b01      	subs	r3, #1
 8001980:	b29b      	uxth	r3, r3
 8001982:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001984:	6801      	ldr	r1, [r0, #0]
 8001986:	694b      	ldr	r3, [r1, #20]
 8001988:	065e      	lsls	r6, r3, #25
 800198a:	d508      	bpl.n	800199e <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800198c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800198e:	6909      	ldr	r1, [r1, #16]
 8001990:	1c5c      	adds	r4, r3, #1
 8001992:	6244      	str	r4, [r0, #36]	; 0x24
 8001994:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 8001996:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001998:	3b01      	subs	r3, #1
 800199a:	b29b      	uxth	r3, r3
 800199c:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800199e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80019a0:	f043 0304 	orr.w	r3, r3, #4
 80019a4:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80019a6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80019a8:	b123      	cbz	r3, 80019b4 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 80019aa:	f7ff fca9 	bl	8001300 <I2C_ITError>
 80019ae:	e688      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80019b0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80019b2:	e7d4      	b.n	800195e <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 80019b4:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 80019b8:	2902      	cmp	r1, #2
 80019ba:	d80a      	bhi.n	80019d2 <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019bc:	4a10      	ldr	r2, [pc, #64]	; (8001a00 <HAL_I2C_EV_IRQHandler+0x5d8>)
 80019be:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80019c0:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80019c2:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80019c4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80019c8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80019cc:	f7ff fc93 	bl	80012f6 <HAL_I2C_ListenCpltCallback>
 80019d0:	e677      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80019d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80019d4:	2b22      	cmp	r3, #34	; 0x22
 80019d6:	d002      	beq.n	80019de <HAL_I2C_EV_IRQHandler+0x5b6>
 80019d8:	2a22      	cmp	r2, #34	; 0x22
 80019da:	f47f ae72 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 80019de:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 80019e0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80019e2:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80019e4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80019ec:	f7ff fc81 	bl	80012f2 <HAL_I2C_SlaveRxCpltCallback>
 80019f0:	e667      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 80019f2:	bf00      	nop
 80019f4:	00010040 	.word	0x00010040
 80019f8:	00010002 	.word	0x00010002
 80019fc:	00010010 	.word	0x00010010
 8001a00:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8001a04:	4e39      	ldr	r6, [pc, #228]	; (8001aec <HAL_I2C_EV_IRQHandler+0x6c4>)
 8001a06:	4c3a      	ldr	r4, [pc, #232]	; (8001af0 <HAL_I2C_EV_IRQHandler+0x6c8>)
 8001a08:	402e      	ands	r6, r5
 8001a0a:	400c      	ands	r4, r1
 8001a0c:	2e00      	cmp	r6, #0
 8001a0e:	d036      	beq.n	8001a7e <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001a10:	4d38      	ldr	r5, [pc, #224]	; (8001af4 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8001a12:	400d      	ands	r5, r1
 8001a14:	b33d      	cbz	r5, 8001a66 <HAL_I2C_EV_IRQHandler+0x63e>
 8001a16:	0555      	lsls	r5, r2, #21
 8001a18:	d525      	bpl.n	8001a66 <HAL_I2C_EV_IRQHandler+0x63e>
 8001a1a:	bb24      	cbnz	r4, 8001a66 <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8001a1c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8001a20:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001a22:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8001a24:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 8001a26:	2a00      	cmp	r2, #0
 8001a28:	f43f ae4b 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a2c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001a2e:	1c54      	adds	r4, r2, #1
 8001a30:	6244      	str	r4, [r0, #36]	; 0x24
 8001a32:	7812      	ldrb	r2, [r2, #0]
 8001a34:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8001a36:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001a38:	3a01      	subs	r2, #1
 8001a3a:	b292      	uxth	r2, r2
 8001a3c:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001a3e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001a40:	b292      	uxth	r2, r2
 8001a42:	2a00      	cmp	r2, #0
 8001a44:	f47f ae3d 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 8001a48:	2929      	cmp	r1, #41	; 0x29
 8001a4a:	f47f ae3a 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a54:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001a56:	2321      	movs	r3, #33	; 0x21
 8001a58:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001a5a:	2328      	movs	r3, #40	; 0x28
 8001a5c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001a60:	f7ff fc46 	bl	80012f0 <HAL_I2C_SlaveTxCpltCallback>
 8001a64:	e62d      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001a66:	2c00      	cmp	r4, #0
 8001a68:	f43f ae2b 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 8001a6c:	0594      	lsls	r4, r2, #22
 8001a6e:	f57f ae28 	bpl.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8001a72:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001a74:	b292      	uxth	r2, r2
 8001a76:	2a00      	cmp	r2, #0
 8001a78:	f47f ae5c 	bne.w	8001734 <HAL_I2C_EV_IRQHandler+0x30c>
 8001a7c:	e621      	b.n	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8001a7e:	4d1e      	ldr	r5, [pc, #120]	; (8001af8 <HAL_I2C_EV_IRQHandler+0x6d0>)
 8001a80:	400d      	ands	r5, r1
 8001a82:	b335      	cbz	r5, 8001ad2 <HAL_I2C_EV_IRQHandler+0x6aa>
 8001a84:	0551      	lsls	r1, r2, #21
 8001a86:	d524      	bpl.n	8001ad2 <HAL_I2C_EV_IRQHandler+0x6aa>
 8001a88:	bb1c      	cbnz	r4, 8001ad2 <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 8001a8a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8001a8e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8001a90:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8001a92:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8001a94:	2900      	cmp	r1, #0
 8001a96:	f43f ae14 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001a9a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	1c4c      	adds	r4, r1, #1
 8001aa0:	6244      	str	r4, [r0, #36]	; 0x24
 8001aa2:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8001aa4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001aac:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f47f ae06 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 8001ab6:	2a2a      	cmp	r2, #42	; 0x2a
 8001ab8:	f47f ae03 	bne.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001abc:	6802      	ldr	r2, [r0, #0]
 8001abe:	6853      	ldr	r3, [r2, #4]
 8001ac0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ac4:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001ac6:	2322      	movs	r3, #34	; 0x22
 8001ac8:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001aca:	2328      	movs	r3, #40	; 0x28
 8001acc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8001ad0:	e78c      	b.n	80019ec <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001ad2:	2c00      	cmp	r4, #0
 8001ad4:	f43f adf5 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
 8001ad8:	0592      	lsls	r2, r2, #22
 8001ada:	f57f adf2 	bpl.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8001ade:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001ae0:	b292      	uxth	r2, r2
 8001ae2:	2a00      	cmp	r2, #0
 8001ae4:	f43f aded 	beq.w	80016c2 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ae8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8001aea:	e6b7      	b.n	800185c <HAL_I2C_EV_IRQHandler+0x434>
 8001aec:	00100004 	.word	0x00100004
 8001af0:	00010004 	.word	0x00010004
 8001af4:	00010080 	.word	0x00010080
 8001af8:	00010040 	.word	0x00010040

08001afc <HAL_I2C_ER_IRQHandler>:
{
 8001afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001afe:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001b00:	4a49      	ldr	r2, [pc, #292]	; (8001c28 <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001b02:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8001b04:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001b06:	4216      	tst	r6, r2
{
 8001b08:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001b0a:	d008      	beq.n	8001b1e <HAL_I2C_ER_IRQHandler+0x22>
 8001b0c:	05e8      	lsls	r0, r5, #23
 8001b0e:	d506      	bpl.n	8001b1e <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001b10:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001b18:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001b1c:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001b1e:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8001b22:	d008      	beq.n	8001b36 <HAL_I2C_ER_IRQHandler+0x3a>
 8001b24:	05e9      	lsls	r1, r5, #23
 8001b26:	d506      	bpl.n	8001b36 <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001b28:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001b2a:	f042 0202 	orr.w	r2, r2, #2
 8001b2e:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b30:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8001b34:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001b36:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 8001b3a:	d036      	beq.n	8001baa <HAL_I2C_ER_IRQHandler+0xae>
 8001b3c:	05ea      	lsls	r2, r5, #23
 8001b3e:	d534      	bpl.n	8001baa <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 8001b40:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8001b44:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8001b46:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 8001b4a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001b4c:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 8001b4e:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8001b50:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8001b52:	d158      	bne.n	8001c06 <HAL_I2C_ER_IRQHandler+0x10a>
 8001b54:	2900      	cmp	r1, #0
 8001b56:	d156      	bne.n	8001c06 <HAL_I2C_ER_IRQHandler+0x10a>
 8001b58:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8001b5c:	2921      	cmp	r1, #33	; 0x21
 8001b5e:	d003      	beq.n	8001b68 <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8001b60:	2a28      	cmp	r2, #40	; 0x28
 8001b62:	d150      	bne.n	8001c06 <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8001b64:	2821      	cmp	r0, #33	; 0x21
 8001b66:	d14e      	bne.n	8001c06 <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 8001b68:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001b6c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001b6e:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 8001b70:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8001b72:	d001      	beq.n	8001b78 <HAL_I2C_ER_IRQHandler+0x7c>
 8001b74:	2908      	cmp	r1, #8
 8001b76:	d12c      	bne.n	8001bd2 <HAL_I2C_ER_IRQHandler+0xd6>
 8001b78:	2a28      	cmp	r2, #40	; 0x28
 8001b7a:	d12a      	bne.n	8001bd2 <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	; (8001c2c <HAL_I2C_ER_IRQHandler+0x130>)
 8001b7e:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001b86:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b8c:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b94:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b96:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001b98:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b9a:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001b9c:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8001b9e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ba2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001ba6:	f7ff fba6 	bl	80012f6 <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8001baa:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8001bae:	d009      	beq.n	8001bc4 <HAL_I2C_ER_IRQHandler+0xc8>
 8001bb0:	05eb      	lsls	r3, r5, #23
 8001bb2:	d507      	bpl.n	8001bc4 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001bb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bb6:	f043 0308 	orr.w	r3, r3, #8
 8001bba:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8001bc2:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001bc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bc6:	b373      	cbz	r3, 8001c26 <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 8001bc8:	4620      	mov	r0, r4
}
 8001bca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8001bce:	f7ff bb97 	b.w	8001300 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001bd2:	2a21      	cmp	r2, #33	; 0x21
 8001bd4:	d123      	bne.n	8001c1e <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bd6:	4915      	ldr	r1, [pc, #84]	; (8001c2c <HAL_I2C_ER_IRQHandler+0x130>)
 8001bd8:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001bda:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8001bdc:	2220      	movs	r2, #32
 8001bde:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be2:	2200      	movs	r2, #0
 8001be4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001bee:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001bf4:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bfc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001bfe:	4620      	mov	r0, r4
 8001c00:	f7ff fb76 	bl	80012f0 <HAL_I2C_SlaveTxCpltCallback>
 8001c04:	e7d1      	b.n	8001baa <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001c06:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001c08:	f042 0204 	orr.w	r2, r2, #4
 8001c0c:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8001c0e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8001c12:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8001c14:	bf02      	ittt	eq
 8001c16:	681a      	ldreq	r2, [r3, #0]
 8001c18:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8001c1c:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001c22:	615a      	str	r2, [r3, #20]
 8001c24:	e7c1      	b.n	8001baa <HAL_I2C_ER_IRQHandler+0xae>
 8001c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c28:	00010100 	.word	0x00010100
 8001c2c:	ffff0000 	.word	0xffff0000

08001c30 <I2C_DMAAbort>:
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c30:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001c32:	b508      	push	{r3, lr}
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c34:	6803      	ldr	r3, [r0, #0]

  hi2c->XferCount = 0U;

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001c36:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c3e:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8001c40:	2200      	movs	r2, #0
 8001c42:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001c44:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001c46:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001c48:	650a      	str	r2, [r1, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001c4a:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8001c4e:	2960      	cmp	r1, #96	; 0x60
 8001c50:	f04f 0120 	mov.w	r1, #32
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001c54:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c58:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8001c5c:	d107      	bne.n	8001c6e <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c5e:	6402      	str	r2, [r0, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	f022 0201 	bic.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8001c68:	f7ff fb49 	bl	80012fe <HAL_I2C_AbortCpltCallback>
 8001c6c:	bd08      	pop	{r3, pc}
  {
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	f022 0201 	bic.w	r2, r2, #1
 8001c74:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
 8001c76:	f7ff fb41 	bl	80012fc <HAL_I2C_ErrorCallback>
 8001c7a:	bd08      	pop	{r3, pc}

08001c7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c80:	4604      	mov	r4, r0
 8001c82:	b918      	cbnz	r0, 8001c8c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001c84:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001c86:	b002      	add	sp, #8
 8001c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c8c:	6803      	ldr	r3, [r0, #0]
 8001c8e:	07dd      	lsls	r5, r3, #31
 8001c90:	d410      	bmi.n	8001cb4 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c92:	6823      	ldr	r3, [r4, #0]
 8001c94:	0798      	lsls	r0, r3, #30
 8001c96:	d458      	bmi.n	8001d4a <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	071a      	lsls	r2, r3, #28
 8001c9c:	f100 809a 	bmi.w	8001dd4 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	075b      	lsls	r3, r3, #29
 8001ca4:	f100 80b8 	bmi.w	8001e18 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca8:	69a2      	ldr	r2, [r4, #24]
 8001caa:	2a00      	cmp	r2, #0
 8001cac:	f040 8119 	bne.w	8001ee2 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	e7e8      	b.n	8001c86 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cb4:	4ba6      	ldr	r3, [pc, #664]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	f002 020c 	and.w	r2, r2, #12
 8001cbc:	2a04      	cmp	r2, #4
 8001cbe:	d007      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cc6:	2a08      	cmp	r2, #8
 8001cc8:	d10a      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	0259      	lsls	r1, r3, #9
 8001cce:	d507      	bpl.n	8001ce0 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd0:	4b9f      	ldr	r3, [pc, #636]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	039a      	lsls	r2, r3, #14
 8001cd6:	d5dc      	bpl.n	8001c92 <HAL_RCC_OscConfig+0x16>
 8001cd8:	6863      	ldr	r3, [r4, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1d9      	bne.n	8001c92 <HAL_RCC_OscConfig+0x16>
 8001cde:	e7d1      	b.n	8001c84 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce0:	6863      	ldr	r3, [r4, #4]
 8001ce2:	4d9b      	ldr	r5, [pc, #620]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ce8:	d111      	bne.n	8001d0e <HAL_RCC_OscConfig+0x92>
 8001cea:	682b      	ldr	r3, [r5, #0]
 8001cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cf0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001cf2:	f7ff f911 	bl	8000f18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf6:	4d96      	ldr	r5, [pc, #600]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001cf8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfa:	682b      	ldr	r3, [r5, #0]
 8001cfc:	039b      	lsls	r3, r3, #14
 8001cfe:	d4c8      	bmi.n	8001c92 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d00:	f7ff f90a 	bl	8000f18 <HAL_GetTick>
 8001d04:	1b80      	subs	r0, r0, r6
 8001d06:	2864      	cmp	r0, #100	; 0x64
 8001d08:	d9f7      	bls.n	8001cfa <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001d0a:	2003      	movs	r0, #3
 8001d0c:	e7bb      	b.n	8001c86 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d12:	d104      	bne.n	8001d1e <HAL_RCC_OscConfig+0xa2>
 8001d14:	682b      	ldr	r3, [r5, #0]
 8001d16:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d1a:	602b      	str	r3, [r5, #0]
 8001d1c:	e7e5      	b.n	8001cea <HAL_RCC_OscConfig+0x6e>
 8001d1e:	682a      	ldr	r2, [r5, #0]
 8001d20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d24:	602a      	str	r2, [r5, #0]
 8001d26:	682a      	ldr	r2, [r5, #0]
 8001d28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d2c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1df      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001d32:	f7ff f8f1 	bl	8000f18 <HAL_GetTick>
 8001d36:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d38:	682b      	ldr	r3, [r5, #0]
 8001d3a:	039f      	lsls	r7, r3, #14
 8001d3c:	d5a9      	bpl.n	8001c92 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d3e:	f7ff f8eb 	bl	8000f18 <HAL_GetTick>
 8001d42:	1b80      	subs	r0, r0, r6
 8001d44:	2864      	cmp	r0, #100	; 0x64
 8001d46:	d9f7      	bls.n	8001d38 <HAL_RCC_OscConfig+0xbc>
 8001d48:	e7df      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d4a:	4b81      	ldr	r3, [pc, #516]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	f012 0f0c 	tst.w	r2, #12
 8001d52:	d007      	beq.n	8001d64 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d5a:	2a08      	cmp	r2, #8
 8001d5c:	d111      	bne.n	8001d82 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	025e      	lsls	r6, r3, #9
 8001d62:	d40e      	bmi.n	8001d82 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d64:	4b7a      	ldr	r3, [pc, #488]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	0795      	lsls	r5, r2, #30
 8001d6a:	d502      	bpl.n	8001d72 <HAL_RCC_OscConfig+0xf6>
 8001d6c:	68e2      	ldr	r2, [r4, #12]
 8001d6e:	2a01      	cmp	r2, #1
 8001d70:	d188      	bne.n	8001c84 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	6921      	ldr	r1, [r4, #16]
 8001d76:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001d7a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001d7e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d80:	e78a      	b.n	8001c98 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d82:	68e2      	ldr	r2, [r4, #12]
 8001d84:	4b73      	ldr	r3, [pc, #460]	; (8001f54 <HAL_RCC_OscConfig+0x2d8>)
 8001d86:	b1b2      	cbz	r2, 8001db6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001d88:	2201      	movs	r2, #1
 8001d8a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d8c:	f7ff f8c4 	bl	8000f18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d90:	4d6f      	ldr	r5, [pc, #444]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001d92:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d94:	682b      	ldr	r3, [r5, #0]
 8001d96:	0798      	lsls	r0, r3, #30
 8001d98:	d507      	bpl.n	8001daa <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d9a:	682b      	ldr	r3, [r5, #0]
 8001d9c:	6922      	ldr	r2, [r4, #16]
 8001d9e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001da2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001da6:	602b      	str	r3, [r5, #0]
 8001da8:	e776      	b.n	8001c98 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001daa:	f7ff f8b5 	bl	8000f18 <HAL_GetTick>
 8001dae:	1b80      	subs	r0, r0, r6
 8001db0:	2802      	cmp	r0, #2
 8001db2:	d9ef      	bls.n	8001d94 <HAL_RCC_OscConfig+0x118>
 8001db4:	e7a9      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001db6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001db8:	f7ff f8ae 	bl	8000f18 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dbc:	4d64      	ldr	r5, [pc, #400]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001dbe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc0:	682b      	ldr	r3, [r5, #0]
 8001dc2:	0799      	lsls	r1, r3, #30
 8001dc4:	f57f af68 	bpl.w	8001c98 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc8:	f7ff f8a6 	bl	8000f18 <HAL_GetTick>
 8001dcc:	1b80      	subs	r0, r0, r6
 8001dce:	2802      	cmp	r0, #2
 8001dd0:	d9f6      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x144>
 8001dd2:	e79a      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001dd4:	6962      	ldr	r2, [r4, #20]
 8001dd6:	4b60      	ldr	r3, [pc, #384]	; (8001f58 <HAL_RCC_OscConfig+0x2dc>)
 8001dd8:	b17a      	cbz	r2, 8001dfa <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001dda:	2201      	movs	r2, #1
 8001ddc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001dde:	f7ff f89b 	bl	8000f18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de2:	4d5b      	ldr	r5, [pc, #364]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001de4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001de8:	079f      	lsls	r7, r3, #30
 8001dea:	f53f af59 	bmi.w	8001ca0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dee:	f7ff f893 	bl	8000f18 <HAL_GetTick>
 8001df2:	1b80      	subs	r0, r0, r6
 8001df4:	2802      	cmp	r0, #2
 8001df6:	d9f6      	bls.n	8001de6 <HAL_RCC_OscConfig+0x16a>
 8001df8:	e787      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001dfa:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001dfc:	f7ff f88c 	bl	8000f18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e00:	4d53      	ldr	r5, [pc, #332]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001e02:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e04:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e06:	0798      	lsls	r0, r3, #30
 8001e08:	f57f af4a 	bpl.w	8001ca0 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e0c:	f7ff f884 	bl	8000f18 <HAL_GetTick>
 8001e10:	1b80      	subs	r0, r0, r6
 8001e12:	2802      	cmp	r0, #2
 8001e14:	d9f6      	bls.n	8001e04 <HAL_RCC_OscConfig+0x188>
 8001e16:	e778      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e18:	4b4d      	ldr	r3, [pc, #308]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e1c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001e20:	d128      	bne.n	8001e74 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	9201      	str	r2, [sp, #4]
 8001e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e26:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e2a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e36:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4d48      	ldr	r5, [pc, #288]	; (8001f5c <HAL_RCC_OscConfig+0x2e0>)
 8001e3a:	682b      	ldr	r3, [r5, #0]
 8001e3c:	05d9      	lsls	r1, r3, #23
 8001e3e:	d51b      	bpl.n	8001e78 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e40:	68a3      	ldr	r3, [r4, #8]
 8001e42:	4d43      	ldr	r5, [pc, #268]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d127      	bne.n	8001e98 <HAL_RCC_OscConfig+0x21c>
 8001e48:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001e50:	f7ff f862 	bl	8000f18 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e54:	4d3e      	ldr	r5, [pc, #248]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001e56:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e5e:	079b      	lsls	r3, r3, #30
 8001e60:	d539      	bpl.n	8001ed6 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001e62:	2e00      	cmp	r6, #0
 8001e64:	f43f af20 	beq.w	8001ca8 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e68:	4a39      	ldr	r2, [pc, #228]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001e6a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e70:	6413      	str	r3, [r2, #64]	; 0x40
 8001e72:	e719      	b.n	8001ca8 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001e74:	2600      	movs	r6, #0
 8001e76:	e7df      	b.n	8001e38 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e78:	682b      	ldr	r3, [r5, #0]
 8001e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e7e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001e80:	f7ff f84a 	bl	8000f18 <HAL_GetTick>
 8001e84:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e86:	682b      	ldr	r3, [r5, #0]
 8001e88:	05da      	lsls	r2, r3, #23
 8001e8a:	d4d9      	bmi.n	8001e40 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8c:	f7ff f844 	bl	8000f18 <HAL_GetTick>
 8001e90:	1bc0      	subs	r0, r0, r7
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9f7      	bls.n	8001e86 <HAL_RCC_OscConfig+0x20a>
 8001e96:	e738      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e98:	2b05      	cmp	r3, #5
 8001e9a:	d104      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x22a>
 8001e9c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	672b      	str	r3, [r5, #112]	; 0x70
 8001ea4:	e7d0      	b.n	8001e48 <HAL_RCC_OscConfig+0x1cc>
 8001ea6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	672a      	str	r2, [r5, #112]	; 0x70
 8001eae:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001eb0:	f022 0204 	bic.w	r2, r2, #4
 8001eb4:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1ca      	bne.n	8001e50 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001eba:	f7ff f82d 	bl	8000f18 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ebe:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ec2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ec6:	0798      	lsls	r0, r3, #30
 8001ec8:	d5cb      	bpl.n	8001e62 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eca:	f7ff f825 	bl	8000f18 <HAL_GetTick>
 8001ece:	1bc0      	subs	r0, r0, r7
 8001ed0:	4540      	cmp	r0, r8
 8001ed2:	d9f7      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x248>
 8001ed4:	e719      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed6:	f7ff f81f 	bl	8000f18 <HAL_GetTick>
 8001eda:	1bc0      	subs	r0, r0, r7
 8001edc:	4540      	cmp	r0, r8
 8001ede:	d9bd      	bls.n	8001e5c <HAL_RCC_OscConfig+0x1e0>
 8001ee0:	e713      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ee2:	4d1b      	ldr	r5, [pc, #108]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
 8001ee4:	68ab      	ldr	r3, [r5, #8]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	f43f aeca 	beq.w	8001c84 <HAL_RCC_OscConfig+0x8>
 8001ef0:	4e1b      	ldr	r6, [pc, #108]	; (8001f60 <HAL_RCC_OscConfig+0x2e4>)
 8001ef2:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef4:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001ef6:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef8:	d134      	bne.n	8001f64 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001efa:	f7ff f80d 	bl	8000f18 <HAL_GetTick>
 8001efe:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f00:	682b      	ldr	r3, [r5, #0]
 8001f02:	0199      	lsls	r1, r3, #6
 8001f04:	d41e      	bmi.n	8001f44 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f06:	6a22      	ldr	r2, [r4, #32]
 8001f08:	69e3      	ldr	r3, [r4, #28]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f0e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001f12:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f14:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001f18:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1a:	4c0d      	ldr	r4, [pc, #52]	; (8001f50 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f1c:	0852      	lsrs	r2, r2, #1
 8001f1e:	3a01      	subs	r2, #1
 8001f20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001f24:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001f26:	2301      	movs	r3, #1
 8001f28:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001f2a:	f7fe fff5 	bl	8000f18 <HAL_GetTick>
 8001f2e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	019a      	lsls	r2, r3, #6
 8001f34:	f53f aebc 	bmi.w	8001cb0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f38:	f7fe ffee 	bl	8000f18 <HAL_GetTick>
 8001f3c:	1b40      	subs	r0, r0, r5
 8001f3e:	2802      	cmp	r0, #2
 8001f40:	d9f6      	bls.n	8001f30 <HAL_RCC_OscConfig+0x2b4>
 8001f42:	e6e2      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f44:	f7fe ffe8 	bl	8000f18 <HAL_GetTick>
 8001f48:	1bc0      	subs	r0, r0, r7
 8001f4a:	2802      	cmp	r0, #2
 8001f4c:	d9d8      	bls.n	8001f00 <HAL_RCC_OscConfig+0x284>
 8001f4e:	e6dc      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
 8001f50:	40023800 	.word	0x40023800
 8001f54:	42470000 	.word	0x42470000
 8001f58:	42470e80 	.word	0x42470e80
 8001f5c:	40007000 	.word	0x40007000
 8001f60:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001f64:	f7fe ffd8 	bl	8000f18 <HAL_GetTick>
 8001f68:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	682b      	ldr	r3, [r5, #0]
 8001f6c:	019b      	lsls	r3, r3, #6
 8001f6e:	f57f ae9f 	bpl.w	8001cb0 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f72:	f7fe ffd1 	bl	8000f18 <HAL_GetTick>
 8001f76:	1b00      	subs	r0, r0, r4
 8001f78:	2802      	cmp	r0, #2
 8001f7a:	d9f6      	bls.n	8001f6a <HAL_RCC_OscConfig+0x2ee>
 8001f7c:	e6c5      	b.n	8001d0a <HAL_RCC_OscConfig+0x8e>
 8001f7e:	bf00      	nop

08001f80 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f80:	4913      	ldr	r1, [pc, #76]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001f82:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f84:	688b      	ldr	r3, [r1, #8]
 8001f86:	f003 030c 	and.w	r3, r3, #12
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d003      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0x16>
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f92:	4810      	ldr	r0, [pc, #64]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001f94:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001f96:	4810      	ldr	r0, [pc, #64]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x58>)
 8001f98:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f9a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f9c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f9e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fa0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fa4:	bf14      	ite	ne
 8001fa6:	480c      	ldrne	r0, [pc, #48]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fa8:	480a      	ldreq	r0, [pc, #40]	; (8001fd4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001faa:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001fae:	bf18      	it	ne
 8001fb0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fb2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fb6:	fba1 0100 	umull	r0, r1, r1, r0
 8001fba:	f7fe fddb 	bl	8000b74 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <HAL_RCC_GetSysClockFreq+0x50>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001fca:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fce:	bd08      	pop	{r3, pc}
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	00f42400 	.word	0x00f42400
 8001fd8:	017d7840 	.word	0x017d7840

08001fdc <HAL_RCC_ClockConfig>:
{
 8001fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fe0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	b910      	cbnz	r0, 8001fec <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fec:	4b44      	ldr	r3, [pc, #272]	; (8002100 <HAL_RCC_ClockConfig+0x124>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	f002 020f 	and.w	r2, r2, #15
 8001ff4:	428a      	cmp	r2, r1
 8001ff6:	d328      	bcc.n	800204a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff8:	6821      	ldr	r1, [r4, #0]
 8001ffa:	078f      	lsls	r7, r1, #30
 8001ffc:	d42d      	bmi.n	800205a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ffe:	07c8      	lsls	r0, r1, #31
 8002000:	d440      	bmi.n	8002084 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002002:	4b3f      	ldr	r3, [pc, #252]	; (8002100 <HAL_RCC_ClockConfig+0x124>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	f002 020f 	and.w	r2, r2, #15
 800200a:	4295      	cmp	r5, r2
 800200c:	d366      	bcc.n	80020dc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800200e:	6822      	ldr	r2, [r4, #0]
 8002010:	0751      	lsls	r1, r2, #29
 8002012:	d46c      	bmi.n	80020ee <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002014:	0713      	lsls	r3, r2, #28
 8002016:	d507      	bpl.n	8002028 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002018:	4a3a      	ldr	r2, [pc, #232]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
 800201a:	6921      	ldr	r1, [r4, #16]
 800201c:	6893      	ldr	r3, [r2, #8]
 800201e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002022:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002026:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002028:	f7ff ffaa 	bl	8001f80 <HAL_RCC_GetSysClockFreq>
 800202c:	4b35      	ldr	r3, [pc, #212]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
 800202e:	4a36      	ldr	r2, [pc, #216]	; (8002108 <HAL_RCC_ClockConfig+0x12c>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002036:	5cd3      	ldrb	r3, [r2, r3]
 8002038:	40d8      	lsrs	r0, r3
 800203a:	4b34      	ldr	r3, [pc, #208]	; (800210c <HAL_RCC_ClockConfig+0x130>)
 800203c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800203e:	2000      	movs	r0, #0
 8002040:	f7fe ff20 	bl	8000e84 <HAL_InitTick>
  return HAL_OK;
 8002044:	2000      	movs	r0, #0
 8002046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	b2ca      	uxtb	r2, r1
 800204c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	4299      	cmp	r1, r3
 8002056:	d1c6      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xa>
 8002058:	e7ce      	b.n	8001ff8 <HAL_RCC_ClockConfig+0x1c>
 800205a:	4b2a      	ldr	r3, [pc, #168]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002060:	bf1e      	ittt	ne
 8002062:	689a      	ldrne	r2, [r3, #8]
 8002064:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002068:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800206c:	bf42      	ittt	mi
 800206e:	689a      	ldrmi	r2, [r3, #8]
 8002070:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002074:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	68a0      	ldr	r0, [r4, #8]
 800207a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800207e:	4302      	orrs	r2, r0
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	e7bc      	b.n	8001ffe <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002084:	6862      	ldr	r2, [r4, #4]
 8002086:	4b1f      	ldr	r3, [pc, #124]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
 8002088:	2a01      	cmp	r2, #1
 800208a:	d11d      	bne.n	80020c8 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002092:	d0a8      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002094:	4e1b      	ldr	r6, [pc, #108]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
 8002096:	68b3      	ldr	r3, [r6, #8]
 8002098:	f023 0303 	bic.w	r3, r3, #3
 800209c:	4313      	orrs	r3, r2
 800209e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80020a0:	f7fe ff3a 	bl	8000f18 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80020a8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020aa:	68b3      	ldr	r3, [r6, #8]
 80020ac:	6862      	ldr	r2, [r4, #4]
 80020ae:	f003 030c 	and.w	r3, r3, #12
 80020b2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80020b6:	d0a4      	beq.n	8002002 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b8:	f7fe ff2e 	bl	8000f18 <HAL_GetTick>
 80020bc:	1bc0      	subs	r0, r0, r7
 80020be:	4540      	cmp	r0, r8
 80020c0:	d9f3      	bls.n	80020aa <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80020c2:	2003      	movs	r0, #3
}
 80020c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020c8:	1e91      	subs	r1, r2, #2
 80020ca:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020cc:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ce:	d802      	bhi.n	80020d6 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80020d4:	e7dd      	b.n	8002092 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d6:	f013 0f02 	tst.w	r3, #2
 80020da:	e7da      	b.n	8002092 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020dc:	b2ea      	uxtb	r2, r5
 80020de:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	429d      	cmp	r5, r3
 80020e8:	f47f af7d 	bne.w	8001fe6 <HAL_RCC_ClockConfig+0xa>
 80020ec:	e78f      	b.n	800200e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ee:	4905      	ldr	r1, [pc, #20]	; (8002104 <HAL_RCC_ClockConfig+0x128>)
 80020f0:	68e0      	ldr	r0, [r4, #12]
 80020f2:	688b      	ldr	r3, [r1, #8]
 80020f4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80020f8:	4303      	orrs	r3, r0
 80020fa:	608b      	str	r3, [r1, #8]
 80020fc:	e78a      	b.n	8002014 <HAL_RCC_ClockConfig+0x38>
 80020fe:	bf00      	nop
 8002100:	40023c00 	.word	0x40023c00
 8002104:	40023800 	.word	0x40023800
 8002108:	08005942 	.word	0x08005942
 800210c:	2000000c 	.word	0x2000000c

08002110 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002110:	4b04      	ldr	r3, [pc, #16]	; (8002124 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002112:	4a05      	ldr	r2, [pc, #20]	; (8002128 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800211a:	5cd3      	ldrb	r3, [r2, r3]
 800211c:	4a03      	ldr	r2, [pc, #12]	; (800212c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800211e:	6810      	ldr	r0, [r2, #0]
}
 8002120:	40d8      	lsrs	r0, r3
 8002122:	4770      	bx	lr
 8002124:	40023800 	.word	0x40023800
 8002128:	08005952 	.word	0x08005952
 800212c:	2000000c 	.word	0x2000000c

08002130 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002132:	4a05      	ldr	r2, [pc, #20]	; (8002148 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800213a:	5cd3      	ldrb	r3, [r2, r3]
 800213c:	4a03      	ldr	r2, [pc, #12]	; (800214c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800213e:	6810      	ldr	r0, [r2, #0]
}
 8002140:	40d8      	lsrs	r0, r3
 8002142:	4770      	bx	lr
 8002144:	40023800 	.word	0x40023800
 8002148:	08005952 	.word	0x08005952
 800214c:	2000000c 	.word	0x2000000c

08002150 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002150:	6a03      	ldr	r3, [r0, #32]
 8002152:	f023 0301 	bic.w	r3, r3, #1
 8002156:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002158:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800215a:	6842      	ldr	r2, [r0, #4]
{
 800215c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800215e:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002160:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002162:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002166:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002168:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800216a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800216e:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002170:	4c0c      	ldr	r4, [pc, #48]	; (80021a4 <TIM_OC1_SetConfig+0x54>)
 8002172:	42a0      	cmp	r0, r4
 8002174:	d009      	beq.n	800218a <TIM_OC1_SetConfig+0x3a>
 8002176:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800217a:	42a0      	cmp	r0, r4
 800217c:	d005      	beq.n	800218a <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800217e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002180:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002182:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002184:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002186:	6203      	str	r3, [r0, #32]
} 
 8002188:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 800218a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800218c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800218e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002192:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002194:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002196:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800219a:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800219c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80021a0:	4322      	orrs	r2, r4
 80021a2:	e7ec      	b.n	800217e <TIM_OC1_SetConfig+0x2e>
 80021a4:	40010000 	.word	0x40010000

080021a8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80021a8:	6a03      	ldr	r3, [r0, #32]
 80021aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021ae:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021b0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80021b2:	6842      	ldr	r2, [r0, #4]
{
 80021b4:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021b6:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80021ba:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80021be:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80021c0:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80021c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80021c6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80021ca:	4c0e      	ldr	r4, [pc, #56]	; (8002204 <TIM_OC3_SetConfig+0x5c>)
 80021cc:	42a0      	cmp	r0, r4
 80021ce:	d009      	beq.n	80021e4 <TIM_OC3_SetConfig+0x3c>
 80021d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80021d4:	42a0      	cmp	r0, r4
 80021d6:	d005      	beq.n	80021e4 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021d8:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021da:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80021dc:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80021de:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021e0:	6203      	str	r3, [r0, #32]
}
 80021e2:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80021e4:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021e6:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80021e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80021ec:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80021f0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80021f2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021f6:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80021f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021fc:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8002200:	e7ea      	b.n	80021d8 <TIM_OC3_SetConfig+0x30>
 8002202:	bf00      	nop
 8002204:	40010000 	.word	0x40010000

08002208 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002208:	6a03      	ldr	r3, [r0, #32]
 800220a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800220e:	6203      	str	r3, [r0, #32]
{
 8002210:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002212:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002214:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002216:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002218:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800221a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800221e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002222:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002224:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002228:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800222c:	4d09      	ldr	r5, [pc, #36]	; (8002254 <TIM_OC4_SetConfig+0x4c>)
 800222e:	42a8      	cmp	r0, r5
 8002230:	d009      	beq.n	8002246 <TIM_OC4_SetConfig+0x3e>
 8002232:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002236:	42a8      	cmp	r0, r5
 8002238:	d005      	beq.n	8002246 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800223a:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800223c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800223e:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002240:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002242:	6204      	str	r4, [r0, #32]
}
 8002244:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002246:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002248:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800224c:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8002250:	e7f3      	b.n	800223a <TIM_OC4_SetConfig+0x32>
 8002252:	bf00      	nop
 8002254:	40010000 	.word	0x40010000

08002258 <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 8002258:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800225a:	2302      	movs	r3, #2
 800225c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8002260:	6813      	ldr	r3, [r2, #0]
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8002268:	2301      	movs	r3, #1
 800226a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
}
 800226e:	2000      	movs	r0, #0
 8002270:	4770      	bx	lr

08002272 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002272:	6803      	ldr	r3, [r0, #0]
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	f042 0201 	orr.w	r2, r2, #1
 800227a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	f042 0201 	orr.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]
}
 8002284:	2000      	movs	r0, #0
 8002286:	4770      	bx	lr

08002288 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002288:	6803      	ldr	r3, [r0, #0]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	f022 0201 	bic.w	r2, r2, #1
 8002290:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8002292:	6a19      	ldr	r1, [r3, #32]
 8002294:	f241 1211 	movw	r2, #4369	; 0x1111
 8002298:	4211      	tst	r1, r2
 800229a:	d108      	bne.n	80022ae <HAL_TIM_Base_Stop_IT+0x26>
 800229c:	6a19      	ldr	r1, [r3, #32]
 800229e:	f240 4244 	movw	r2, #1092	; 0x444
 80022a2:	4211      	tst	r1, r2
 80022a4:	bf02      	ittt	eq
 80022a6:	681a      	ldreq	r2, [r3, #0]
 80022a8:	f022 0201 	biceq.w	r2, r2, #1
 80022ac:	601a      	streq	r2, [r3, #0]
}
 80022ae:	2000      	movs	r0, #0
 80022b0:	4770      	bx	lr

080022b2 <HAL_TIM_OC_MspInit>:
 80022b2:	4770      	bx	lr

080022b4 <HAL_TIM_PWM_MspInit>:
 80022b4:	4770      	bx	lr

080022b6 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80022b6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80022ba:	2b01      	cmp	r3, #1
{
 80022bc:	b570      	push	{r4, r5, r6, lr}
 80022be:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80022c2:	d01c      	beq.n	80022fe <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80022c4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 80022c8:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80022ca:	2201      	movs	r2, #1
 80022cc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 80022d0:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80022d6:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80022da:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80022dc:	680a      	ldr	r2, [r1, #0]
 80022de:	2a40      	cmp	r2, #64	; 0x40
 80022e0:	d079      	beq.n	80023d6 <HAL_TIM_ConfigClockSource+0x120>
 80022e2:	d819      	bhi.n	8002318 <HAL_TIM_ConfigClockSource+0x62>
 80022e4:	2a10      	cmp	r2, #16
 80022e6:	f000 8093 	beq.w	8002410 <HAL_TIM_ConfigClockSource+0x15a>
 80022ea:	d80a      	bhi.n	8002302 <HAL_TIM_ConfigClockSource+0x4c>
 80022ec:	2a00      	cmp	r2, #0
 80022ee:	f000 8089 	beq.w	8002404 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80022f2:	2301      	movs	r3, #1
 80022f4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80022f8:	2300      	movs	r3, #0
 80022fa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80022fe:	4618      	mov	r0, r3
}
 8002300:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002302:	2a20      	cmp	r2, #32
 8002304:	f000 808a 	beq.w	800241c <HAL_TIM_ConfigClockSource+0x166>
 8002308:	2a30      	cmp	r2, #48	; 0x30
 800230a:	d1f2      	bne.n	80022f2 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800230c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800230e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002312:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002316:	e036      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002318:	2a70      	cmp	r2, #112	; 0x70
 800231a:	d036      	beq.n	800238a <HAL_TIM_ConfigClockSource+0xd4>
 800231c:	d81b      	bhi.n	8002356 <HAL_TIM_ConfigClockSource+0xa0>
 800231e:	2a50      	cmp	r2, #80	; 0x50
 8002320:	d042      	beq.n	80023a8 <HAL_TIM_ConfigClockSource+0xf2>
 8002322:	2a60      	cmp	r2, #96	; 0x60
 8002324:	d1e5      	bne.n	80022f2 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002326:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002328:	684d      	ldr	r5, [r1, #4]
 800232a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800232c:	f024 0410 	bic.w	r4, r4, #16
 8002330:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002332:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002334:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002336:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800233a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800233e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002342:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002346:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002348:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800234a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800234c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002350:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002354:	e017      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002356:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800235a:	d011      	beq.n	8002380 <HAL_TIM_ConfigClockSource+0xca>
 800235c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002360:	d1c7      	bne.n	80022f2 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002362:	688a      	ldr	r2, [r1, #8]
 8002364:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002366:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002368:	68c9      	ldr	r1, [r1, #12]
 800236a:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800236c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002370:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002374:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002376:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800237e:	e002      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	e7b3      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800238a:	688a      	ldr	r2, [r1, #8]
 800238c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800238e:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002390:	68c9      	ldr	r1, [r1, #12]
 8002392:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002394:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002398:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800239c:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 800239e:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80023a0:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023a2:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80023a6:	e7ee      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80023a8:	684c      	ldr	r4, [r1, #4]
 80023aa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80023ac:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023ae:	6a1d      	ldr	r5, [r3, #32]
 80023b0:	f025 0501 	bic.w	r5, r5, #1
 80023b4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80023b6:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023b8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023bc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023c0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80023c4:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80023c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023c8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80023ca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023d0:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80023d4:	e7d7      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80023d6:	684c      	ldr	r4, [r1, #4]
 80023d8:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80023da:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023dc:	6a1d      	ldr	r5, [r3, #32]
 80023de:	f025 0501 	bic.w	r5, r5, #1
 80023e2:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80023e4:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023e6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023ee:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80023f2:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80023f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023f6:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80023f8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80023fe:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002402:	e7c0      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002404:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002406:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800240a:	f042 0207 	orr.w	r2, r2, #7
 800240e:	e7ba      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002410:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002412:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002416:	f042 0217 	orr.w	r2, r2, #23
 800241a:	e7b4      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800241c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800241e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002422:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8002426:	e7ae      	b.n	8002386 <HAL_TIM_ConfigClockSource+0xd0>

08002428 <HAL_TIM_PeriodElapsedCallback>:
 8002428:	4770      	bx	lr

0800242a <HAL_TIM_OC_DelayElapsedCallback>:
 800242a:	4770      	bx	lr

0800242c <HAL_TIM_IC_CaptureCallback>:
 800242c:	4770      	bx	lr

0800242e <HAL_TIM_PWM_PulseFinishedCallback>:
 800242e:	4770      	bx	lr

08002430 <HAL_TIM_TriggerCallback>:
 8002430:	4770      	bx	lr

08002432 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002432:	6803      	ldr	r3, [r0, #0]
 8002434:	691a      	ldr	r2, [r3, #16]
 8002436:	0791      	lsls	r1, r2, #30
{
 8002438:	b510      	push	{r4, lr}
 800243a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800243c:	d50e      	bpl.n	800245c <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	0792      	lsls	r2, r2, #30
 8002442:	d50b      	bpl.n	800245c <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002444:	f06f 0202 	mvn.w	r2, #2
 8002448:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800244a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800244c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800244e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002450:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002452:	d077      	beq.n	8002544 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002454:	f7ff ffea 	bl	800242c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002458:	2300      	movs	r3, #0
 800245a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	691a      	ldr	r2, [r3, #16]
 8002460:	0750      	lsls	r0, r2, #29
 8002462:	d510      	bpl.n	8002486 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002464:	68da      	ldr	r2, [r3, #12]
 8002466:	0751      	lsls	r1, r2, #29
 8002468:	d50d      	bpl.n	8002486 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800246a:	f06f 0204 	mvn.w	r2, #4
 800246e:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002470:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002472:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002474:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002478:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800247a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800247c:	d068      	beq.n	8002550 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800247e:	f7ff ffd5 	bl	800242c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002482:	2300      	movs	r3, #0
 8002484:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	691a      	ldr	r2, [r3, #16]
 800248a:	0712      	lsls	r2, r2, #28
 800248c:	d50f      	bpl.n	80024ae <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	0710      	lsls	r0, r2, #28
 8002492:	d50c      	bpl.n	80024ae <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002494:	f06f 0208 	mvn.w	r2, #8
 8002498:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800249a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800249c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800249e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a0:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80024a2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024a4:	d05a      	beq.n	800255c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80024a6:	f7ff ffc1 	bl	800242c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	2300      	movs	r3, #0
 80024ac:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024ae:	6823      	ldr	r3, [r4, #0]
 80024b0:	691a      	ldr	r2, [r3, #16]
 80024b2:	06d2      	lsls	r2, r2, #27
 80024b4:	d510      	bpl.n	80024d8 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	06d0      	lsls	r0, r2, #27
 80024ba:	d50d      	bpl.n	80024d8 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024bc:	f06f 0210 	mvn.w	r2, #16
 80024c0:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024c2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024c4:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024c6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024ca:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80024cc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024ce:	d04b      	beq.n	8002568 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80024d0:	f7ff ffac 	bl	800242c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d4:	2300      	movs	r3, #0
 80024d6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024d8:	6823      	ldr	r3, [r4, #0]
 80024da:	691a      	ldr	r2, [r3, #16]
 80024dc:	07d1      	lsls	r1, r2, #31
 80024de:	d508      	bpl.n	80024f2 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	07d2      	lsls	r2, r2, #31
 80024e4:	d505      	bpl.n	80024f2 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024e6:	f06f 0201 	mvn.w	r2, #1
 80024ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ec:	4620      	mov	r0, r4
 80024ee:	f7ff ff9b 	bl	8002428 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	691a      	ldr	r2, [r3, #16]
 80024f6:	0610      	lsls	r0, r2, #24
 80024f8:	d508      	bpl.n	800250c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80024fa:	68da      	ldr	r2, [r3, #12]
 80024fc:	0611      	lsls	r1, r2, #24
 80024fe:	d505      	bpl.n	800250c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002504:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002506:	4620      	mov	r0, r4
 8002508:	f000 fa5f 	bl	80029ca <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800250c:	6823      	ldr	r3, [r4, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	0652      	lsls	r2, r2, #25
 8002512:	d508      	bpl.n	8002526 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	0650      	lsls	r0, r2, #25
 8002518:	d505      	bpl.n	8002526 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800251a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800251e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002520:	4620      	mov	r0, r4
 8002522:	f7ff ff85 	bl	8002430 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	0691      	lsls	r1, r2, #26
 800252c:	d522      	bpl.n	8002574 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	0692      	lsls	r2, r2, #26
 8002532:	d51f      	bpl.n	8002574 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002534:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002538:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800253a:	611a      	str	r2, [r3, #16]
}
 800253c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002540:	f000 ba42 	b.w	80029c8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002544:	f7ff ff71 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002548:	4620      	mov	r0, r4
 800254a:	f7ff ff70 	bl	800242e <HAL_TIM_PWM_PulseFinishedCallback>
 800254e:	e783      	b.n	8002458 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002550:	f7ff ff6b 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002554:	4620      	mov	r0, r4
 8002556:	f7ff ff6a 	bl	800242e <HAL_TIM_PWM_PulseFinishedCallback>
 800255a:	e792      	b.n	8002482 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255c:	f7ff ff65 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002560:	4620      	mov	r0, r4
 8002562:	f7ff ff64 	bl	800242e <HAL_TIM_PWM_PulseFinishedCallback>
 8002566:	e7a0      	b.n	80024aa <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002568:	f7ff ff5f 	bl	800242a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800256c:	4620      	mov	r0, r4
 800256e:	f7ff ff5e 	bl	800242e <HAL_TIM_PWM_PulseFinishedCallback>
 8002572:	e7af      	b.n	80024d4 <HAL_TIM_IRQHandler+0xa2>
 8002574:	bd10      	pop	{r4, pc}
	...

08002578 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002578:	4a2e      	ldr	r2, [pc, #184]	; (8002634 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800257a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800257c:	4290      	cmp	r0, r2
 800257e:	d012      	beq.n	80025a6 <TIM_Base_SetConfig+0x2e>
 8002580:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002584:	d00f      	beq.n	80025a6 <TIM_Base_SetConfig+0x2e>
 8002586:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800258a:	4290      	cmp	r0, r2
 800258c:	d00b      	beq.n	80025a6 <TIM_Base_SetConfig+0x2e>
 800258e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002592:	4290      	cmp	r0, r2
 8002594:	d007      	beq.n	80025a6 <TIM_Base_SetConfig+0x2e>
 8002596:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800259a:	4290      	cmp	r0, r2
 800259c:	d003      	beq.n	80025a6 <TIM_Base_SetConfig+0x2e>
 800259e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80025a2:	4290      	cmp	r0, r2
 80025a4:	d11d      	bne.n	80025e2 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 80025a6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80025ac:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80025ae:	4a21      	ldr	r2, [pc, #132]	; (8002634 <TIM_Base_SetConfig+0xbc>)
 80025b0:	4290      	cmp	r0, r2
 80025b2:	d104      	bne.n	80025be <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025b4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80025b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ba:	4313      	orrs	r3, r2
 80025bc:	e028      	b.n	8002610 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80025be:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80025c2:	d0f7      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <TIM_Base_SetConfig+0xc0>)
 80025c6:	4290      	cmp	r0, r2
 80025c8:	d0f4      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ce:	4290      	cmp	r0, r2
 80025d0:	d0f0      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025d6:	4290      	cmp	r0, r2
 80025d8:	d0ec      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025da:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80025de:	4290      	cmp	r0, r2
 80025e0:	d0e8      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025e2:	4a16      	ldr	r2, [pc, #88]	; (800263c <TIM_Base_SetConfig+0xc4>)
 80025e4:	4290      	cmp	r0, r2
 80025e6:	d0e5      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025ec:	4290      	cmp	r0, r2
 80025ee:	d0e1      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025f4:	4290      	cmp	r0, r2
 80025f6:	d0dd      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 80025f8:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80025fc:	4290      	cmp	r0, r2
 80025fe:	d0d9      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 8002600:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002604:	4290      	cmp	r0, r2
 8002606:	d0d5      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
 8002608:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800260c:	4290      	cmp	r0, r2
 800260e:	d0d1      	beq.n	80025b4 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8002610:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002612:	688b      	ldr	r3, [r1, #8]
 8002614:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002616:	680b      	ldr	r3, [r1, #0]
 8002618:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <TIM_Base_SetConfig+0xbc>)
 800261c:	4298      	cmp	r0, r3
 800261e:	d006      	beq.n	800262e <TIM_Base_SetConfig+0xb6>
 8002620:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002624:	4298      	cmp	r0, r3
 8002626:	d002      	beq.n	800262e <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8002628:	2301      	movs	r3, #1
 800262a:	6143      	str	r3, [r0, #20]
}
 800262c:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800262e:	690b      	ldr	r3, [r1, #16]
 8002630:	6303      	str	r3, [r0, #48]	; 0x30
 8002632:	e7f9      	b.n	8002628 <TIM_Base_SetConfig+0xb0>
 8002634:	40010000 	.word	0x40010000
 8002638:	40000400 	.word	0x40000400
 800263c:	40014000 	.word	0x40014000

08002640 <HAL_TIM_Base_Init>:
{ 
 8002640:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002642:	4604      	mov	r4, r0
 8002644:	b1a0      	cbz	r0, 8002670 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002646:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800264a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800264e:	b91b      	cbnz	r3, 8002658 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002650:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8002654:	f001 fa1c 	bl	8003a90 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002658:	2302      	movs	r3, #2
 800265a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800265e:	6820      	ldr	r0, [r4, #0]
 8002660:	1d21      	adds	r1, r4, #4
 8002662:	f7ff ff89 	bl	8002578 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002666:	2301      	movs	r3, #1
 8002668:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800266c:	2000      	movs	r0, #0
 800266e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002670:	2001      	movs	r0, #1
}
 8002672:	bd10      	pop	{r4, pc}

08002674 <HAL_TIM_OC_Init>:
{
 8002674:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002676:	4604      	mov	r4, r0
 8002678:	b1a0      	cbz	r0, 80026a4 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800267a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800267e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002682:	b91b      	cbnz	r3, 800268c <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002684:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_OC_MspInit(htim);
 8002688:	f7ff fe13 	bl	80022b2 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800268c:	2302      	movs	r3, #2
 800268e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8002692:	6820      	ldr	r0, [r4, #0]
 8002694:	1d21      	adds	r1, r4, #4
 8002696:	f7ff ff6f 	bl	8002578 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800269a:	2301      	movs	r3, #1
 800269c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80026a0:	2000      	movs	r0, #0
 80026a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026a4:	2001      	movs	r0, #1
}
 80026a6:	bd10      	pop	{r4, pc}

080026a8 <HAL_TIM_PWM_Init>:
{
 80026a8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026aa:	4604      	mov	r4, r0
 80026ac:	b1a0      	cbz	r0, 80026d8 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026b6:	b91b      	cbnz	r3, 80026c0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026b8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80026bc:	f7ff fdfa 	bl	80022b4 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 80026c0:	2302      	movs	r3, #2
 80026c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80026c6:	6820      	ldr	r0, [r4, #0]
 80026c8:	1d21      	adds	r1, r4, #4
 80026ca:	f7ff ff55 	bl	8002578 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026ce:	2301      	movs	r3, #1
 80026d0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80026d4:	2000      	movs	r0, #0
 80026d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026d8:	2001      	movs	r0, #1
}  
 80026da:	bd10      	pop	{r4, pc}

080026dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026dc:	6a03      	ldr	r3, [r0, #32]
 80026de:	f023 0310 	bic.w	r3, r3, #16
 80026e2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80026e4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80026e6:	6842      	ldr	r2, [r0, #4]
{
 80026e8:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 80026ea:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026ee:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026f2:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026f6:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80026f8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026fc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002700:	4c0d      	ldr	r4, [pc, #52]	; (8002738 <TIM_OC2_SetConfig+0x5c>)
 8002702:	42a0      	cmp	r0, r4
 8002704:	d009      	beq.n	800271a <TIM_OC2_SetConfig+0x3e>
 8002706:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800270a:	42a0      	cmp	r0, r4
 800270c:	d005      	beq.n	800271a <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 800270e:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002710:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002712:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002714:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002716:	6203      	str	r3, [r0, #32]
}
 8002718:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800271a:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800271c:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800271e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002722:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002726:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002728:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800272c:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800272e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002732:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8002736:	e7ea      	b.n	800270e <TIM_OC2_SetConfig+0x32>
 8002738:	40010000 	.word	0x40010000

0800273c <HAL_TIM_OC_ConfigChannel>:
{
 800273c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim); 
 800273e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002742:	2b01      	cmp	r3, #1
{
 8002744:	4604      	mov	r4, r0
 8002746:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 800274a:	d018      	beq.n	800277e <HAL_TIM_OC_ConfigChannel+0x42>
 800274c:	2301      	movs	r3, #1
 800274e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8002752:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 8002756:	461d      	mov	r5, r3
  switch (Channel)
 8002758:	2a0c      	cmp	r2, #12
 800275a:	d80b      	bhi.n	8002774 <HAL_TIM_OC_ConfigChannel+0x38>
 800275c:	e8df f002 	tbb	[pc, r2]
 8002760:	0a0a0a07 	.word	0x0a0a0a07
 8002764:	0a0a0a10 	.word	0x0a0a0a10
 8002768:	0a0a0a14 	.word	0x0a0a0a14
 800276c:	18          	.byte	0x18
 800276d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800276e:	6820      	ldr	r0, [r4, #0]
 8002770:	f7ff fcee 	bl	8002150 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim); 
 8002774:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002776:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim); 
 800277a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 800277e:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002780:	6820      	ldr	r0, [r4, #0]
 8002782:	f7ff ffab 	bl	80026dc <TIM_OC2_SetConfig>
    break;
 8002786:	e7f5      	b.n	8002774 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002788:	6820      	ldr	r0, [r4, #0]
 800278a:	f7ff fd0d 	bl	80021a8 <TIM_OC3_SetConfig>
    break;
 800278e:	e7f1      	b.n	8002774 <HAL_TIM_OC_ConfigChannel+0x38>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002790:	6820      	ldr	r0, [r4, #0]
 8002792:	f7ff fd39 	bl	8002208 <TIM_OC4_SetConfig>
    break;
 8002796:	e7ed      	b.n	8002774 <HAL_TIM_OC_ConfigChannel+0x38>

08002798 <HAL_TIM_PWM_ConfigChannel>:
{
 8002798:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800279a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800279e:	2b01      	cmp	r3, #1
{
 80027a0:	4604      	mov	r4, r0
 80027a2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80027a6:	d025      	beq.n	80027f4 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80027a8:	2301      	movs	r3, #1
 80027aa:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80027ae:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80027b2:	2a0c      	cmp	r2, #12
 80027b4:	d818      	bhi.n	80027e8 <HAL_TIM_PWM_ConfigChannel+0x50>
 80027b6:	e8df f002 	tbb	[pc, r2]
 80027ba:	1707      	.short	0x1707
 80027bc:	171e1717 	.word	0x171e1717
 80027c0:	172f1717 	.word	0x172f1717
 80027c4:	1717      	.short	0x1717
 80027c6:	40          	.byte	0x40
 80027c7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027c8:	6820      	ldr	r0, [r4, #0]
 80027ca:	f7ff fcc1 	bl	8002150 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ce:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027d0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027d2:	699a      	ldr	r2, [r3, #24]
 80027d4:	f042 0208 	orr.w	r2, r2, #8
 80027d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027da:	699a      	ldr	r2, [r3, #24]
 80027dc:	f022 0204 	bic.w	r2, r2, #4
 80027e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027e2:	699a      	ldr	r2, [r3, #24]
 80027e4:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027e6:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80027e8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80027ea:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80027f0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80027f4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027f6:	6820      	ldr	r0, [r4, #0]
 80027f8:	f7ff ff70 	bl	80026dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027fc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027fe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002800:	699a      	ldr	r2, [r3, #24]
 8002802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800280e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002816:	e7e6      	b.n	80027e6 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002818:	6820      	ldr	r0, [r4, #0]
 800281a:	f7ff fcc5 	bl	80021a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800281e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002820:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002822:	69da      	ldr	r2, [r3, #28]
 8002824:	f042 0208 	orr.w	r2, r2, #8
 8002828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800282a:	69da      	ldr	r2, [r3, #28]
 800282c:	f022 0204 	bic.w	r2, r2, #4
 8002830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002832:	69da      	ldr	r2, [r3, #28]
 8002834:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002836:	61da      	str	r2, [r3, #28]
    break;
 8002838:	e7d6      	b.n	80027e8 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800283a:	6820      	ldr	r0, [r4, #0]
 800283c:	f7ff fce4 	bl	8002208 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002840:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002842:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002844:	69da      	ldr	r2, [r3, #28]
 8002846:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800284a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800284c:	69da      	ldr	r2, [r3, #28]
 800284e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002852:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002854:	69da      	ldr	r2, [r3, #28]
 8002856:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800285a:	e7ec      	b.n	8002836 <HAL_TIM_PWM_ConfigChannel+0x9e>

0800285c <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 800285c:	6a03      	ldr	r3, [r0, #32]
{
 800285e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8002860:	2401      	movs	r4, #1
 8002862:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002864:	ea23 0304 	bic.w	r3, r3, r4
 8002868:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800286a:	6a03      	ldr	r3, [r0, #32]
 800286c:	408a      	lsls	r2, r1
 800286e:	431a      	orrs	r2, r3
 8002870:	6202      	str	r2, [r0, #32]
 8002872:	bd10      	pop	{r4, pc}

08002874 <HAL_TIM_PWM_Start_IT>:
{
 8002874:	b510      	push	{r4, lr}
 8002876:	4604      	mov	r4, r0
  switch (Channel)
 8002878:	290c      	cmp	r1, #12
 800287a:	d80d      	bhi.n	8002898 <HAL_TIM_PWM_Start_IT+0x24>
 800287c:	e8df f001 	tbb	[pc, r1]
 8002880:	0c0c0c07 	.word	0x0c0c0c07
 8002884:	0c0c0c22 	.word	0x0c0c0c22
 8002888:	0c0c0c27 	.word	0x0c0c0c27
 800288c:	2c          	.byte	0x2c
 800288d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800288e:	6802      	ldr	r2, [r0, #0]
 8002890:	68d3      	ldr	r3, [r2, #12]
 8002892:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002896:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002898:	2201      	movs	r2, #1
 800289a:	6820      	ldr	r0, [r4, #0]
 800289c:	f7ff ffde 	bl	800285c <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	4a10      	ldr	r2, [pc, #64]	; (80028e4 <HAL_TIM_PWM_Start_IT+0x70>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d003      	beq.n	80028b0 <HAL_TIM_PWM_Start_IT+0x3c>
 80028a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d103      	bne.n	80028b8 <HAL_TIM_PWM_Start_IT+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 80028b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028b6:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
} 
 80028c0:	2000      	movs	r0, #0
 80028c2:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80028c4:	6802      	ldr	r2, [r0, #0]
 80028c6:	68d3      	ldr	r3, [r2, #12]
 80028c8:	f043 0304 	orr.w	r3, r3, #4
 80028cc:	e7e3      	b.n	8002896 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80028ce:	6802      	ldr	r2, [r0, #0]
 80028d0:	68d3      	ldr	r3, [r2, #12]
 80028d2:	f043 0308 	orr.w	r3, r3, #8
 80028d6:	e7de      	b.n	8002896 <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80028d8:	6802      	ldr	r2, [r0, #0]
 80028da:	68d3      	ldr	r3, [r2, #12]
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	e7d9      	b.n	8002896 <HAL_TIM_PWM_Start_IT+0x22>
 80028e2:	bf00      	nop
 80028e4:	40010000 	.word	0x40010000

080028e8 <HAL_TIM_PWM_Stop_IT>:
{
 80028e8:	b510      	push	{r4, lr}
 80028ea:	4604      	mov	r4, r0
  switch (Channel)
 80028ec:	290c      	cmp	r1, #12
 80028ee:	d80d      	bhi.n	800290c <HAL_TIM_PWM_Stop_IT+0x24>
 80028f0:	e8df f001 	tbb	[pc, r1]
 80028f4:	0c0c0c07 	.word	0x0c0c0c07
 80028f8:	0c0c0c36 	.word	0x0c0c0c36
 80028fc:	0c0c0c3b 	.word	0x0c0c0c3b
 8002900:	40          	.byte	0x40
 8002901:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002902:	6802      	ldr	r2, [r0, #0]
 8002904:	68d3      	ldr	r3, [r2, #12]
 8002906:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800290a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800290c:	2200      	movs	r2, #0
 800290e:	6820      	ldr	r0, [r4, #0]
 8002910:	f7ff ffa4 	bl	800285c <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	4a1a      	ldr	r2, [pc, #104]	; (8002980 <HAL_TIM_PWM_Stop_IT+0x98>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d003      	beq.n	8002924 <HAL_TIM_PWM_Stop_IT+0x3c>
 800291c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002920:	4293      	cmp	r3, r2
 8002922:	d10d      	bne.n	8002940 <HAL_TIM_PWM_Stop_IT+0x58>
    __HAL_TIM_MOE_DISABLE(htim);
 8002924:	6a19      	ldr	r1, [r3, #32]
 8002926:	f241 1211 	movw	r2, #4369	; 0x1111
 800292a:	4211      	tst	r1, r2
 800292c:	d108      	bne.n	8002940 <HAL_TIM_PWM_Stop_IT+0x58>
 800292e:	6a19      	ldr	r1, [r3, #32]
 8002930:	f240 4244 	movw	r2, #1092	; 0x444
 8002934:	4211      	tst	r1, r2
 8002936:	bf02      	ittt	eq
 8002938:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 800293a:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 800293e:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002940:	6a19      	ldr	r1, [r3, #32]
 8002942:	f241 1211 	movw	r2, #4369	; 0x1111
 8002946:	4211      	tst	r1, r2
 8002948:	d108      	bne.n	800295c <HAL_TIM_PWM_Stop_IT+0x74>
 800294a:	6a19      	ldr	r1, [r3, #32]
 800294c:	f240 4244 	movw	r2, #1092	; 0x444
 8002950:	4211      	tst	r1, r2
 8002952:	d103      	bne.n	800295c <HAL_TIM_PWM_Stop_IT+0x74>
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	f022 0201 	bic.w	r2, r2, #1
 800295a:	601a      	str	r2, [r3, #0]
} 
 800295c:	2000      	movs	r0, #0
 800295e:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8002960:	6802      	ldr	r2, [r0, #0]
 8002962:	68d3      	ldr	r3, [r2, #12]
 8002964:	f023 0304 	bic.w	r3, r3, #4
 8002968:	e7cf      	b.n	800290a <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800296a:	6802      	ldr	r2, [r0, #0]
 800296c:	68d3      	ldr	r3, [r2, #12]
 800296e:	f023 0308 	bic.w	r3, r3, #8
 8002972:	e7ca      	b.n	800290a <HAL_TIM_PWM_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002974:	6802      	ldr	r2, [r0, #0]
 8002976:	68d3      	ldr	r3, [r2, #12]
 8002978:	f023 0310 	bic.w	r3, r3, #16
 800297c:	e7c5      	b.n	800290a <HAL_TIM_PWM_Stop_IT+0x22>
 800297e:	bf00      	nop
 8002980:	40010000 	.word	0x40010000

08002984 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002984:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002988:	2b01      	cmp	r3, #1
{
 800298a:	b510      	push	{r4, lr}
 800298c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002990:	d018      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002992:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002996:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002998:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800299a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800299c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800299e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80029a2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	4322      	orrs	r2, r4
 80029a8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029b0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80029b8:	2301      	movs	r3, #1
 80029ba:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80029be:	2300      	movs	r3, #0
 80029c0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80029c4:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 80029c6:	bd10      	pop	{r4, pc}

080029c8 <HAL_TIMEx_CommutationCallback>:
 80029c8:	4770      	bx	lr

080029ca <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029ca:	4770      	bx	lr

080029cc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029cc:	6803      	ldr	r3, [r0, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029d6:	695a      	ldr	r2, [r3, #20]
 80029d8:	f022 0201 	bic.w	r2, r2, #1
 80029dc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029de:	2320      	movs	r3, #32
 80029e0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80029e4:	4770      	bx	lr
	...

080029e8 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80029ec:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80029ee:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80029f0:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029f2:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80029f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80029f8:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80029fa:	6133      	str	r3, [r6, #16]
{
 80029fc:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029fe:	6883      	ldr	r3, [r0, #8]
 8002a00:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8002a02:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a04:	4303      	orrs	r3, r0
 8002a06:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a08:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a0c:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002a0e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a12:	430b      	orrs	r3, r1
 8002a14:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002a16:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002a18:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002a1a:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002a20:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a22:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002a26:	6173      	str	r3, [r6, #20]
 8002a28:	4b7a      	ldr	r3, [pc, #488]	; (8002c14 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a2a:	d17c      	bne.n	8002b26 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a2c:	429e      	cmp	r6, r3
 8002a2e:	d003      	beq.n	8002a38 <UART_SetConfig+0x50>
 8002a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a34:	429e      	cmp	r6, r3
 8002a36:	d144      	bne.n	8002ac2 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a38:	f7ff fb7a 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002a3c:	2519      	movs	r5, #25
 8002a3e:	fb05 f300 	mul.w	r3, r5, r0
 8002a42:	6860      	ldr	r0, [r4, #4]
 8002a44:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002a48:	0040      	lsls	r0, r0, #1
 8002a4a:	fbb3 f3f0 	udiv	r3, r3, r0
 8002a4e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a52:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a56:	f7ff fb6b 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002a5a:	6863      	ldr	r3, [r4, #4]
 8002a5c:	4368      	muls	r0, r5
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	fbb0 f7f3 	udiv	r7, r0, r3
 8002a64:	f7ff fb64 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002a68:	6863      	ldr	r3, [r4, #4]
 8002a6a:	4368      	muls	r0, r5
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a72:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a76:	fb09 7313 	mls	r3, r9, r3, r7
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	3332      	adds	r3, #50	; 0x32
 8002a7e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002a88:	f7ff fb52 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002a8c:	6862      	ldr	r2, [r4, #4]
 8002a8e:	4368      	muls	r0, r5
 8002a90:	0052      	lsls	r2, r2, #1
 8002a92:	fbb0 faf2 	udiv	sl, r0, r2
 8002a96:	f7ff fb4b 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002a9a:	6863      	ldr	r3, [r4, #4]
 8002a9c:	4368      	muls	r0, r5
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa4:	fbb3 f3f9 	udiv	r3, r3, r9
 8002aa8:	fb09 a313 	mls	r3, r9, r3, sl
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	3332      	adds	r3, #50	; 0x32
 8002ab0:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002aba:	443b      	add	r3, r7
 8002abc:	60b3      	str	r3, [r6, #8]
 8002abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002ac2:	f7ff fb25 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002ac6:	2519      	movs	r5, #25
 8002ac8:	fb05 f300 	mul.w	r3, r5, r0
 8002acc:	6860      	ldr	r0, [r4, #4]
 8002ace:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002ad2:	0040      	lsls	r0, r0, #1
 8002ad4:	fbb3 f3f0 	udiv	r3, r3, r0
 8002ad8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002adc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002ae0:	f7ff fb16 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002ae4:	6863      	ldr	r3, [r4, #4]
 8002ae6:	4368      	muls	r0, r5
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fbb0 f7f3 	udiv	r7, r0, r3
 8002aee:	f7ff fb0f 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002af2:	6863      	ldr	r3, [r4, #4]
 8002af4:	4368      	muls	r0, r5
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afc:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b00:	fb09 7313 	mls	r3, r9, r3, r7
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	3332      	adds	r3, #50	; 0x32
 8002b08:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002b12:	f7ff fafd 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002b16:	6862      	ldr	r2, [r4, #4]
 8002b18:	4368      	muls	r0, r5
 8002b1a:	0052      	lsls	r2, r2, #1
 8002b1c:	fbb0 faf2 	udiv	sl, r0, r2
 8002b20:	f7ff faf6 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002b24:	e7b9      	b.n	8002a9a <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b26:	429e      	cmp	r6, r3
 8002b28:	d002      	beq.n	8002b30 <UART_SetConfig+0x148>
 8002b2a:	4b3b      	ldr	r3, [pc, #236]	; (8002c18 <UART_SetConfig+0x230>)
 8002b2c:	429e      	cmp	r6, r3
 8002b2e:	d140      	bne.n	8002bb2 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002b30:	f7ff fafe 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002b34:	6867      	ldr	r7, [r4, #4]
 8002b36:	2519      	movs	r5, #25
 8002b38:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b3c:	fb05 f300 	mul.w	r3, r5, r0
 8002b40:	00bf      	lsls	r7, r7, #2
 8002b42:	fbb3 f3f7 	udiv	r3, r3, r7
 8002b46:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b4a:	011f      	lsls	r7, r3, #4
 8002b4c:	f7ff faf0 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002b50:	6863      	ldr	r3, [r4, #4]
 8002b52:	4368      	muls	r0, r5
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	fbb0 f8f3 	udiv	r8, r0, r3
 8002b5a:	f7ff fae9 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002b5e:	6863      	ldr	r3, [r4, #4]
 8002b60:	4368      	muls	r0, r5
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b68:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b6c:	fb09 8313 	mls	r3, r9, r3, r8
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	3332      	adds	r3, #50	; 0x32
 8002b74:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b78:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002b7c:	f7ff fad8 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
 8002b80:	6862      	ldr	r2, [r4, #4]
 8002b82:	4368      	muls	r0, r5
 8002b84:	0092      	lsls	r2, r2, #2
 8002b86:	fbb0 faf2 	udiv	sl, r0, r2
 8002b8a:	f7ff fad1 	bl	8002130 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b8e:	6863      	ldr	r3, [r4, #4]
 8002b90:	4368      	muls	r0, r5
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b98:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b9c:	fb09 a313 	mls	r3, r9, r3, sl
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	3332      	adds	r3, #50	; 0x32
 8002ba4:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ba8:	f003 030f 	and.w	r3, r3, #15
 8002bac:	ea43 0308 	orr.w	r3, r3, r8
 8002bb0:	e783      	b.n	8002aba <UART_SetConfig+0xd2>
 8002bb2:	f7ff faad 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002bb6:	6867      	ldr	r7, [r4, #4]
 8002bb8:	2519      	movs	r5, #25
 8002bba:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002bbe:	fb05 f300 	mul.w	r3, r5, r0
 8002bc2:	00bf      	lsls	r7, r7, #2
 8002bc4:	fbb3 f3f7 	udiv	r3, r3, r7
 8002bc8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bcc:	011f      	lsls	r7, r3, #4
 8002bce:	f7ff fa9f 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002bd2:	6863      	ldr	r3, [r4, #4]
 8002bd4:	4368      	muls	r0, r5
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	fbb0 f8f3 	udiv	r8, r0, r3
 8002bdc:	f7ff fa98 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002be0:	6863      	ldr	r3, [r4, #4]
 8002be2:	4368      	muls	r0, r5
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bee:	fb09 8313 	mls	r3, r9, r3, r8
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	3332      	adds	r3, #50	; 0x32
 8002bf6:	fbb3 f3f9 	udiv	r3, r3, r9
 8002bfa:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002bfe:	f7ff fa87 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002c02:	6862      	ldr	r2, [r4, #4]
 8002c04:	4368      	muls	r0, r5
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	fbb0 faf2 	udiv	sl, r0, r2
 8002c0c:	f7ff fa80 	bl	8002110 <HAL_RCC_GetPCLK1Freq>
 8002c10:	e7bd      	b.n	8002b8e <UART_SetConfig+0x1a6>
 8002c12:	bf00      	nop
 8002c14:	40011000 	.word	0x40011000
 8002c18:	40011400 	.word	0x40011400

08002c1c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1e:	4604      	mov	r4, r0
 8002c20:	460e      	mov	r6, r1
 8002c22:	4617      	mov	r7, r2
 8002c24:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002c26:	6821      	ldr	r1, [r4, #0]
 8002c28:	680b      	ldr	r3, [r1, #0]
 8002c2a:	ea36 0303 	bics.w	r3, r6, r3
 8002c2e:	d101      	bne.n	8002c34 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002c30:	2000      	movs	r0, #0
}
 8002c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002c34:	1c6b      	adds	r3, r5, #1
 8002c36:	d0f7      	beq.n	8002c28 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002c38:	b995      	cbnz	r5, 8002c60 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c3a:	6823      	ldr	r3, [r4, #0]
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c42:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c44:	695a      	ldr	r2, [r3, #20]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002c4c:	2320      	movs	r3, #32
 8002c4e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c52:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002c56:	2300      	movs	r3, #0
 8002c58:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002c5c:	2003      	movs	r0, #3
 8002c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002c60:	f7fe f95a 	bl	8000f18 <HAL_GetTick>
 8002c64:	1bc0      	subs	r0, r0, r7
 8002c66:	4285      	cmp	r5, r0
 8002c68:	d2dd      	bcs.n	8002c26 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002c6a:	e7e6      	b.n	8002c3a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002c6c <HAL_UART_Init>:
{
 8002c6c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002c6e:	4604      	mov	r4, r0
 8002c70:	b340      	cbz	r0, 8002cc4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002c72:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002c76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c7a:	b91b      	cbnz	r3, 8002c84 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002c7c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002c80:	f000 ff7c 	bl	8003b7c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002c84:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002c86:	2324      	movs	r3, #36	; 0x24
 8002c88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002c8c:	68d3      	ldr	r3, [r2, #12]
 8002c8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c92:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002c94:	4620      	mov	r0, r4
 8002c96:	f7ff fea7 	bl	80029e8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	691a      	ldr	r2, [r3, #16]
 8002c9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ca2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002caa:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cb2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb4:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002cb6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002cba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002cbe:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002cc2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002cc4:	2001      	movs	r0, #1
}
 8002cc6:	bd10      	pop	{r4, pc}

08002cc8 <HAL_UART_Transmit>:
{
 8002cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ccc:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8002cce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002cd2:	2b20      	cmp	r3, #32
{
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	460d      	mov	r5, r1
 8002cd8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8002cda:	d14f      	bne.n	8002d7c <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8002cdc:	2900      	cmp	r1, #0
 8002cde:	d04a      	beq.n	8002d76 <HAL_UART_Transmit+0xae>
 8002ce0:	2a00      	cmp	r2, #0
 8002ce2:	d048      	beq.n	8002d76 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8002ce4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d047      	beq.n	8002d7c <HAL_UART_Transmit+0xb4>
 8002cec:	2301      	movs	r3, #1
 8002cee:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf6:	2321      	movs	r3, #33	; 0x21
 8002cf8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002cfc:	f7fe f90c 	bl	8000f18 <HAL_GetTick>
    huart->TxXferSize = Size;
 8002d00:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8002d04:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002d06:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002d0a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	b96b      	cbnz	r3, 8002d2c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d10:	463b      	mov	r3, r7
 8002d12:	4632      	mov	r2, r6
 8002d14:	2140      	movs	r1, #64	; 0x40
 8002d16:	4620      	mov	r0, r4
 8002d18:	f7ff ff80 	bl	8002c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d1c:	b9b0      	cbnz	r0, 8002d4c <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8002d1e:	2320      	movs	r3, #32
 8002d20:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002d24:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002d2c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d34:	68a3      	ldr	r3, [r4, #8]
 8002d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d3a:	4632      	mov	r2, r6
 8002d3c:	463b      	mov	r3, r7
 8002d3e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8002d42:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d44:	d10e      	bne.n	8002d64 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d46:	f7ff ff69 	bl	8002c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d4a:	b110      	cbz	r0, 8002d52 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002d4c:	2003      	movs	r0, #3
 8002d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d52:	882b      	ldrh	r3, [r5, #0]
 8002d54:	6822      	ldr	r2, [r4, #0]
 8002d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d5a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002d5c:	6923      	ldr	r3, [r4, #16]
 8002d5e:	b943      	cbnz	r3, 8002d72 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8002d60:	3502      	adds	r5, #2
 8002d62:	e7d2      	b.n	8002d0a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d64:	f7ff ff5a 	bl	8002c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d1ef      	bne.n	8002d4c <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002d6c:	6823      	ldr	r3, [r4, #0]
 8002d6e:	782a      	ldrb	r2, [r5, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	3501      	adds	r5, #1
 8002d74:	e7c9      	b.n	8002d0a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002d76:	2001      	movs	r0, #1
 8002d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002d7c:	2002      	movs	r0, #2
}
 8002d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002d82 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002d82:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	d11c      	bne.n	8002dc4 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8002d8a:	b1c9      	cbz	r1, 8002dc0 <HAL_UART_Receive_IT+0x3e>
 8002d8c:	b1c2      	cbz	r2, 8002dc0 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8002d8e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d016      	beq.n	8002dc4 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8002d96:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002d98:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d9c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002da0:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da4:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002da6:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da8:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8002daa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dae:	f041 0101 	orr.w	r1, r1, #1
 8002db2:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002db4:	68d1      	ldr	r1, [r2, #12]
 8002db6:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002dba:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	4770      	bx	lr
      return HAL_ERROR;
 8002dc0:	2001      	movs	r0, #1
 8002dc2:	4770      	bx	lr
    return HAL_BUSY; 
 8002dc4:	2002      	movs	r0, #2
}
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_UART_TxCpltCallback>:
 8002dc8:	4770      	bx	lr

08002dca <HAL_UART_RxCpltCallback>:
 8002dca:	4770      	bx	lr

08002dcc <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002dcc:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002dd0:	2b22      	cmp	r3, #34	; 0x22
{
 8002dd2:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002dd4:	d132      	bne.n	8002e3c <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dd6:	6883      	ldr	r3, [r0, #8]
 8002dd8:	6901      	ldr	r1, [r0, #16]
 8002dda:	6802      	ldr	r2, [r0, #0]
 8002ddc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002de0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002de2:	d11f      	bne.n	8002e24 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002de4:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002de6:	b9c9      	cbnz	r1, 8002e1c <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dec:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002df0:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002df2:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002df4:	3c01      	subs	r4, #1
 8002df6:	b2a4      	uxth	r4, r4
 8002df8:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002dfa:	b96c      	cbnz	r4, 8002e18 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dfc:	6803      	ldr	r3, [r0, #0]
 8002dfe:	68da      	ldr	r2, [r3, #12]
 8002e00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e04:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e06:	695a      	ldr	r2, [r3, #20]
 8002e08:	f022 0201 	bic.w	r2, r2, #1
 8002e0c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002e0e:	2320      	movs	r3, #32
 8002e10:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002e14:	f7ff ffd9 	bl	8002dca <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002e18:	2000      	movs	r0, #0
}
 8002e1a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	f823 2b01 	strh.w	r2, [r3], #1
 8002e22:	e7e5      	b.n	8002df0 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002e24:	b921      	cbnz	r1, 8002e30 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e26:	1c59      	adds	r1, r3, #1
 8002e28:	6852      	ldr	r2, [r2, #4]
 8002e2a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e2c:	701a      	strb	r2, [r3, #0]
 8002e2e:	e7e0      	b.n	8002df2 <UART_Receive_IT+0x26>
 8002e30:	6852      	ldr	r2, [r2, #4]
 8002e32:	1c59      	adds	r1, r3, #1
 8002e34:	6281      	str	r1, [r0, #40]	; 0x28
 8002e36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e3a:	e7f7      	b.n	8002e2c <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8002e3c:	2002      	movs	r0, #2
 8002e3e:	bd10      	pop	{r4, pc}

08002e40 <HAL_UART_ErrorCallback>:
 8002e40:	4770      	bx	lr
	...

08002e44 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002e44:	6803      	ldr	r3, [r0, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e48:	68d9      	ldr	r1, [r3, #12]
{
 8002e4a:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8002e4c:	0716      	lsls	r6, r2, #28
{
 8002e4e:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e50:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002e52:	d107      	bne.n	8002e64 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e54:	0696      	lsls	r6, r2, #26
 8002e56:	d55a      	bpl.n	8002f0e <HAL_UART_IRQHandler+0xca>
 8002e58:	068d      	lsls	r5, r1, #26
 8002e5a:	d558      	bpl.n	8002f0e <HAL_UART_IRQHandler+0xca>
}
 8002e5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002e60:	f7ff bfb4 	b.w	8002dcc <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e64:	f015 0501 	ands.w	r5, r5, #1
 8002e68:	d102      	bne.n	8002e70 <HAL_UART_IRQHandler+0x2c>
 8002e6a:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002e6e:	d04e      	beq.n	8002f0e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002e70:	07d3      	lsls	r3, r2, #31
 8002e72:	d505      	bpl.n	8002e80 <HAL_UART_IRQHandler+0x3c>
 8002e74:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e76:	bf42      	ittt	mi
 8002e78:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002e7a:	f043 0301 	orrmi.w	r3, r3, #1
 8002e7e:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e80:	0750      	lsls	r0, r2, #29
 8002e82:	d504      	bpl.n	8002e8e <HAL_UART_IRQHandler+0x4a>
 8002e84:	b11d      	cbz	r5, 8002e8e <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e8e:	0793      	lsls	r3, r2, #30
 8002e90:	d504      	bpl.n	8002e9c <HAL_UART_IRQHandler+0x58>
 8002e92:	b11d      	cbz	r5, 8002e9c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e96:	f043 0304 	orr.w	r3, r3, #4
 8002e9a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e9c:	0716      	lsls	r6, r2, #28
 8002e9e:	d504      	bpl.n	8002eaa <HAL_UART_IRQHandler+0x66>
 8002ea0:	b11d      	cbz	r5, 8002eaa <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ea2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ea4:	f043 0308 	orr.w	r3, r3, #8
 8002ea8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002eaa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d066      	beq.n	8002f7e <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002eb0:	0695      	lsls	r5, r2, #26
 8002eb2:	d504      	bpl.n	8002ebe <HAL_UART_IRQHandler+0x7a>
 8002eb4:	0688      	lsls	r0, r1, #26
 8002eb6:	d502      	bpl.n	8002ebe <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002eb8:	4620      	mov	r0, r4
 8002eba:	f7ff ff87 	bl	8002dcc <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ec2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002ec4:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002ec6:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ec8:	d402      	bmi.n	8002ed0 <HAL_UART_IRQHandler+0x8c>
 8002eca:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002ece:	d01a      	beq.n	8002f06 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002ed0:	f7ff fd7c 	bl	80029cc <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ed4:	6823      	ldr	r3, [r4, #0]
 8002ed6:	695a      	ldr	r2, [r3, #20]
 8002ed8:	0652      	lsls	r2, r2, #25
 8002eda:	d510      	bpl.n	8002efe <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002edc:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002ede:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ee4:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002ee6:	b150      	cbz	r0, 8002efe <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ee8:	4b25      	ldr	r3, [pc, #148]	; (8002f80 <HAL_UART_IRQHandler+0x13c>)
 8002eea:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002eec:	f7fe f882 	bl	8000ff4 <HAL_DMA_Abort_IT>
 8002ef0:	2800      	cmp	r0, #0
 8002ef2:	d044      	beq.n	8002f7e <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ef4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002efa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002efc:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002efe:	4620      	mov	r0, r4
 8002f00:	f7ff ff9e 	bl	8002e40 <HAL_UART_ErrorCallback>
 8002f04:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002f06:	f7ff ff9b 	bl	8002e40 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f0a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002f0c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f0e:	0616      	lsls	r6, r2, #24
 8002f10:	d527      	bpl.n	8002f62 <HAL_UART_IRQHandler+0x11e>
 8002f12:	060d      	lsls	r5, r1, #24
 8002f14:	d525      	bpl.n	8002f62 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f16:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002f1a:	2a21      	cmp	r2, #33	; 0x21
 8002f1c:	d12f      	bne.n	8002f7e <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f1e:	68a2      	ldr	r2, [r4, #8]
 8002f20:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002f24:	6a22      	ldr	r2, [r4, #32]
 8002f26:	d117      	bne.n	8002f58 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f28:	8811      	ldrh	r1, [r2, #0]
 8002f2a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002f2e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002f30:	6921      	ldr	r1, [r4, #16]
 8002f32:	b979      	cbnz	r1, 8002f54 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002f34:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002f36:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002f38:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002f3a:	3a01      	subs	r2, #1
 8002f3c:	b292      	uxth	r2, r2
 8002f3e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002f40:	b9ea      	cbnz	r2, 8002f7e <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f48:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002f54:	3201      	adds	r2, #1
 8002f56:	e7ee      	b.n	8002f36 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f58:	1c51      	adds	r1, r2, #1
 8002f5a:	6221      	str	r1, [r4, #32]
 8002f5c:	7812      	ldrb	r2, [r2, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	e7ea      	b.n	8002f38 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f62:	0650      	lsls	r0, r2, #25
 8002f64:	d50b      	bpl.n	8002f7e <HAL_UART_IRQHandler+0x13a>
 8002f66:	064a      	lsls	r2, r1, #25
 8002f68:	d509      	bpl.n	8002f7e <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002f6a:	68da      	ldr	r2, [r3, #12]
 8002f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f70:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002f72:	2320      	movs	r3, #32
 8002f74:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002f78:	4620      	mov	r0, r4
 8002f7a:	f7ff ff25 	bl	8002dc8 <HAL_UART_TxCpltCallback>
 8002f7e:	bd70      	pop	{r4, r5, r6, pc}
 8002f80:	08002f85 	.word	0x08002f85

08002f84 <UART_DMAAbortOnError>:
{
 8002f84:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f86:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002f8c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002f8e:	f7ff ff57 	bl	8002e40 <HAL_UART_ErrorCallback>
 8002f92:	bd08      	pop	{r3, pc}

08002f94 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002f94:	b510      	push	{r4, lr}
 8002f96:	b094      	sub	sp, #80	; 0x50
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002f98:	2230      	movs	r2, #48	; 0x30
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	a808      	add	r0, sp, #32
 8002f9e:	f000 fffd 	bl	8003f9c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	2214      	movs	r2, #20
 8002fa6:	a803      	add	r0, sp, #12
 8002fa8:	f000 fff8 	bl	8003f9c <memset>

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8002fac:	2400      	movs	r4, #0
 8002fae:	4b16      	ldr	r3, [pc, #88]	; (8003008 <SystemClock_Config+0x74>)
 8002fb0:	9401      	str	r4, [sp, #4]
 8002fb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fb8:	641a      	str	r2, [r3, #64]	; 0x40
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	9301      	str	r3, [sp, #4]
 8002fc2:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fc4:	4b11      	ldr	r3, [pc, #68]	; (800300c <SystemClock_Config+0x78>)
 8002fc6:	9402      	str	r4, [sp, #8]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002fd2:	940e      	str	r4, [sp, #56]	; 0x38
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fd8:	9302      	str	r3, [sp, #8]
 8002fda:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002fdc:	2302      	movs	r3, #2
 8002fde:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002fe4:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fe6:	2310      	movs	r3, #16
 8002fe8:	930c      	str	r3, [sp, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002fea:	f7fe fe47 	bl	8001c7c <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002fee:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002ff0:	4621      	mov	r1, r4
 8002ff2:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002ff4:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002ff6:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ff8:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ffa:	9406      	str	r4, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ffc:	9407      	str	r4, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002ffe:	f7fe ffed 	bl	8001fdc <HAL_RCC_ClockConfig>
		Error_Handler();
	}
}
 8003002:	b014      	add	sp, #80	; 0x50
 8003004:	bd10      	pop	{r4, pc}
 8003006:	bf00      	nop
 8003008:	40023800 	.word	0x40023800
 800300c:	40007000 	.word	0x40007000

08003010 <homing>:

void homing() {
	int velocidad = 0;
	int periodo = 0;
	int compareMatch = 0;
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 8003010:	4b3f      	ldr	r3, [pc, #252]	; (8003110 <homing+0x100>)
 8003012:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003114 <homing+0x104>
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800301e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8003022:	ee87 7aa6 	vdiv.f32	s14, s15, s13
void homing() {
 8003026:	b570      	push	{r4, r5, r6, lr}
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
	compareMatch = (int) (periodo / 2);
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003028:	4e3b      	ldr	r6, [pc, #236]	; (8003118 <homing+0x108>)
 800302a:	4c3c      	ldr	r4, [pc, #240]	; (800311c <homing+0x10c>)
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
 800302c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8003030:	ee17 0a90 	vmov	r0, s15
 8003034:	f7fd fa76 	bl	8000524 <__aeabi_i2d>
 8003038:	a333      	add	r3, pc, #204	; (adr r3, 8003108 <homing+0xf8>)
 800303a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303e:	f7fd fc01 	bl	8000844 <__aeabi_ddiv>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	2000      	movs	r0, #0
 8003048:	4935      	ldr	r1, [pc, #212]	; (8003120 <homing+0x110>)
 800304a:	f7fd fbfb 	bl	8000844 <__aeabi_ddiv>
 800304e:	f7fd fd69 	bl	8000b24 <__aeabi_d2iz>
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
 8003052:	4b34      	ldr	r3, [pc, #208]	; (8003124 <homing+0x114>)
 8003054:	62d8      	str	r0, [r3, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003056:	6833      	ldr	r3, [r6, #0]
	compareMatch = (int) (periodo / 2);
 8003058:	2202      	movs	r2, #2
 800305a:	fb90 f0f2 	sdiv	r0, r0, r2
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800305e:	2201      	movs	r2, #1
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 8003060:	6358      	str	r0, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8003062:	4611      	mov	r1, r2
 8003064:	4830      	ldr	r0, [pc, #192]	; (8003128 <homing+0x118>)
 8003066:	f7fe f8bd 	bl	80011e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800306a:	2201      	movs	r2, #1
 800306c:	2110      	movs	r1, #16
 800306e:	482f      	ldr	r0, [pc, #188]	; (800312c <homing+0x11c>)
 8003070:	f7fe f8b8 	bl	80011e4 <HAL_GPIO_WritePin>
	if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9) == GPIO_PIN_SET) {
 8003074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003078:	482d      	ldr	r0, [pc, #180]	; (8003130 <homing+0x120>)
 800307a:	f7fe f8ad 	bl	80011d8 <HAL_GPIO_ReadPin>
 800307e:	2801      	cmp	r0, #1
 8003080:	d10c      	bne.n	800309c <homing+0x8c>
		estado = 1;
		posActual = 0;
 8003082:	2500      	movs	r5, #0
 8003084:	4b2b      	ldr	r3, [pc, #172]	; (8003134 <homing+0x124>)
		estado = 1;
 8003086:	6020      	str	r0, [r4, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003088:	4629      	mov	r1, r5
 800308a:	4630      	mov	r0, r6
		posActual = 0;
 800308c:	601d      	str	r5, [r3, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800308e:	f7ff fbf1 	bl	8002874 <HAL_TIM_PWM_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003092:	462a      	mov	r2, r5
 8003094:	2110      	movs	r1, #16
 8003096:	4825      	ldr	r0, [pc, #148]	; (800312c <homing+0x11c>)
 8003098:	f7fe f8a4 	bl	80011e4 <HAL_GPIO_WritePin>
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 800309c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030a0:	4821      	ldr	r0, [pc, #132]	; (8003128 <homing+0x118>)
 80030a2:	f7fe f899 	bl	80011d8 <HAL_GPIO_ReadPin>
 80030a6:	2801      	cmp	r0, #1
 80030a8:	4605      	mov	r5, r0
 80030aa:	d109      	bne.n	80030c0 <homing+0xb0>
		estado = 0;
 80030ac:	2100      	movs	r1, #0
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80030ae:	481a      	ldr	r0, [pc, #104]	; (8003118 <homing+0x108>)
		estado = 0;
 80030b0:	6021      	str	r1, [r4, #0]
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80030b2:	f7ff fbdf 	bl	8002874 <HAL_TIM_PWM_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80030b6:	462a      	mov	r2, r5
 80030b8:	2110      	movs	r1, #16
 80030ba:	481c      	ldr	r0, [pc, #112]	; (800312c <homing+0x11c>)
 80030bc:	f7fe f892 	bl	80011e4 <HAL_GPIO_WritePin>
	}
	if (estado == 4) {
 80030c0:	6823      	ldr	r3, [r4, #0]
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d11d      	bne.n	8003102 <homing+0xf2>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 80030c6:	2100      	movs	r1, #0
 80030c8:	4813      	ldr	r0, [pc, #76]	; (8003118 <homing+0x108>)
 80030ca:	f7ff fc0d 	bl	80028e8 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim4);
 80030ce:	4812      	ldr	r0, [pc, #72]	; (8003118 <homing+0x108>)
 80030d0:	f7ff f8da 	bl	8002288 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim3);
 80030d4:	4818      	ldr	r0, [pc, #96]	; (8003138 <homing+0x128>)
 80030d6:	f7ff f8d7 	bl	8002288 <HAL_TIM_Base_Stop_IT>
		if (posActual > posHome) {
 80030da:	4b16      	ldr	r3, [pc, #88]	; (8003134 <homing+0x124>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b17      	ldr	r3, [pc, #92]	; (800313c <homing+0x12c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	dd0a      	ble.n	80030fc <homing+0xec>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80030e6:	2200      	movs	r2, #0
		} else if (posActual < posHome) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80030e8:	2110      	movs	r1, #16
 80030ea:	4810      	ldr	r0, [pc, #64]	; (800312c <homing+0x11c>)
 80030ec:	f7fe f87a 	bl	80011e4 <HAL_GPIO_WritePin>
		}
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80030f0:	2100      	movs	r1, #0
 80030f2:	4809      	ldr	r0, [pc, #36]	; (8003118 <homing+0x108>)
	}

}
 80030f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80030f8:	f7ff bbbc 	b.w	8002874 <HAL_TIM_PWM_Start_IT>
		} else if (posActual < posHome) {
 80030fc:	daf8      	bge.n	80030f0 <homing+0xe0>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80030fe:	2201      	movs	r2, #1
 8003100:	e7f2      	b.n	80030e8 <homing+0xd8>
 8003102:	bd70      	pop	{r4, r5, r6, pc}
 8003104:	f3af 8000 	nop.w
 8003108:	00000000 	.word	0x00000000
 800310c:	416e8480 	.word	0x416e8480
 8003110:	20000008 	.word	0x20000008
 8003114:	459c4000 	.word	0x459c4000
 8003118:	200010c0 	.word	0x200010c0
 800311c:	20000090 	.word	0x20000090
 8003120:	3ff00000 	.word	0x3ff00000
 8003124:	40000800 	.word	0x40000800
 8003128:	40020400 	.word	0x40020400
 800312c:	40020800 	.word	0x40020800
 8003130:	40020c00 	.word	0x40020c00
 8003134:	20000094 	.word	0x20000094
 8003138:	20002100 	.word	0x20002100
 800313c:	2000009c 	.word	0x2000009c

08003140 <sin_wave>:

void sin_wave(int A, int F) {
 8003140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003144:	b091      	sub	sp, #68	; 0x44
	int velocidad = 0;
	int periodo = 0;
	int compareMatch = 0;
	double deltaT = (htim3_Prescaler * (htim3_Period + 1)) / clock; //porque tiene que cambiar al cuarto
	//float period=0.01;
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n",A,F);
 8003146:	460b      	mov	r3, r1
 8003148:	4602      	mov	r2, r0
void sin_wave(int A, int F) {
 800314a:	460c      	mov	r4, r1
 800314c:	4607      	mov	r7, r0
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n",A,F);
 800314e:	4984      	ldr	r1, [pc, #528]	; (8003360 <sin_wave+0x220>)
	//sprintf(info, "sin OK\n");
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
	for (int i = 0; i < 1000; i++) {
		velocidades[i] = (int) (A * 2 * M_PI * F
 8003150:	4e84      	ldr	r6, [pc, #528]	; (8003364 <sin_wave+0x224>)
	sprintf(info, "sin,Amplitud:%d ,Frecuencia: %d\n",A,F);
 8003152:	a803      	add	r0, sp, #12
 8003154:	f000 ff2a 	bl	8003fac <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 8003158:	a803      	add	r0, sp, #12
 800315a:	f7fd f839 	bl	80001d0 <strlen>
 800315e:	23c8      	movs	r3, #200	; 0xc8
 8003160:	b282      	uxth	r2, r0
 8003162:	a903      	add	r1, sp, #12
 8003164:	4880      	ldr	r0, [pc, #512]	; (8003368 <sin_wave+0x228>)
 8003166:	f7ff fdaf 	bl	8002cc8 <HAL_UART_Transmit>
		velocidades[i] = (int) (A * 2 * M_PI * F
 800316a:	4620      	mov	r0, r4
 800316c:	f7fd f9da 	bl	8000524 <__aeabi_i2d>
 8003170:	4604      	mov	r4, r0
 8003172:	0078      	lsls	r0, r7, #1
 8003174:	460d      	mov	r5, r1
 8003176:	f7fd f9d5 	bl	8000524 <__aeabi_i2d>
 800317a:	a36f      	add	r3, pc, #444	; (adr r3, 8003338 <sin_wave+0x1f8>)
 800317c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003180:	f7fd fa36 	bl	80005f0 <__aeabi_dmul>
 8003184:	4622      	mov	r2, r4
 8003186:	462b      	mov	r3, r5
 8003188:	f7fd fa32 	bl	80005f0 <__aeabi_dmul>
				* sin((2 * M_PI * F * i * deltaT)));
 800318c:	a36c      	add	r3, pc, #432	; (adr r3, 8003340 <sin_wave+0x200>)
 800318e:	e9d3 2300 	ldrd	r2, r3, [r3]
		velocidades[i] = (int) (A * 2 * M_PI * F
 8003192:	4680      	mov	r8, r0
 8003194:	4689      	mov	r9, r1
				* sin((2 * M_PI * F * i * deltaT)));
 8003196:	4620      	mov	r0, r4
 8003198:	4629      	mov	r1, r5
 800319a:	f7fd fa29 	bl	80005f0 <__aeabi_dmul>
		//posiciones[i]=(int)(A*sin(2*M_PI*F*i*deltaT));
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 800319e:	4d73      	ldr	r5, [pc, #460]	; (800336c <sin_wave+0x22c>)
				* sin((2 * M_PI * F * i * deltaT)));
 80031a0:	e9cd 0100 	strd	r0, r1, [sp]
	for (int i = 0; i < 1000; i++) {
 80031a4:	2400      	movs	r4, #0
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 80031a6:	f44f 7afa 	mov.w	sl, #500	; 0x1f4
 80031aa:	46ab      	mov	fp, r5
				* sin((2 * M_PI * F * i * deltaT)));
 80031ac:	4620      	mov	r0, r4
 80031ae:	f7fd f9b9 	bl	8000524 <__aeabi_i2d>
 80031b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80031b6:	f7fd fa1b 	bl	80005f0 <__aeabi_dmul>
 80031ba:	a363      	add	r3, pc, #396	; (adr r3, 8003348 <sin_wave+0x208>)
 80031bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c0:	f7fd fa16 	bl	80005f0 <__aeabi_dmul>
 80031c4:	ec41 0b10 	vmov	d0, r0, r1
 80031c8:	f001 fb0e 	bl	80047e8 <sin>
 80031cc:	4640      	mov	r0, r8
 80031ce:	ec53 2b10 	vmov	r2, r3, d0
 80031d2:	4649      	mov	r1, r9
 80031d4:	f7fd fa0c 	bl	80005f0 <__aeabi_dmul>
		velocidades[i] = (int) (A * 2 * M_PI * F
 80031d8:	f7fd fca4 	bl	8000b24 <__aeabi_d2iz>
 80031dc:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
		velocidadesPulsos[i] = (int) (velocidades[i] * pulsosporRevolucion
 80031e0:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80031e4:	fb0a f303 	mul.w	r3, sl, r3
 80031e8:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
	for (int i = 0; i < 1000; i++) {
 80031ec:	3401      	adds	r4, #1
 80031ee:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80031f2:	d1db      	bne.n	80031ac <sin_wave+0x6c>
				/ mmporRevolucion);

	}
	for (int i = 0; i < 1000; i++) {
		periodos[i] = (int) (1
 80031f4:	4e5e      	ldr	r6, [pc, #376]	; (8003370 <sin_wave+0x230>)
 80031f6:	f04f 35ff 	mov.w	r5, #4294967295
 80031fa:	46b0      	mov	r8, r6
				/ (velocidadesPulsos[i] * htim4_Prescaler / clock));
		if (abs(periodos[i]) > 65535 && periodos[i - 1] > 0) {
			periodos[i] = 65535;
 80031fc:	f64f 7aff 	movw	sl, #65535	; 0xffff
	for (int i = 0; i < 1000; i++) {
 8003200:	f240 39e7 	movw	r9, #999	; 0x3e7
 8003204:	1c6c      	adds	r4, r5, #1
				/ (velocidadesPulsos[i] * htim4_Prescaler / clock));
 8003206:	f85b 0024 	ldr.w	r0, [fp, r4, lsl #2]
 800320a:	f7fd f98b 	bl	8000524 <__aeabi_i2d>
 800320e:	a350      	add	r3, pc, #320	; (adr r3, 8003350 <sin_wave+0x210>)
 8003210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003214:	f7fd fb16 	bl	8000844 <__aeabi_ddiv>
 8003218:	460b      	mov	r3, r1
 800321a:	4602      	mov	r2, r0
 800321c:	4955      	ldr	r1, [pc, #340]	; (8003374 <sin_wave+0x234>)
 800321e:	2000      	movs	r0, #0
 8003220:	f7fd fb10 	bl	8000844 <__aeabi_ddiv>
		periodos[i] = (int) (1
 8003224:	f7fd fc7e 	bl	8000b24 <__aeabi_d2iz>
 8003228:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
		if (abs(periodos[i]) > 65535 && periodos[i - 1] > 0) {
 800322c:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8003230:	2b00      	cmp	r3, #0
 8003232:	bfb8      	it	lt
 8003234:	425b      	neglt	r3, r3
 8003236:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800323a:	db05      	blt.n	8003248 <sin_wave+0x108>
 800323c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003240:	2b00      	cmp	r3, #0
			periodos[i] = 65535;
 8003242:	bfc8      	it	gt
 8003244:	f846 a024 	strgt.w	sl, [r6, r4, lsl #2]
		}
		if (abs(periodos[i]) > 65535 && periodos[i - 1] < 0) {
 8003248:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800324c:	2b00      	cmp	r3, #0
 800324e:	bfb8      	it	lt
 8003250:	425b      	neglt	r3, r3
 8003252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003256:	db06      	blt.n	8003266 <sin_wave+0x126>
 8003258:	f858 3025 	ldr.w	r3, [r8, r5, lsl #2]
 800325c:	2b00      	cmp	r3, #0
			periodos[i] = -65535;
 800325e:	bfbc      	itt	lt
 8003260:	4b45      	ldrlt	r3, [pc, #276]	; (8003378 <sin_wave+0x238>)
 8003262:	f848 3024 	strlt.w	r3, [r8, r4, lsl #2]
	for (int i = 0; i < 1000; i++) {
 8003266:	454c      	cmp	r4, r9
 8003268:	4625      	mov	r5, r4
 800326a:	d1cb      	bne.n	8003204 <sin_wave+0xc4>
		}

	}
	posHome = posCentral
			- (double) ((double) A / 2.0 * (double) pulsosporRevolucion
 800326c:	4b43      	ldr	r3, [pc, #268]	; (800337c <sin_wave+0x23c>)
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	f7fd f958 	bl	8000524 <__aeabi_i2d>
 8003274:	4604      	mov	r4, r0
 8003276:	4638      	mov	r0, r7
 8003278:	460d      	mov	r5, r1
 800327a:	f7fd f953 	bl	8000524 <__aeabi_i2d>
 800327e:	2200      	movs	r2, #0
 8003280:	4b3f      	ldr	r3, [pc, #252]	; (8003380 <sin_wave+0x240>)
 8003282:	f7fd f9b5 	bl	80005f0 <__aeabi_dmul>
 8003286:	a334      	add	r3, pc, #208	; (adr r3, 8003358 <sin_wave+0x218>)
 8003288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328c:	f7fd f9b0 	bl	80005f0 <__aeabi_dmul>
 8003290:	2200      	movs	r2, #0
 8003292:	4b3c      	ldr	r3, [pc, #240]	; (8003384 <sin_wave+0x244>)
 8003294:	f7fd fad6 	bl	8000844 <__aeabi_ddiv>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4620      	mov	r0, r4
 800329e:	4629      	mov	r1, r5
 80032a0:	f7fc fff2 	bl	8000288 <__aeabi_dsub>
	posHome = posCentral
 80032a4:	f7fd fc3e 	bl	8000b24 <__aeabi_d2iz>
 80032a8:	4b37      	ldr	r3, [pc, #220]	; (8003388 <sin_wave+0x248>)
					/ (double) mmporRevolucion);
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 80032aa:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800338c <sin_wave+0x24c>
	posHome = posCentral
 80032ae:	6018      	str	r0, [r3, #0]
	velocidad = (int) (velHoming * pulsosporRevolucion / mmporRevolucion);
 80032b0:	4b37      	ldr	r3, [pc, #220]	; (8003390 <sin_wave+0x250>)
 80032b2:	edd3 7a00 	vldr	s15, [r3]
 80032b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ba:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80032be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	posHome = posCentral
 80032c2:	4604      	mov	r4, r0
	periodo = (int) (1 / (velocidad * htim4_Prescaler / clock));
 80032c4:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80032c8:	ee17 0a90 	vmov	r0, s15
 80032cc:	f7fd f92a 	bl	8000524 <__aeabi_i2d>
 80032d0:	a31f      	add	r3, pc, #124	; (adr r3, 8003350 <sin_wave+0x210>)
 80032d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d6:	f7fd fab5 	bl	8000844 <__aeabi_ddiv>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	2000      	movs	r0, #0
 80032e0:	4924      	ldr	r1, [pc, #144]	; (8003374 <sin_wave+0x234>)
 80032e2:	f7fd faaf 	bl	8000844 <__aeabi_ddiv>
 80032e6:	f7fd fc1d 	bl	8000b24 <__aeabi_d2iz>
	TIM4->ARR = periodo;       //desborde de tiempo de pwm en timer 4.
 80032ea:	4b2a      	ldr	r3, [pc, #168]	; (8003394 <sin_wave+0x254>)
 80032ec:	62d8      	str	r0, [r3, #44]	; 0x2c
	compareMatch = (int) (periodo / 2);
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 80032ee:	4b2a      	ldr	r3, [pc, #168]	; (8003398 <sin_wave+0x258>)
 80032f0:	681b      	ldr	r3, [r3, #0]
	compareMatch = (int) (periodo / 2);
 80032f2:	2202      	movs	r2, #2
 80032f4:	fb90 f0f2 	sdiv	r0, r0, r2
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,compareMatch); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 80032f8:	6358      	str	r0, [r3, #52]	; 0x34

	if (posActual > posHome) {
 80032fa:	4b28      	ldr	r3, [pc, #160]	; (800339c <sin_wave+0x25c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	429c      	cmp	r4, r3
 8003300:	da14      	bge.n	800332c <sin_wave+0x1ec>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003302:	2200      	movs	r2, #0
		estado = 4;
	} else if (posActual < posHome) {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003304:	2110      	movs	r1, #16
 8003306:	4826      	ldr	r0, [pc, #152]	; (80033a0 <sin_wave+0x260>)
 8003308:	f7fd ff6c 	bl	80011e4 <HAL_GPIO_WritePin>
		estado = 4;
 800330c:	2204      	movs	r2, #4
	} else if (posActual == posHome) {
		estado = 5;
 800330e:	4b25      	ldr	r3, [pc, #148]	; (80033a4 <sin_wave+0x264>)
 8003310:	601a      	str	r2, [r3, #0]
	}

	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003312:	2100      	movs	r1, #0
 8003314:	4820      	ldr	r0, [pc, #128]	; (8003398 <sin_wave+0x258>)
 8003316:	f7ff faad 	bl	8002874 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800331a:	481f      	ldr	r0, [pc, #124]	; (8003398 <sin_wave+0x258>)
 800331c:	f7fe ffa9 	bl	8002272 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8003320:	4821      	ldr	r0, [pc, #132]	; (80033a8 <sin_wave+0x268>)
 8003322:	f7fe ffa6 	bl	8002272 <HAL_TIM_Base_Start_IT>
	 TIM4->CCR1=(uint)(abs((periodos[0]/2)));*/
//	}
//	HAL_TIM_Base_Start_IT(&htim3);
	//HAL_TIM_Base_Start_IT(&htim4);
//	HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_1);
}
 8003326:	b011      	add	sp, #68	; 0x44
 8003328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else if (posActual < posHome) {
 800332c:	dd01      	ble.n	8003332 <sin_wave+0x1f2>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 800332e:	2201      	movs	r2, #1
 8003330:	e7e8      	b.n	8003304 <sin_wave+0x1c4>
	} else if (posActual == posHome) {
 8003332:	d1ee      	bne.n	8003312 <sin_wave+0x1d2>
		estado = 5;
 8003334:	2205      	movs	r2, #5
 8003336:	e7ea      	b.n	800330e <sin_wave+0x1ce>
 8003338:	54442d18 	.word	0x54442d18
 800333c:	400921fb 	.word	0x400921fb
 8003340:	54442d18 	.word	0x54442d18
 8003344:	401921fb 	.word	0x401921fb
 8003348:	d2f1a9fc 	.word	0xd2f1a9fc
 800334c:	3f50624d 	.word	0x3f50624d
 8003350:	00000000 	.word	0x00000000
 8003354:	416e8480 	.word	0x416e8480
 8003358:	00000000 	.word	0x00000000
 800335c:	40b38800 	.word	0x40b38800
 8003360:	08005908 	.word	0x08005908
 8003364:	200000ec 	.word	0x200000ec
 8003368:	20005034 	.word	0x20005034
 800336c:	20001160 	.word	0x20001160
 8003370:	20002140 	.word	0x20002140
 8003374:	3ff00000 	.word	0x3ff00000
 8003378:	ffff0001 	.word	0xffff0001
 800337c:	20000098 	.word	0x20000098
 8003380:	3fe00000 	.word	0x3fe00000
 8003384:	40240000 	.word	0x40240000
 8003388:	2000009c 	.word	0x2000009c
 800338c:	459c4000 	.word	0x459c4000
 8003390:	20000008 	.word	0x20000008
 8003394:	40000800 	.word	0x40000800
 8003398:	200010c0 	.word	0x200010c0
 800339c:	20000094 	.word	0x20000094
 80033a0:	40020800 	.word	0x40020800
 80033a4:	20000090 	.word	0x20000090
 80033a8:	20002100 	.word	0x20002100
 80033ac:	00000000 	.word	0x00000000

080033b0 <const_vel>:

void const_vel(int A, int F) {
 80033b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	char info[50];
	int moduloVelocidad = (int) (1
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 80033b2:	fb01 f300 	mul.w	r3, r1, r0
void const_vel(int A, int F) {
 80033b6:	4606      	mov	r6, r0
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 80033b8:	2002      	movs	r0, #2
 80033ba:	fb93 f3f0 	sdiv	r3, r3, r0
					* htim4_Prescaler / clock));
 80033be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
void const_vel(int A, int F) {
 80033c2:	b08f      	sub	sp, #60	; 0x3c
					* htim4_Prescaler / clock));
 80033c4:	4358      	muls	r0, r3
void const_vel(int A, int F) {
 80033c6:	460c      	mov	r4, r1
					* htim4_Prescaler / clock));
 80033c8:	f7fd f8ac 	bl	8000524 <__aeabi_i2d>
 80033cc:	a329      	add	r3, pc, #164	; (adr r3, 8003474 <const_vel+0xc4>)
 80033ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d2:	f7fd fa37 	bl	8000844 <__aeabi_ddiv>
			/ ((A * F / 2 * pulsosporRevolucion / mmporRevolucion)
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	2000      	movs	r0, #0
 80033dc:	491e      	ldr	r1, [pc, #120]	; (8003458 <const_vel+0xa8>)
 80033de:	f7fd fa31 	bl	8000844 <__aeabi_ddiv>
	int moduloVelocidad = (int) (1
 80033e2:	f7fd fb9f 	bl	8000b24 <__aeabi_d2iz>
 80033e6:	4607      	mov	r7, r0
	//double period=10000/(100*freq);
	double deltaT = (htim3_Prescaler * (htim3_Period + 1)) / clock;
	int period = (1 / deltaT) / (F * 2);
 80033e8:	0060      	lsls	r0, r4, #1
 80033ea:	f7fd f89b 	bl	8000524 <__aeabi_i2d>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	2000      	movs	r0, #0
 80033f4:	4919      	ldr	r1, [pc, #100]	; (800345c <const_vel+0xac>)
 80033f6:	f7fd fa25 	bl	8000844 <__aeabi_ddiv>
 80033fa:	f7fd fb93 	bl	8000b24 <__aeabi_d2iz>
	sprintf(info, "Constante,vel:%d ,periodo: %d\n", A, F);
 80033fe:	4623      	mov	r3, r4
 8003400:	4632      	mov	r2, r6
 8003402:	4917      	ldr	r1, [pc, #92]	; (8003460 <const_vel+0xb0>)
	int period = (1 / deltaT) / (F * 2);
 8003404:	4605      	mov	r5, r0
	sprintf(info, "Constante,vel:%d ,periodo: %d\n", A, F);
 8003406:	a801      	add	r0, sp, #4
 8003408:	f000 fdd0 	bl	8003fac <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 800340c:	a801      	add	r0, sp, #4
 800340e:	f7fc fedf 	bl	80001d0 <strlen>
 8003412:	23c8      	movs	r3, #200	; 0xc8
 8003414:	b282      	uxth	r2, r0
 8003416:	a901      	add	r1, sp, #4
 8003418:	4812      	ldr	r0, [pc, #72]	; (8003464 <const_vel+0xb4>)
 800341a:	f7ff fc55 	bl	8002cc8 <HAL_UART_Transmit>
	int sign = 1;
	for (int i = 0; i < 1000; i++) {
		if ((i % period) == 0) {
			sign = -sign;
		}
		periodos[i] = moduloVelocidad * sign;
 800341e:	4812      	ldr	r0, [pc, #72]	; (8003468 <const_vel+0xb8>)
	for (int i = 0; i < 1000; i++) {
 8003420:	2300      	movs	r3, #0
	int sign = 1;
 8003422:	2201      	movs	r2, #1
		if ((i % period) == 0) {
 8003424:	fb93 f1f5 	sdiv	r1, r3, r5
 8003428:	fb05 3111 	mls	r1, r5, r1, r3
 800342c:	b901      	cbnz	r1, 8003430 <const_vel+0x80>
			sign = -sign;
 800342e:	4252      	negs	r2, r2
		periodos[i] = moduloVelocidad * sign;
 8003430:	fb07 f102 	mul.w	r1, r7, r2
 8003434:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
	for (int i = 0; i < 1000; i++) {
 8003438:	3301      	adds	r3, #1
 800343a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800343e:	d1f1      	bne.n	8003424 <const_vel+0x74>
	}
	estado = 3;
 8003440:	4b0a      	ldr	r3, [pc, #40]	; (800346c <const_vel+0xbc>)
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003442:	480b      	ldr	r0, [pc, #44]	; (8003470 <const_vel+0xc0>)
	estado = 3;
 8003444:	2203      	movs	r2, #3
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 8003446:	2100      	movs	r1, #0
	estado = 3;
 8003448:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800344a:	f7ff fa13 	bl	8002874 <HAL_TIM_PWM_Start_IT>
}
 800344e:	b00f      	add	sp, #60	; 0x3c
 8003450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003452:	bf00      	nop
 8003454:	f3af 8000 	nop.w
 8003458:	3ff00000 	.word	0x3ff00000
 800345c:	408f4000 	.word	0x408f4000
 8003460:	080058e5 	.word	0x080058e5
 8003464:	20005034 	.word	0x20005034
 8003468:	20002140 	.word	0x20002140
 800346c:	20000090 	.word	0x20000090
 8003470:	200010c0 	.word	0x200010c0
 8003474:	00000000 	.word	0x00000000
 8003478:	416e8480 	.word	0x416e8480

0800347c <Polling_UART>:

// Lectura de la uart
void Polling_UART() {
 800347c:	b5f0      	push	{r4, r5, r6, r7, lr}
	int Frecuencia;
	int Amplitud;
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE) == SET) { // preguntar por byte disponible en buffer
 800347e:	4d61      	ldr	r5, [pc, #388]	; (8003604 <Polling_UART+0x188>)
 8003480:	682b      	ldr	r3, [r5, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	0699      	lsls	r1, r3, #26
void Polling_UART() {
 8003486:	b08f      	sub	sp, #60	; 0x3c
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE) == SET) { // preguntar por byte disponible en buffer
 8003488:	d533      	bpl.n	80034f2 <Polling_UART+0x76>
		//HAL_UART_Receive(&huart2, rx_data_UART, 13, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, rx_data_UART, 13); // leer 1 byte
 800348a:	4c5f      	ldr	r4, [pc, #380]	; (8003608 <Polling_UART+0x18c>)
 800348c:	220d      	movs	r2, #13
 800348e:	4621      	mov	r1, r4
 8003490:	4628      	mov	r0, r5
 8003492:	f7ff fc76 	bl	8002d82 <HAL_UART_Receive_IT>
		if (rx_data_UART[0] == ':') {
 8003496:	7823      	ldrb	r3, [r4, #0]
 8003498:	2b3a      	cmp	r3, #58	; 0x3a
 800349a:	d12a      	bne.n	80034f2 <Polling_UART+0x76>
			//HAL_UART_Transmit(&huart2, (uint8_t*) rx_data_UART, 13, HAL_MAX_DELAY);// ndice de buffers
			if (rx_data_UART[1] == 't') { // En este switch solo observo el segundo byte
 800349c:	7863      	ldrb	r3, [r4, #1]
 800349e:	2b74      	cmp	r3, #116	; 0x74
 80034a0:	d027      	beq.n	80034f2 <Polling_UART+0x76>
				 Amplitud=((int)(rx_data_UART[8]-'0'))*100+((int)(rx_data_UART[9]-'0'))*10+(int)(rx_data_UART[10]-'0');
				 char info[50];
				 sprintf(info, "Triangular, freq: %d, min: %d, max: %d \n",freq, min, max);
				 triangle_wave(freq,min,max);
				 HAL_UART_Transmit(&huart2, (uint8_t*)info, strlen(info), 200);*/
			} else if (rx_data_UART[1] == 's') {
 80034a2:	2b73      	cmp	r3, #115	; 0x73
 80034a4:	d133      	bne.n	800350e <Polling_UART+0x92>
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 80034a6:	78e3      	ldrb	r3, [r4, #3]
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 80034a8:	78a6      	ldrb	r6, [r4, #2]
						+ ((int) (rx_data_UART[4] - '0')) * 100
						+ ((int) (rx_data_UART[5] - '0')) * 10
						+ ((int) (rx_data_UART[6] - '0'));
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
						+ ((int) (rx_data_UART[8] - '0')) * 10
 80034aa:	7a21      	ldrb	r1, [r4, #8]
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80034ac:	79e2      	ldrb	r2, [r4, #7]
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 80034ae:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80034b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034b6:	4343      	muls	r3, r0
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 80034b8:	3e30      	subs	r6, #48	; 0x30
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 80034ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80034be:	fb00 3306 	mla	r3, r0, r6, r3
						+ ((int) (rx_data_UART[4] - '0')) * 100
 80034c2:	7920      	ldrb	r0, [r4, #4]
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80034c4:	f04f 0e64 	mov.w	lr, #100	; 0x64
						+ ((int) (rx_data_UART[4] - '0')) * 100
 80034c8:	3830      	subs	r0, #48	; 0x30
 80034ca:	fb0e 3000 	mla	r0, lr, r0, r3
						+ ((int) (rx_data_UART[5] - '0')) * 10
 80034ce:	7963      	ldrb	r3, [r4, #5]
						+ ((int) (rx_data_UART[8] - '0')) * 10
 80034d0:	270a      	movs	r7, #10
 80034d2:	3930      	subs	r1, #48	; 0x30
 80034d4:	4379      	muls	r1, r7
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 80034d6:	3a30      	subs	r2, #48	; 0x30
						+ ((int) (rx_data_UART[5] - '0')) * 10
 80034d8:	3b30      	subs	r3, #48	; 0x30
						+ ((int) (rx_data_UART[8] - '0')) * 10
 80034da:	fb0e 1202 	mla	r2, lr, r2, r1
						+ ((int) (rx_data_UART[5] - '0')) * 10
 80034de:	fb07 0303 	mla	r3, r7, r3, r0
						+ ((int) (rx_data_UART[9] - '0'));
 80034e2:	7a61      	ldrb	r1, [r4, #9]
						+ ((int) (rx_data_UART[6] - '0'));
 80034e4:	79a0      	ldrb	r0, [r4, #6]
						+ ((int) (rx_data_UART[9] - '0'));
 80034e6:	3930      	subs	r1, #48	; 0x30
						+ ((int) (rx_data_UART[6] - '0'));
 80034e8:	3830      	subs	r0, #48	; 0x30
				//max=((int)(rx_data_UART[8]-'0'))*100+((int)(rx_data_UART[9]-'0'))*10+(int)(rx_data_UART[10]-'0');
				//char info[50];
				//sprintf(info, "Senoidal,vel:%d ,freq: %d\n",vel, freq);
				sin_wave(Amplitud, Frecuencia);
 80034ea:	4411      	add	r1, r2
 80034ec:	4418      	add	r0, r3
 80034ee:	f7ff fe27 	bl	8003140 <sin_wave>
			//procesarUart(huart2, rx_data_UART, 0);

		}
	}

	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE) == SET) {
 80034f2:	682b      	ldr	r3, [r5, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	0712      	lsls	r2, r2, #28
 80034f8:	d506      	bpl.n	8003508 <Polling_UART+0x8c>
		__HAL_UART_CLEAR_OREFLAG(&huart2);
 80034fa:	2200      	movs	r2, #0
 80034fc:	9201      	str	r2, [sp, #4]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	9201      	str	r2, [sp, #4]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	9201      	str	r2, [sp, #4]
 8003506:	9a01      	ldr	r2, [sp, #4]
	}
	__HAL_UART_FLUSH_DRREGISTER(&huart2);
 8003508:	685b      	ldr	r3, [r3, #4]
}
 800350a:	b00f      	add	sp, #60	; 0x3c
 800350c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			} else if (rx_data_UART[1] == 'c') {
 800350e:	2b63      	cmp	r3, #99	; 0x63
 8003510:	d136      	bne.n	8003580 <Polling_UART+0x104>
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003512:	78e6      	ldrb	r6, [r4, #3]
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003514:	78a2      	ldrb	r2, [r4, #2]
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003516:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800351a:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 800351e:	435e      	muls	r6, r3
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003520:	3a30      	subs	r2, #48	; 0x30
						+ ((int) (rx_data_UART[3] - '0')) * 1000
 8003522:	f242 7310 	movw	r3, #10000	; 0x2710
 8003526:	fb03 6202 	mla	r2, r3, r2, r6
						+ ((int) (rx_data_UART[4] - '0')) * 100
 800352a:	7926      	ldrb	r6, [r4, #4]
						+ ((int) (rx_data_UART[6] - '0'));
 800352c:	79a3      	ldrb	r3, [r4, #6]
						+ ((int) (rx_data_UART[4] - '0')) * 100
 800352e:	2064      	movs	r0, #100	; 0x64
 8003530:	3e30      	subs	r6, #48	; 0x30
 8003532:	fb00 2206 	mla	r2, r0, r6, r2
						+ ((int) (rx_data_UART[5] - '0')) * 10
 8003536:	7966      	ldrb	r6, [r4, #5]
 8003538:	210a      	movs	r1, #10
 800353a:	3e30      	subs	r6, #48	; 0x30
 800353c:	fb01 2606 	mla	r6, r1, r6, r2
						+ ((int) (rx_data_UART[6] - '0'));
 8003540:	3b30      	subs	r3, #48	; 0x30
						+ ((int) (rx_data_UART[8] - '0')) * 10
 8003542:	7a22      	ldrb	r2, [r4, #8]
				Amplitud = ((int) (rx_data_UART[2] - '0')) * 10000
 8003544:	441e      	add	r6, r3
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003546:	79e3      	ldrb	r3, [r4, #7]
						+ ((int) (rx_data_UART[9] - '0'));
 8003548:	7a64      	ldrb	r4, [r4, #9]
						+ ((int) (rx_data_UART[8] - '0')) * 10
 800354a:	3a30      	subs	r2, #48	; 0x30
 800354c:	4351      	muls	r1, r2
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 800354e:	3b30      	subs	r3, #48	; 0x30
						+ ((int) (rx_data_UART[8] - '0')) * 10
 8003550:	fb00 1303 	mla	r3, r0, r3, r1
						+ ((int) (rx_data_UART[9] - '0'));
 8003554:	3c30      	subs	r4, #48	; 0x30
				Frecuencia = ((int) (rx_data_UART[7] - '0')) * 100
 8003556:	441c      	add	r4, r3
				sprintf(info, "Constante,vel:%d ,freq: %d\n", Amplitud,
 8003558:	4623      	mov	r3, r4
 800355a:	4632      	mov	r2, r6
 800355c:	492b      	ldr	r1, [pc, #172]	; (800360c <Polling_UART+0x190>)
 800355e:	a801      	add	r0, sp, #4
 8003560:	f000 fd24 	bl	8003fac <siprintf>
				const_vel(Amplitud, Frecuencia);
 8003564:	4621      	mov	r1, r4
 8003566:	4630      	mov	r0, r6
 8003568:	f7ff ff22 	bl	80033b0 <const_vel>
				HAL_UART_Transmit(&huart2, (uint8_t*) info, strlen(info), 200);
 800356c:	a801      	add	r0, sp, #4
 800356e:	f7fc fe2f 	bl	80001d0 <strlen>
 8003572:	23c8      	movs	r3, #200	; 0xc8
 8003574:	b282      	uxth	r2, r0
 8003576:	a901      	add	r1, sp, #4
 8003578:	4628      	mov	r0, r5
 800357a:	f7ff fba5 	bl	8002cc8 <HAL_UART_Transmit>
 800357e:	e7b8      	b.n	80034f2 <Polling_UART+0x76>
			} else if (rx_data_UART[1] == 'h') {
 8003580:	2b68      	cmp	r3, #104	; 0x68
 8003582:	d105      	bne.n	8003590 <Polling_UART+0x114>
				homing();
 8003584:	f7ff fd44 	bl	8003010 <homing>
				estado = 0;
 8003588:	4b21      	ldr	r3, [pc, #132]	; (8003610 <Polling_UART+0x194>)
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	e7b0      	b.n	80034f2 <Polling_UART+0x76>
			} else if (rx_data_UART[1] == 'v') {
 8003590:	2b76      	cmp	r3, #118	; 0x76
 8003592:	d1ae      	bne.n	80034f2 <Polling_UART+0x76>
				HAL_UART_Transmit(&huart2, "Velocity: ", 10, 200);
 8003594:	23c8      	movs	r3, #200	; 0xc8
 8003596:	220a      	movs	r2, #10
 8003598:	491e      	ldr	r1, [pc, #120]	; (8003614 <Polling_UART+0x198>)
							sprintf(buffer, "%d", i), 200);
 800359a:	4f1f      	ldr	r7, [pc, #124]	; (8003618 <Polling_UART+0x19c>)
				HAL_UART_Transmit(&huart2, "Velocity: ", 10, 200);
 800359c:	4628      	mov	r0, r5
 800359e:	f7ff fb93 	bl	8002cc8 <HAL_UART_Transmit>
				for (int i = 0; i < 100; i++) {
 80035a2:	2400      	movs	r4, #0
					HAL_UART_Transmit(&huart2, "valor de i:", 11, 200);
 80035a4:	462e      	mov	r6, r5
 80035a6:	23c8      	movs	r3, #200	; 0xc8
 80035a8:	220b      	movs	r2, #11
 80035aa:	491c      	ldr	r1, [pc, #112]	; (800361c <Polling_UART+0x1a0>)
 80035ac:	4630      	mov	r0, r6
 80035ae:	f7ff fb8b 	bl	8002cc8 <HAL_UART_Transmit>
							sprintf(buffer, "%d", i), 200);
 80035b2:	4622      	mov	r2, r4
 80035b4:	4639      	mov	r1, r7
 80035b6:	a801      	add	r0, sp, #4
 80035b8:	f000 fcf8 	bl	8003fac <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) buffer,
 80035bc:	23c8      	movs	r3, #200	; 0xc8
 80035be:	b282      	uxth	r2, r0
 80035c0:	a901      	add	r1, sp, #4
 80035c2:	4630      	mov	r0, r6
 80035c4:	f7ff fb80 	bl	8002cc8 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, " , ", 3, 200);
 80035c8:	23c8      	movs	r3, #200	; 0xc8
 80035ca:	2203      	movs	r2, #3
 80035cc:	4914      	ldr	r1, [pc, #80]	; (8003620 <Polling_UART+0x1a4>)
 80035ce:	4630      	mov	r0, r6
 80035d0:	f7ff fb7a 	bl	8002cc8 <HAL_UART_Transmit>
							sprintf(buffer, "%d", periodos[i]), 200);
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <Polling_UART+0x1a8>)
 80035d6:	4639      	mov	r1, r7
 80035d8:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
 80035dc:	a801      	add	r0, sp, #4
 80035de:	f000 fce5 	bl	8003fac <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) buffer,
 80035e2:	23c8      	movs	r3, #200	; 0xc8
 80035e4:	b282      	uxth	r2, r0
 80035e6:	a901      	add	r1, sp, #4
 80035e8:	4630      	mov	r0, r6
 80035ea:	f7ff fb6d 	bl	8002cc8 <HAL_UART_Transmit>
				for (int i = 0; i < 100; i++) {
 80035ee:	3401      	adds	r4, #1
					HAL_UART_Transmit(&huart2, " \n", 2, 200);
 80035f0:	23c8      	movs	r3, #200	; 0xc8
 80035f2:	2202      	movs	r2, #2
 80035f4:	490c      	ldr	r1, [pc, #48]	; (8003628 <Polling_UART+0x1ac>)
 80035f6:	4630      	mov	r0, r6
 80035f8:	f7ff fb66 	bl	8002cc8 <HAL_UART_Transmit>
				for (int i = 0; i < 100; i++) {
 80035fc:	2c64      	cmp	r4, #100	; 0x64
 80035fe:	d1d2      	bne.n	80035a6 <Polling_UART+0x12a>
 8003600:	e777      	b.n	80034f2 <Polling_UART+0x76>
 8003602:	bf00      	nop
 8003604:	20005034 	.word	0x20005034
 8003608:	200010fc 	.word	0x200010fc
 800360c:	080058a8 	.word	0x080058a8
 8003610:	20000090 	.word	0x20000090
 8003614:	080058c4 	.word	0x080058c4
 8003618:	080058db 	.word	0x080058db
 800361c:	080058cf 	.word	0x080058cf
 8003620:	080058de 	.word	0x080058de
 8003624:	20002140 	.word	0x20002140
 8003628:	080058e2 	.word	0x080058e2

0800362c <main>:
int main(void) {
 800362c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	OK_UART2 = FALSE;
 8003630:	4bb5      	ldr	r3, [pc, #724]	; (8003908 <main+0x2dc>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003632:	4eb6      	ldr	r6, [pc, #728]	; (800390c <main+0x2e0>)
	htim4.Instance = TIM4;
 8003634:	f8df 9314 	ldr.w	r9, [pc, #788]	; 800394c <main+0x320>
	OK_UART2 = FALSE;
 8003638:	2400      	movs	r4, #0
 800363a:	701c      	strb	r4, [r3, #0]
	rx_index_UART2 = 0;
 800363c:	4bb4      	ldr	r3, [pc, #720]	; (8003910 <main+0x2e4>)
int main(void) {
 800363e:	b092      	sub	sp, #72	; 0x48
	rx_index_UART2 = 0;
 8003640:	701c      	strb	r4, [r3, #0]
	HAL_Init();
 8003642:	f7fd fc43 	bl	8000ecc <HAL_Init>
	SystemClock_Config();
 8003646:	f7ff fca5 	bl	8002f94 <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800364a:	4621      	mov	r1, r4
 800364c:	2214      	movs	r2, #20
 800364e:	a80b      	add	r0, sp, #44	; 0x2c
 8003650:	f000 fca4 	bl	8003f9c <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8003654:	4baf      	ldr	r3, [pc, #700]	; (8003914 <main+0x2e8>)
 8003656:	9401      	str	r4, [sp, #4]
 8003658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 800365a:	48af      	ldr	r0, [pc, #700]	; (8003918 <main+0x2ec>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 800365c:	f042 0204 	orr.w	r2, r2, #4
 8003660:	631a      	str	r2, [r3, #48]	; 0x30
 8003662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003664:	f002 0204 	and.w	r2, r2, #4
 8003668:	9201      	str	r2, [sp, #4]
 800366a:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 800366c:	9402      	str	r4, [sp, #8]
 800366e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003670:	f042 0201 	orr.w	r2, r2, #1
 8003674:	631a      	str	r2, [r3, #48]	; 0x30
 8003676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003678:	f002 0201 	and.w	r2, r2, #1
 800367c:	9202      	str	r2, [sp, #8]
 800367e:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8003680:	9403      	str	r4, [sp, #12]
 8003682:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003684:	f042 0202 	orr.w	r2, r2, #2
 8003688:	631a      	str	r2, [r3, #48]	; 0x30
 800368a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800368c:	f002 0202 	and.w	r2, r2, #2
 8003690:	9203      	str	r2, [sp, #12]
 8003692:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003694:	9404      	str	r4, [sp, #16]
 8003696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003698:	f042 0208 	orr.w	r2, r2, #8
 800369c:	631a      	str	r2, [r3, #48]	; 0x30
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	f003 0308 	and.w	r3, r3, #8
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 80036a4:	4622      	mov	r2, r4
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80036a6:	9304      	str	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 80036a8:	2115      	movs	r1, #21
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80036aa:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4,
 80036ac:	f7fd fd9a 	bl	80011e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5,
 80036b0:	4622      	mov	r2, r4
 80036b2:	2139      	movs	r1, #57	; 0x39
 80036b4:	4899      	ldr	r0, [pc, #612]	; (800391c <main+0x2f0>)
 80036b6:	f7fd fd95 	bl	80011e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD,
 80036ba:	4622      	mov	r2, r4
 80036bc:	f24c 0188 	movw	r1, #49288	; 0xc088
 80036c0:	4897      	ldr	r0, [pc, #604]	; (8003920 <main+0x2f4>)
 80036c2:	f7fd fd8f 	bl	80011e4 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036c6:	f04f 0801 	mov.w	r8, #1
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4;
 80036ca:	2315      	movs	r3, #21
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036cc:	a90b      	add	r1, sp, #44	; 0x2c
 80036ce:	4892      	ldr	r0, [pc, #584]	; (8003918 <main+0x2ec>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_4;
 80036d0:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d2:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d4:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036d6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036da:	f7fd fc9d 	bl	8001018 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036de:	a90b      	add	r1, sp, #44	; 0x2c
 80036e0:	4890      	ldr	r0, [pc, #576]	; (8003924 <main+0x2f8>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036e2:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036e6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ea:	f7fd fc95 	bl	8001018 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 80036ee:	2339      	movs	r3, #57	; 0x39
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036f0:	a90b      	add	r1, sp, #44	; 0x2c
 80036f2:	488a      	ldr	r0, [pc, #552]	; (800391c <main+0x2f0>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 80036f4:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036f6:	2502      	movs	r5, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f8:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036fa:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036fc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003700:	f7fd fc8a 	bl	8001018 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003704:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003708:	a90b      	add	r1, sp, #44	; 0x2c
 800370a:	4884      	ldr	r0, [pc, #528]	; (800391c <main+0x2f0>)
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800370c:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800370e:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003710:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003712:	f7fd fc81 	bl	8001018 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003716:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800371a:	a90b      	add	r1, sp, #44	; 0x2c
 800371c:	4880      	ldr	r0, [pc, #512]	; (8003920 <main+0x2f4>)
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800371e:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003720:	960c      	str	r6, [sp, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003722:	950d      	str	r5, [sp, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003724:	f7fd fc78 	bl	8001018 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_3 | GPIO_PIN_7;
 8003728:	f244 0388 	movw	r3, #16520	; 0x4088
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800372c:	a90b      	add	r1, sp, #44	; 0x2c
 800372e:	487c      	ldr	r0, [pc, #496]	; (8003920 <main+0x2f4>)
	GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_3 | GPIO_PIN_7;
 8003730:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003732:	940d      	str	r4, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003734:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003736:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800373a:	f7fd fc6d 	bl	8001018 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800373e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003742:	a90b      	add	r1, sp, #44	; 0x2c
 8003744:	4876      	ldr	r0, [pc, #472]	; (8003920 <main+0x2f4>)
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003746:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003748:	950d      	str	r5, [sp, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374a:	940e      	str	r4, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003750:	f7fd fc62 	bl	8001018 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003754:	4622      	mov	r2, r4
 8003756:	4621      	mov	r1, r4
 8003758:	2006      	movs	r0, #6
 800375a:	f7fd fbf5 	bl	8000f48 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800375e:	2006      	movs	r0, #6
 8003760:	f7fd fc26 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003764:	4622      	mov	r2, r4
 8003766:	4621      	mov	r1, r4
 8003768:	2017      	movs	r0, #23
 800376a:	f7fd fbed 	bl	8000f48 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800376e:	2017      	movs	r0, #23
 8003770:	f7fd fc1e 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003774:	4622      	mov	r2, r4
 8003776:	4621      	mov	r1, r4
 8003778:	2028      	movs	r0, #40	; 0x28
 800377a:	f7fd fbe5 	bl	8000f48 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800377e:	2028      	movs	r0, #40	; 0x28
	htim4.Instance = TIM4;
 8003780:	4d69      	ldr	r5, [pc, #420]	; (8003928 <main+0x2fc>)
	htim3.Instance = TIM3;
 8003782:	4e6a      	ldr	r6, [pc, #424]	; (800392c <main+0x300>)
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003784:	f7fd fc14 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003788:	4621      	mov	r1, r4
 800378a:	2210      	movs	r2, #16
 800378c:	a807      	add	r0, sp, #28
 800378e:	f000 fc05 	bl	8003f9c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003792:	221c      	movs	r2, #28
 8003794:	4621      	mov	r1, r4
 8003796:	a80b      	add	r0, sp, #44	; 0x2c
	htim4.Init.Period = 200;
 8003798:	f04f 0ac8 	mov.w	sl, #200	; 0xc8
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800379c:	9405      	str	r4, [sp, #20]
 800379e:	9406      	str	r4, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80037a0:	f000 fbfc 	bl	8003f9c <memset>
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 80037a4:	4628      	mov	r0, r5
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037a6:	60ac      	str	r4, [r5, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037a8:	612c      	str	r4, [r5, #16]
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037aa:	f44f 5780 	mov.w	r7, #4096	; 0x1000
	htim4.Instance = TIM4;
 80037ae:	f8c5 9000 	str.w	r9, [r5]
	htim4.Init.Prescaler = htim4_Prescaler;
 80037b2:	f8c5 8004 	str.w	r8, [r5, #4]
	htim4.Init.Period = 200;
 80037b6:	f8c5 a00c 	str.w	sl, [r5, #12]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 80037ba:	f7fe ff41 	bl	8002640 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80037be:	a907      	add	r1, sp, #28
 80037c0:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037c2:	9707      	str	r7, [sp, #28]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80037c4:	f7fe fd77 	bl	80022b6 <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 80037c8:	4628      	mov	r0, r5
 80037ca:	f7fe ff6d 	bl	80026a8 <HAL_TIM_PWM_Init>
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 80037ce:	4628      	mov	r0, r5
 80037d0:	f7fe ff50 	bl	8002674 <HAL_TIM_OC_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80037d4:	a905      	add	r1, sp, #20
 80037d6:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d8:	9405      	str	r4, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037da:	9406      	str	r4, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80037dc:	f7ff f8d2 	bl	8002984 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037e0:	2360      	movs	r3, #96	; 0x60
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 80037e2:	4622      	mov	r2, r4
 80037e4:	a90b      	add	r1, sp, #44	; 0x2c
 80037e6:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037e8:	930b      	str	r3, [sp, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 80037ea:	940c      	str	r4, [sp, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037ec:	940d      	str	r4, [sp, #52]	; 0x34
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037ee:	940f      	str	r4, [sp, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 80037f0:	f7fe ffd2 	bl	8002798 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80037f4:	a90b      	add	r1, sp, #44	; 0x2c
 80037f6:	2204      	movs	r2, #4
 80037f8:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80037fa:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 80037fc:	f7fe ff9e 	bl	800273c <HAL_TIM_OC_ConfigChannel>
	TIM4->ARR = 10000;
 8003800:	f242 7310 	movw	r3, #10000	; 0x2710
 8003804:	f8c9 302c 	str.w	r3, [r9, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,5000);
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	f241 3288 	movw	r2, #5000	; 0x1388
 800380e:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_MspPostInit(&htim4);
 8003810:	4628      	mov	r0, r5
 8003812:	f000 f973 	bl	8003afc <HAL_TIM_MspPostInit>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003816:	4621      	mov	r1, r4
 8003818:	2210      	movs	r2, #16
 800381a:	a807      	add	r0, sp, #28
 800381c:	f000 fbbe 	bl	8003f9c <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003820:	4621      	mov	r1, r4
 8003822:	221c      	movs	r2, #28
 8003824:	a80b      	add	r0, sp, #44	; 0x2c
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003826:	9405      	str	r4, [sp, #20]
 8003828:	9406      	str	r4, [sp, #24]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800382a:	f000 fbb7 	bl	8003f9c <memset>
	htim3.Init.Prescaler = htim3_Prescaler;
 800382e:	4a40      	ldr	r2, [pc, #256]	; (8003930 <main+0x304>)
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003830:	60b4      	str	r4, [r6, #8]
	htim3.Init.Prescaler = htim3_Prescaler;
 8003832:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8003836:	e886 000c 	stmia.w	r6, {r2, r3}
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800383a:	4630      	mov	r0, r6
	htim3.Init.Period = htim3_Period;
 800383c:	2309      	movs	r3, #9
 800383e:	60f3      	str	r3, [r6, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003840:	6134      	str	r4, [r6, #16]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8003842:	f7fe fefd 	bl	8002640 <HAL_TIM_Base_Init>
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8003846:	a907      	add	r1, sp, #28
 8003848:	4630      	mov	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800384a:	9707      	str	r7, [sp, #28]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800384c:	f7fe fd33 	bl	80022b6 <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_OC_Init(&htim3) != HAL_OK) {
 8003850:	4630      	mov	r0, r6
 8003852:	f7fe ff0f 	bl	8002674 <HAL_TIM_OC_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8003856:	a905      	add	r1, sp, #20
 8003858:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800385a:	9405      	str	r4, [sp, #20]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800385c:	9406      	str	r4, [sp, #24]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800385e:	f7ff f891 	bl	8002984 <HAL_TIMEx_MasterConfigSynchronization>
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8003862:	4622      	mov	r2, r4
 8003864:	a90b      	add	r1, sp, #44	; 0x2c
 8003866:	4630      	mov	r0, r6
	huart2.Instance = USART2;
 8003868:	4f32      	ldr	r7, [pc, #200]	; (8003934 <main+0x308>)
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800386a:	940b      	str	r4, [sp, #44]	; 0x2c
	sConfigOC.Pulse = 0;
 800386c:	940c      	str	r4, [sp, #48]	; 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800386e:	940d      	str	r4, [sp, #52]	; 0x34
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003870:	940f      	str	r4, [sp, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8003872:	f7fe ff63 	bl	800273c <HAL_TIM_OC_ConfigChannel>
	huart2.Init.BaudRate = 115200;
 8003876:	4930      	ldr	r1, [pc, #192]	; (8003938 <main+0x30c>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003878:	60bc      	str	r4, [r7, #8]
	huart2.Init.BaudRate = 115200;
 800387a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800387e:	e887 000a 	stmia.w	r7, {r1, r3}
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003882:	4638      	mov	r0, r7
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003884:	230c      	movs	r3, #12
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003886:	60fc      	str	r4, [r7, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003888:	613c      	str	r4, [r7, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800388a:	617b      	str	r3, [r7, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800388c:	61bc      	str	r4, [r7, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800388e:	61fc      	str	r4, [r7, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003890:	f7ff f9ec 	bl	8002c6c <HAL_UART_Init>
	hi2c2.Instance = I2C2;
 8003894:	4829      	ldr	r0, [pc, #164]	; (800393c <main+0x310>)
	hi2c2.Init.ClockSpeed = 100000;
 8003896:	f8df e0b8 	ldr.w	lr, [pc, #184]	; 8003950 <main+0x324>
 800389a:	4b29      	ldr	r3, [pc, #164]	; (8003940 <main+0x314>)
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800389c:	6084      	str	r4, [r0, #8]
	hi2c2.Init.ClockSpeed = 100000;
 800389e:	e880 4008 	stmia.w	r0, {r3, lr}
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038a6:	6103      	str	r3, [r0, #16]
	hi2c2.Init.OwnAddress1 = 0;
 80038a8:	60c4      	str	r4, [r0, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038aa:	6144      	str	r4, [r0, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80038ac:	6184      	str	r4, [r0, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038ae:	61c4      	str	r4, [r0, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038b0:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80038b2:	f7fd fcad 	bl	8001210 <HAL_I2C_Init>
	HAL_TIM_Base_Start_IT(&htim3);
 80038b6:	4630      	mov	r0, r6
 80038b8:	f7fe fcdb 	bl	8002272 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim3);
 80038bc:	4630      	mov	r0, r6
 80038be:	f7fe fccb 	bl	8002258 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80038c2:	4621      	mov	r1, r4
 80038c4:	4628      	mov	r0, r5
 80038c6:	f7fe ffd5 	bl	8002874 <HAL_TIM_PWM_Start_IT>
	HAL_UART_Transmit(&huart2, "OK ", 3, 200);
 80038ca:	4653      	mov	r3, sl
 80038cc:	2203      	movs	r2, #3
 80038ce:	491d      	ldr	r1, [pc, #116]	; (8003944 <main+0x318>)
		if (((estado == 0 || estado == 3) || (estado == 4) || (estado == 5))) {
 80038d0:	4c1d      	ldr	r4, [pc, #116]	; (8003948 <main+0x31c>)
						|| (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET))) {
 80038d2:	4e12      	ldr	r6, [pc, #72]	; (800391c <main+0x2f0>)
	HAL_UART_Transmit(&huart2, "OK ", 3, 200);
 80038d4:	4638      	mov	r0, r7
 80038d6:	f7ff f9f7 	bl	8002cc8 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80038da:	4642      	mov	r2, r8
 80038dc:	4641      	mov	r1, r8
 80038de:	480f      	ldr	r0, [pc, #60]	; (800391c <main+0x2f0>)
 80038e0:	f7fd fc80 	bl	80011e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80038e4:	4642      	mov	r2, r8
 80038e6:	2110      	movs	r1, #16
 80038e8:	480b      	ldr	r0, [pc, #44]	; (8003918 <main+0x2ec>)
 80038ea:	f7fd fc7b 	bl	80011e4 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,100); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 80038ee:	682b      	ldr	r3, [r5, #0]
	TIM4->ARR = 200;       //desborde de tiempo de pwm en timer 4.
 80038f0:	f8c9 a02c 	str.w	sl, [r9, #44]	; 0x2c
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,100); //match de comparacin en timer 4, siempre tiene que ser la mitad de ARR.
 80038f4:	2264      	movs	r2, #100	; 0x64
 80038f6:	635a      	str	r2, [r3, #52]	; 0x34
 80038f8:	4625      	mov	r5, r4
		if (((estado == 0 || estado == 3) || (estado == 4) || (estado == 5))) {
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	b353      	cbz	r3, 8003954 <main+0x328>
 80038fe:	3b03      	subs	r3, #3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d829      	bhi.n	8003958 <main+0x32c>
 8003904:	e026      	b.n	8003954 <main+0x328>
 8003906:	bf00      	nop
 8003908:	2000213c 	.word	0x2000213c
 800390c:	10110000 	.word	0x10110000
 8003910:	20005074 	.word	0x20005074
 8003914:	40023800 	.word	0x40023800
 8003918:	40020800 	.word	0x40020800
 800391c:	40020400 	.word	0x40020400
 8003920:	40020c00 	.word	0x40020c00
 8003924:	40020000 	.word	0x40020000
 8003928:	200010c0 	.word	0x200010c0
 800392c:	20002100 	.word	0x20002100
 8003930:	40000400 	.word	0x40000400
 8003934:	20005034 	.word	0x20005034
 8003938:	40004400 	.word	0x40004400
 800393c:	2000110c 	.word	0x2000110c
 8003940:	40005800 	.word	0x40005800
 8003944:	08005904 	.word	0x08005904
 8003948:	20000090 	.word	0x20000090
 800394c:	40000800 	.word	0x40000800
 8003950:	000186a0 	.word	0x000186a0
			Polling_UART();
 8003954:	f7ff fd92 	bl	800347c <Polling_UART>
		if ((estado == 3 || estado == 4 || estado == 5)
 8003958:	682b      	ldr	r3, [r5, #0]
 800395a:	3b03      	subs	r3, #3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d8cc      	bhi.n	80038fa <main+0x2ce>
				&& ((HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9) == GPIO_PIN_SET)
 8003960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003964:	4809      	ldr	r0, [pc, #36]	; (800398c <main+0x360>)
 8003966:	f7fd fc37 	bl	80011d8 <HAL_GPIO_ReadPin>
 800396a:	2801      	cmp	r0, #1
 800396c:	d105      	bne.n	800397a <main+0x34e>
			estado = 0;
 800396e:	2100      	movs	r1, #0
			HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8003970:	4807      	ldr	r0, [pc, #28]	; (8003990 <main+0x364>)
			estado = 0;
 8003972:	6029      	str	r1, [r5, #0]
			HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8003974:	f7fe ffb8 	bl	80028e8 <HAL_TIM_PWM_Stop_IT>
 8003978:	e7bf      	b.n	80038fa <main+0x2ce>
						|| (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET))) {
 800397a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800397e:	4630      	mov	r0, r6
 8003980:	f7fd fc2a 	bl	80011d8 <HAL_GPIO_ReadPin>
 8003984:	2801      	cmp	r0, #1
 8003986:	d1b8      	bne.n	80038fa <main+0x2ce>
 8003988:	e7f1      	b.n	800396e <main+0x342>
 800398a:	bf00      	nop
 800398c:	40020c00 	.word	0x40020c00
 8003990:	200010c0 	.word	0x200010c0

08003994 <FC_der>:

_Bool FC_der() {
 8003994:	b508      	push	{r3, lr}
	return HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_9);
 8003996:	f44f 7100 	mov.w	r1, #512	; 0x200
 800399a:	4803      	ldr	r0, [pc, #12]	; (80039a8 <FC_der+0x14>)
 800399c:	f7fd fc1c 	bl	80011d8 <HAL_GPIO_ReadPin>
}
 80039a0:	3000      	adds	r0, #0
 80039a2:	bf18      	it	ne
 80039a4:	2001      	movne	r0, #1
 80039a6:	bd08      	pop	{r3, pc}
 80039a8:	40020c00 	.word	0x40020c00

080039ac <FC_izq>:

_Bool FC_izq() {
 80039ac:	b508      	push	{r3, lr}
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80039ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80039b2:	4803      	ldr	r0, [pc, #12]	; (80039c0 <FC_izq+0x14>)
 80039b4:	f7fd fc10 	bl	80011d8 <HAL_GPIO_ReadPin>
}
 80039b8:	3000      	adds	r0, #0
 80039ba:	bf18      	it	ne
 80039bc:	2001      	movne	r0, #1
 80039be:	bd08      	pop	{r3, pc}
 80039c0:	40020400 	.word	0x40020400

080039c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c6:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <HAL_MspInit+0x34>)
 80039c8:	2100      	movs	r1, #0
 80039ca:	9100      	str	r1, [sp, #0]
 80039cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039d2:	645a      	str	r2, [r3, #68]	; 0x44
 80039d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039d6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80039da:	9200      	str	r2, [sp, #0]
 80039dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039de:	9101      	str	r1, [sp, #4]
 80039e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80039e6:	641a      	str	r2, [r3, #64]	; 0x40
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039ee:	9301      	str	r3, [sp, #4]
 80039f0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039f2:	b002      	add	sp, #8
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800

080039fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039fc:	b530      	push	{r4, r5, lr}
 80039fe:	4604      	mov	r4, r0
 8003a00:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a02:	2214      	movs	r2, #20
 8003a04:	2100      	movs	r1, #0
 8003a06:	a803      	add	r0, sp, #12
 8003a08:	f000 fac8 	bl	8003f9c <memset>
  if(hi2c->Instance==I2C2)
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	; (8003a84 <HAL_I2C_MspInit+0x88>)
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d134      	bne.n	8003a7e <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a14:	2500      	movs	r5, #0
 8003a16:	4c1c      	ldr	r4, [pc, #112]	; (8003a88 <HAL_I2C_MspInit+0x8c>)
 8003a18:	9501      	str	r5, [sp, #4]
 8003a1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a1c:	481b      	ldr	r0, [pc, #108]	; (8003a8c <HAL_I2C_MspInit+0x90>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a1e:	f043 0302 	orr.w	r3, r3, #2
 8003a22:	6323      	str	r3, [r4, #48]	; 0x30
 8003a24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	9301      	str	r3, [sp, #4]
 8003a2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a34:	2312      	movs	r3, #18
 8003a36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a40:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003a42:	2304      	movs	r3, #4
 8003a44:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a46:	f7fd fae7 	bl	8001018 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a4a:	9502      	str	r5, [sp, #8]
 8003a4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a52:	6423      	str	r3, [r4, #64]	; 0x40
 8003a54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003a5a:	462a      	mov	r2, r5
 8003a5c:	4629      	mov	r1, r5
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a5e:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003a60:	2021      	movs	r0, #33	; 0x21
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a62:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003a64:	f7fd fa70 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003a68:	2021      	movs	r0, #33	; 0x21
 8003a6a:	f7fd faa1 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8003a6e:	2022      	movs	r0, #34	; 0x22
 8003a70:	462a      	mov	r2, r5
 8003a72:	4629      	mov	r1, r5
 8003a74:	f7fd fa68 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003a78:	2022      	movs	r0, #34	; 0x22
 8003a7a:	f7fd fa99 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003a7e:	b009      	add	sp, #36	; 0x24
 8003a80:	bd30      	pop	{r4, r5, pc}
 8003a82:	bf00      	nop
 8003a84:	40005800 	.word	0x40005800
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40020400 	.word	0x40020400

08003a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a90:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 8003a92:	6803      	ldr	r3, [r0, #0]
 8003a94:	4a16      	ldr	r2, [pc, #88]	; (8003af0 <HAL_TIM_Base_MspInit+0x60>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d115      	bne.n	8003ac6 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <HAL_TIM_Base_MspInit+0x64>)
 8003a9e:	9200      	str	r2, [sp, #0]
 8003aa0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003aa2:	f041 0102 	orr.w	r1, r1, #2
 8003aa6:	6419      	str	r1, [r3, #64]	; 0x40
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	9300      	str	r3, [sp, #0]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ab0:	201d      	movs	r0, #29
 8003ab2:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ab4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ab6:	f7fd fa47 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003aba:	201d      	movs	r0, #29
  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003abc:	f7fd fa78 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003ac0:	b003      	add	sp, #12
 8003ac2:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM4)
 8003ac6:	4a0c      	ldr	r2, [pc, #48]	; (8003af8 <HAL_TIM_Base_MspInit+0x68>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d1f9      	bne.n	8003ac0 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003acc:	2200      	movs	r2, #0
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <HAL_TIM_Base_MspInit+0x64>)
 8003ad0:	9201      	str	r2, [sp, #4]
 8003ad2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003ad4:	f041 0104 	orr.w	r1, r1, #4
 8003ad8:	6419      	str	r1, [r3, #64]	; 0x40
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ae2:	201e      	movs	r0, #30
 8003ae4:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ae6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ae8:	f7fd fa2e 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003aec:	201e      	movs	r0, #30
 8003aee:	e7e5      	b.n	8003abc <HAL_TIM_Base_MspInit+0x2c>
 8003af0:	40000400 	.word	0x40000400
 8003af4:	40023800 	.word	0x40023800
 8003af8:	40000800 	.word	0x40000800

08003afc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003afc:	b530      	push	{r4, r5, lr}
 8003afe:	4604      	mov	r4, r0
 8003b00:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b02:	2214      	movs	r2, #20
 8003b04:	2100      	movs	r1, #0
 8003b06:	a803      	add	r0, sp, #12
 8003b08:	f000 fa48 	bl	8003f9c <memset>
  if(htim->Instance==TIM4)
 8003b0c:	6822      	ldr	r2, [r4, #0]
 8003b0e:	4b18      	ldr	r3, [pc, #96]	; (8003b70 <HAL_TIM_MspPostInit+0x74>)
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d12a      	bne.n	8003b6a <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b14:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8003b18:	2500      	movs	r5, #0
 8003b1a:	9501      	str	r5, [sp, #4]
 8003b1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b1e:	4815      	ldr	r0, [pc, #84]	; (8003b74 <HAL_TIM_MspPostInit+0x78>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b20:	f042 0208 	orr.w	r2, r2, #8
 8003b24:	631a      	str	r2, [r3, #48]	; 0x30
 8003b26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b28:	f002 0208 	and.w	r2, r2, #8
 8003b2c:	9201      	str	r2, [sp, #4]
 8003b2e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b30:	9502      	str	r5, [sp, #8]
 8003b32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b34:	f042 0202 	orr.w	r2, r2, #2
 8003b38:	631a      	str	r2, [r3, #48]	; 0x30
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b42:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b44:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b46:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003b48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b4c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003b4e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003b50:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b52:	f7fd fa61 	bl	8001018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003b56:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b58:	a903      	add	r1, sp, #12
 8003b5a:	4807      	ldr	r0, [pc, #28]	; (8003b78 <HAL_TIM_MspPostInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003b5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b60:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b62:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003b64:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b66:	f7fd fa57 	bl	8001018 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003b6a:	b009      	add	sp, #36	; 0x24
 8003b6c:	bd30      	pop	{r4, r5, pc}
 8003b6e:	bf00      	nop
 8003b70:	40000800 	.word	0x40000800
 8003b74:	40020c00 	.word	0x40020c00
 8003b78:	40020400 	.word	0x40020400

08003b7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b7c:	b510      	push	{r4, lr}
 8003b7e:	4604      	mov	r4, r0
 8003b80:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b82:	2214      	movs	r2, #20
 8003b84:	2100      	movs	r1, #0
 8003b86:	a803      	add	r0, sp, #12
 8003b88:	f000 fa08 	bl	8003f9c <memset>
  if(huart->Instance==USART2)
 8003b8c:	6822      	ldr	r2, [r4, #0]
 8003b8e:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <HAL_UART_MspInit+0x78>)
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d12c      	bne.n	8003bee <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b94:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8003b98:	2400      	movs	r4, #0
 8003b9a:	9401      	str	r4, [sp, #4]
 8003b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9e:	4816      	ldr	r0, [pc, #88]	; (8003bf8 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ba0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40
 8003ba6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003bac:	9201      	str	r2, [sp, #4]
 8003bae:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb0:	9402      	str	r4, [sp, #8]
 8003bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bb4:	f042 0201 	orr.w	r2, r2, #1
 8003bb8:	631a      	str	r2, [r3, #48]	; 0x30
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	9302      	str	r3, [sp, #8]
 8003bc2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003bc4:	230c      	movs	r3, #12
 8003bc6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc8:	2302      	movs	r3, #2
 8003bca:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bd4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003bd6:	2307      	movs	r3, #7
 8003bd8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bda:	f7fd fa1d 	bl	8001018 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003bde:	2026      	movs	r0, #38	; 0x26
 8003be0:	4622      	mov	r2, r4
 8003be2:	4621      	mov	r1, r4
 8003be4:	f7fd f9b0 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003be8:	2026      	movs	r0, #38	; 0x26
 8003bea:	f7fd f9e1 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003bee:	b008      	add	sp, #32
 8003bf0:	bd10      	pop	{r4, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40004400 	.word	0x40004400
 8003bf8:	40020000 	.word	0x40020000

08003bfc <NMI_Handler>:
 8003bfc:	4770      	bx	lr

08003bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bfe:	e7fe      	b.n	8003bfe <HardFault_Handler>

08003c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c00:	e7fe      	b.n	8003c00 <MemManage_Handler>

08003c02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c02:	e7fe      	b.n	8003c02 <BusFault_Handler>

08003c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c04:	e7fe      	b.n	8003c04 <UsageFault_Handler>

08003c06 <SVC_Handler>:
 8003c06:	4770      	bx	lr

08003c08 <DebugMon_Handler>:
 8003c08:	4770      	bx	lr

08003c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c0a:	4770      	bx	lr

08003c0c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c0c:	f7fd b978 	b.w	8000f00 <HAL_IncTick>

08003c10 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003c10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003c12:	2001      	movs	r0, #1
 8003c14:	f7fd faf0 	bl	80011f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8003c18:	2101      	movs	r1, #1
 8003c1a:	4806      	ldr	r0, [pc, #24]	; (8003c34 <EXTI0_IRQHandler+0x24>)
 8003c1c:	f7fd fae7 	bl	80011ee <HAL_GPIO_TogglePin>
  HAL_UART_Transmit(&huart2, "INTERRUPT", 9, 200);
 8003c20:	23c8      	movs	r3, #200	; 0xc8
 8003c22:	2209      	movs	r2, #9
 8003c24:	4904      	ldr	r1, [pc, #16]	; (8003c38 <EXTI0_IRQHandler+0x28>)
 8003c26:	4805      	ldr	r0, [pc, #20]	; (8003c3c <EXTI0_IRQHandler+0x2c>)
 8003c28:	f7ff f84e 	bl	8002cc8 <HAL_UART_Transmit>
  estado=0;
 8003c2c:	4b04      	ldr	r3, [pc, #16]	; (8003c40 <EXTI0_IRQHandler+0x30>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	bd08      	pop	{r3, pc}
 8003c34:	40020400 	.word	0x40020400
 8003c38:	08005929 	.word	0x08005929
 8003c3c:	20005034 	.word	0x20005034
 8003c40:	20000090 	.word	0x20000090

08003c44 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003c44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003c46:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003c4a:	f7fd fad5 	bl	80011f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  if(FC_der()){
 8003c4e:	f7ff fea1 	bl	8003994 <FC_der>
 8003c52:	b1e0      	cbz	r0, 8003c8e <EXTI9_5_IRQHandler+0x4a>
  if((estado==0) || (estado==1)){
 8003c54:	4c0e      	ldr	r4, [pc, #56]	; (8003c90 <EXTI9_5_IRQHandler+0x4c>)
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d80d      	bhi.n	8003c78 <EXTI9_5_IRQHandler+0x34>
  posActual=0;
 8003c5c:	4b0d      	ldr	r3, [pc, #52]	; (8003c94 <EXTI9_5_IRQHandler+0x50>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003c5e:	480e      	ldr	r0, [pc, #56]	; (8003c98 <EXTI9_5_IRQHandler+0x54>)
  posActual=0;
 8003c60:	2200      	movs	r2, #0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003c62:	2110      	movs	r1, #16
  posActual=0;
 8003c64:	601a      	str	r2, [r3, #0]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8003c66:	f7fd fabd 	bl	80011e4 <HAL_GPIO_WritePin>
  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_15);
 8003c6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c6e:	480b      	ldr	r0, [pc, #44]	; (8003c9c <EXTI9_5_IRQHandler+0x58>)
 8003c70:	f7fd fabd 	bl	80011ee <HAL_GPIO_TogglePin>
 // HAL_UART_Transmit(&huart2, (uint8_t*)";  FC1  ;", 9, 200);
  estado=1;
 8003c74:	2301      	movs	r3, #1
 8003c76:	6023      	str	r3, [r4, #0]
  }
  if(estado!=0 && estado!=1){
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d907      	bls.n	8003c8e <EXTI9_5_IRQHandler+0x4a>
	  		estado=0;
 8003c7e:	2200      	movs	r2, #0
 8003c80:	6022      	str	r2, [r4, #0]
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003c82:	2101      	movs	r1, #1
 8003c84:	4806      	ldr	r0, [pc, #24]	; (8003ca0 <EXTI9_5_IRQHandler+0x5c>)
	 	//	  HAL_UART_Transmit(&huart2, (uint8_t*)";  FC2  ;", 9, 200);
	  }

  /* USER CODE END EXTI9_5_IRQn 1 */
}}
 8003c86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003c8a:	f7fd baab 	b.w	80011e4 <HAL_GPIO_WritePin>
 8003c8e:	bd10      	pop	{r4, pc}
 8003c90:	20000090 	.word	0x20000090
 8003c94:	20000094 	.word	0x20000094
 8003c98:	40020800 	.word	0x40020800
 8003c9c:	40020c00 	.word	0x40020c00
 8003ca0:	40020400 	.word	0x40020400

08003ca4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003ca4:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */
	char info[50];
	//sprintf(info, "posAct: %d\n",posActual);
	//HAL_UART_Transmit(&huart2, (uint8_t*)info, strlen(info), 200);
	if(estado==5){
 8003ca6:	4b21      	ldr	r3, [pc, #132]	; (8003d2c <TIM3_IRQHandler+0x88>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b05      	cmp	r3, #5
 8003cac:	d139      	bne.n	8003d22 <TIM3_IRQHandler+0x7e>
	if (actualVel>999){
 8003cae:	4c20      	ldr	r4, [pc, #128]	; (8003d30 <TIM3_IRQHandler+0x8c>)
		actualVel=0;
	}
	if(periodos[actualVel]<0){
 8003cb0:	4d20      	ldr	r5, [pc, #128]	; (8003d34 <TIM3_IRQHandler+0x90>)
	if (actualVel>999){
 8003cb2:	6823      	ldr	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4, GPIO_PIN_RESET);
	}
	else{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4, GPIO_PIN_SET);
 8003cb4:	4820      	ldr	r0, [pc, #128]	; (8003d38 <TIM3_IRQHandler+0x94>)
	if (actualVel>999){
 8003cb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		actualVel=0;
 8003cba:	bfa4      	itt	ge
 8003cbc:	2300      	movge	r3, #0
 8003cbe:	6023      	strge	r3, [r4, #0]
	if(periodos[actualVel]<0){
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003cc6:	2b00      	cmp	r3, #0
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4, GPIO_PIN_RESET);
 8003cc8:	bfb4      	ite	lt
 8003cca:	2200      	movlt	r2, #0
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4, GPIO_PIN_SET);
 8003ccc:	2201      	movge	r2, #1
 8003cce:	2110      	movs	r1, #16
 8003cd0:	f7fd fa88 	bl	80011e4 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_15);
 8003cd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cd8:	4818      	ldr	r0, [pc, #96]	; (8003d3c <TIM3_IRQHandler+0x98>)
 8003cda:	f7fd fa88 	bl	80011ee <HAL_GPIO_TogglePin>
	//sprintf(info, "velAct: %d\n",periodos[actualVel]);
	//HAL_UART_Transmit(&huart2, (uint8_t*)info, strlen(info), 200);
	posicionesActPulsos[actualVel]=posActual;
 8003cde:	4b18      	ldr	r3, [pc, #96]	; (8003d40 <TIM3_IRQHandler+0x9c>)
 8003ce0:	6822      	ldr	r2, [r4, #0]
 8003ce2:	6819      	ldr	r1, [r3, #0]
 8003ce4:	4b17      	ldr	r3, [pc, #92]	; (8003d44 <TIM3_IRQHandler+0xa0>)
 8003ce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	periodosreales[actualVel]=TIM4->ARR;
 8003cea:	4a17      	ldr	r2, [pc, #92]	; (8003d48 <TIM3_IRQHandler+0xa4>)
 8003cec:	6821      	ldr	r1, [r4, #0]
 8003cee:	4b17      	ldr	r3, [pc, #92]	; (8003d4c <TIM3_IRQHandler+0xa8>)
 8003cf0:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8003cf2:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
	TIM4->CNT=0;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	6253      	str	r3, [r2, #36]	; 0x24
	TIM4->CCR1=(uint)(abs((periodos[actualVel]/2)));
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	2102      	movs	r1, #2
 8003cfe:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003d02:	fb93 f3f1 	sdiv	r3, r3, r1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bfb8      	it	lt
 8003d0a:	425b      	neglt	r3, r3
 8003d0c:	6353      	str	r3, [r2, #52]	; 0x34
	TIM4->ARR=(uint)abs(periodos[actualVel]);
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	bfb8      	it	lt
 8003d18:	425b      	neglt	r3, r3
 8003d1a:	62d3      	str	r3, [r2, #44]	; 0x2c

	//__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_1,((abs(periodos[actualVel]))/2)-1);
	actualVel++;
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	6023      	str	r3, [r4, #0]
	}

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003d22:	480b      	ldr	r0, [pc, #44]	; (8003d50 <TIM3_IRQHandler+0xac>)
  /* USER CODE BEGIN TIM3_IRQn 1 */
  /* USER CODE END TIM3_IRQn 1 */
}
 8003d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_IRQHandler(&htim3);
 8003d28:	f7fe bb83 	b.w	8002432 <HAL_TIM_IRQHandler>
 8003d2c:	20000090 	.word	0x20000090
 8003d30:	200000a4 	.word	0x200000a4
 8003d34:	20002140 	.word	0x20002140
 8003d38:	40020800 	.word	0x40020800
 8003d3c:	40020c00 	.word	0x40020c00
 8003d40:	20000094 	.word	0x20000094
 8003d44:	200030e0 	.word	0x200030e0
 8003d48:	40000800 	.word	0x40000800
 8003d4c:	20006028 	.word	0x20006028
 8003d50:	20002100 	.word	0x20002100

08003d54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003d54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

	if (HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4) == GPIO_PIN_RESET){
 8003d56:	2110      	movs	r1, #16
 8003d58:	4825      	ldr	r0, [pc, #148]	; (8003df0 <TIM4_IRQHandler+0x9c>)
 8003d5a:	f7fd fa3d 	bl	80011d8 <HAL_GPIO_ReadPin>
 8003d5e:	b918      	cbnz	r0, 8003d68 <TIM4_IRQHandler+0x14>
		posActual--;
 8003d60:	4a24      	ldr	r2, [pc, #144]	; (8003df4 <TIM4_IRQHandler+0xa0>)
 8003d62:	6813      	ldr	r3, [r2, #0]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	6013      	str	r3, [r2, #0]
	}
	if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4) == GPIO_PIN_SET){
 8003d68:	2110      	movs	r1, #16
 8003d6a:	4821      	ldr	r0, [pc, #132]	; (8003df0 <TIM4_IRQHandler+0x9c>)
		posActual++;
	}
	if ((estado==2) && (posCentral==posActual)){
 8003d6c:	4c22      	ldr	r4, [pc, #136]	; (8003df8 <TIM4_IRQHandler+0xa4>)
	if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_4) == GPIO_PIN_SET){
 8003d6e:	f7fd fa33 	bl	80011d8 <HAL_GPIO_ReadPin>
 8003d72:	2801      	cmp	r0, #1
		posActual++;
 8003d74:	bf01      	itttt	eq
 8003d76:	4a1f      	ldreq	r2, [pc, #124]	; (8003df4 <TIM4_IRQHandler+0xa0>)
 8003d78:	6813      	ldreq	r3, [r2, #0]
 8003d7a:	3301      	addeq	r3, #1
 8003d7c:	6013      	streq	r3, [r2, #0]
	if ((estado==2) && (posCentral==posActual)){
 8003d7e:	6823      	ldr	r3, [r4, #0]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d117      	bne.n	8003db4 <TIM4_IRQHandler+0x60>
 8003d84:	4b1d      	ldr	r3, [pc, #116]	; (8003dfc <TIM4_IRQHandler+0xa8>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <TIM4_IRQHandler+0xa0>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d111      	bne.n	8003db4 <TIM4_IRQHandler+0x60>
		HAL_TIM_Base_Stop_IT(&htim3);
 8003d90:	481b      	ldr	r0, [pc, #108]	; (8003e00 <TIM4_IRQHandler+0xac>)
 8003d92:	f7fe fa79 	bl	8002288 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim4,TIM_CHANNEL_1);
 8003d96:	2100      	movs	r1, #0
 8003d98:	481a      	ldr	r0, [pc, #104]	; (8003e04 <TIM4_IRQHandler+0xb0>)
 8003d9a:	f7fe fda5 	bl	80028e8 <HAL_TIM_PWM_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim4);
 8003d9e:	4819      	ldr	r0, [pc, #100]	; (8003e04 <TIM4_IRQHandler+0xb0>)
 8003da0:	f7fe fa72 	bl	8002288 <HAL_TIM_Base_Stop_IT>
		estado=3;
 8003da4:	2303      	movs	r3, #3
 8003da6:	6023      	str	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)"home finished\n", 14, 200);
 8003da8:	220e      	movs	r2, #14
 8003daa:	23c8      	movs	r3, #200	; 0xc8
 8003dac:	4916      	ldr	r1, [pc, #88]	; (8003e08 <TIM4_IRQHandler+0xb4>)
 8003dae:	4817      	ldr	r0, [pc, #92]	; (8003e0c <TIM4_IRQHandler+0xb8>)
 8003db0:	f7fe ff8a 	bl	8002cc8 <HAL_UART_Transmit>
		//HAL_GPIO_WritePin(GPIOD,GPIO_PIN_14,GPIO_PIN_RESET);
		}
	if (estado==4){
 8003db4:	6823      	ldr	r3, [r4, #0]
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d110      	bne.n	8003ddc <TIM4_IRQHandler+0x88>
		if (posHome == posActual){
 8003dba:	4b15      	ldr	r3, [pc, #84]	; (8003e10 <TIM4_IRQHandler+0xbc>)
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <TIM4_IRQHandler+0xa0>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d10a      	bne.n	8003ddc <TIM4_IRQHandler+0x88>
			actualVel=0;
 8003dc6:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <TIM4_IRQHandler+0xc0>)
			estado=5;
			HAL_UART_Transmit(&huart2, (uint8_t*)"home finished\n", 14, 200);
 8003dc8:	490f      	ldr	r1, [pc, #60]	; (8003e08 <TIM4_IRQHandler+0xb4>)
 8003dca:	4810      	ldr	r0, [pc, #64]	; (8003e0c <TIM4_IRQHandler+0xb8>)
			actualVel=0;
 8003dcc:	2200      	movs	r2, #0
 8003dce:	601a      	str	r2, [r3, #0]
			estado=5;
 8003dd0:	2305      	movs	r3, #5
 8003dd2:	6023      	str	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)"home finished\n", 14, 200);
 8003dd4:	220e      	movs	r2, #14
 8003dd6:	23c8      	movs	r3, #200	; 0xc8
 8003dd8:	f7fe ff76 	bl	8002cc8 <HAL_UART_Transmit>
			}
		}
	HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_15);
 8003ddc:	480e      	ldr	r0, [pc, #56]	; (8003e18 <TIM4_IRQHandler+0xc4>)
 8003dde:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003de2:	f7fd fa04 	bl	80011ee <HAL_GPIO_TogglePin>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003de6:	4807      	ldr	r0, [pc, #28]	; (8003e04 <TIM4_IRQHandler+0xb0>)
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_TIM_IRQHandler(&htim4);
 8003dec:	f7fe bb21 	b.w	8002432 <HAL_TIM_IRQHandler>
 8003df0:	40020800 	.word	0x40020800
 8003df4:	20000094 	.word	0x20000094
 8003df8:	20000090 	.word	0x20000090
 8003dfc:	20000098 	.word	0x20000098
 8003e00:	20002100 	.word	0x20002100
 8003e04:	200010c0 	.word	0x200010c0
 8003e08:	08005933 	.word	0x08005933
 8003e0c:	20005034 	.word	0x20005034
 8003e10:	2000009c 	.word	0x2000009c
 8003e14:	200000a4 	.word	0x200000a4
 8003e18:	40020c00 	.word	0x40020c00

08003e1c <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003e1c:	4801      	ldr	r0, [pc, #4]	; (8003e24 <I2C2_EV_IRQHandler+0x8>)
 8003e1e:	f7fd bb03 	b.w	8001428 <HAL_I2C_EV_IRQHandler>
 8003e22:	bf00      	nop
 8003e24:	2000110c 	.word	0x2000110c

08003e28 <I2C2_ER_IRQHandler>:
void I2C2_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003e28:	4801      	ldr	r0, [pc, #4]	; (8003e30 <I2C2_ER_IRQHandler+0x8>)
 8003e2a:	f7fd be67 	b.w	8001afc <HAL_I2C_ER_IRQHandler>
 8003e2e:	bf00      	nop
 8003e30:	2000110c 	.word	0x2000110c

08003e34 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003e34:	4801      	ldr	r0, [pc, #4]	; (8003e3c <USART2_IRQHandler+0x8>)
 8003e36:	f7ff b805 	b.w	8002e44 <HAL_UART_IRQHandler>
 8003e3a:	bf00      	nop
 8003e3c:	20005034 	.word	0x20005034

08003e40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003e40:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003e42:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003e46:	f7fd f9d7 	bl	80011f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  if(FC_izq()){
 8003e4a:	f7ff fdaf 	bl	80039ac <FC_izq>
 8003e4e:	b310      	cbz	r0, 8003e96 <EXTI15_10_IRQHandler+0x56>
	 if(estado==1){
 8003e50:	4c11      	ldr	r4, [pc, #68]	; (8003e98 <EXTI15_10_IRQHandler+0x58>)
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	2a01      	cmp	r2, #1
 8003e56:	d112      	bne.n	8003e7e <EXTI15_10_IRQHandler+0x3e>
		  posMax=posActual;
 8003e58:	4b10      	ldr	r3, [pc, #64]	; (8003e9c <EXTI15_10_IRQHandler+0x5c>)
 8003e5a:	4911      	ldr	r1, [pc, #68]	; (8003ea0 <EXTI15_10_IRQHandler+0x60>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	600b      	str	r3, [r1, #0]
		  posCentral=posMax/2;
 8003e60:	4910      	ldr	r1, [pc, #64]	; (8003ea4 <EXTI15_10_IRQHandler+0x64>)
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003e62:	4811      	ldr	r0, [pc, #68]	; (8003ea8 <EXTI15_10_IRQHandler+0x68>)
		  posCentral=posMax/2;
 8003e64:	2502      	movs	r5, #2
 8003e66:	fb93 f3f5 	sdiv	r3, r3, r5
 8003e6a:	600b      	str	r3, [r1, #0]
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 8003e6c:	2110      	movs	r1, #16
 8003e6e:	f7fd f9b9 	bl	80011e4 <HAL_GPIO_WritePin>
		  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 8003e72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e76:	480d      	ldr	r0, [pc, #52]	; (8003eac <EXTI15_10_IRQHandler+0x6c>)
 8003e78:	f7fd f9b9 	bl	80011ee <HAL_GPIO_TogglePin>
		  estado=2;
 8003e7c:	6025      	str	r5, [r4, #0]
	//	  HAL_UART_Transmit(&huart2, (uint8_t*)";  FC2  ;", 9, 200);
	  }
	 if(estado==3 || estado==4 || estado==5 || estado==6){
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	3b03      	subs	r3, #3
 8003e82:	2b03      	cmp	r3, #3
 8003e84:	d807      	bhi.n	8003e96 <EXTI15_10_IRQHandler+0x56>
	  		estado=0;
 8003e86:	2200      	movs	r2, #0
 8003e88:	6022      	str	r2, [r4, #0]
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003e8a:	2101      	movs	r1, #1
 8003e8c:	4808      	ldr	r0, [pc, #32]	; (8003eb0 <EXTI15_10_IRQHandler+0x70>)

	 	  }
  }

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003e92:	f7fd b9a7 	b.w	80011e4 <HAL_GPIO_WritePin>
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	20000090 	.word	0x20000090
 8003e9c:	20000094 	.word	0x20000094
 8003ea0:	200000a0 	.word	0x200000a0
 8003ea4:	20000098 	.word	0x20000098
 8003ea8:	40020800 	.word	0x40020800
 8003eac:	40020c00 	.word	0x40020c00
 8003eb0:	40020400 	.word	0x40020400

08003eb4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003eb4:	490f      	ldr	r1, [pc, #60]	; (8003ef4 <SystemInit+0x40>)
 8003eb6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003eba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ec2:	4b0d      	ldr	r3, [pc, #52]	; (8003ef8 <SystemInit+0x44>)
 8003ec4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ec6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8003ec8:	f042 0201 	orr.w	r2, r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003ece:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003ed6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003eda:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003edc:	4a07      	ldr	r2, [pc, #28]	; (8003efc <SystemInit+0x48>)
 8003ede:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ee6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003ee8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003eea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003eee:	608b      	str	r3, [r1, #8]
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	e000ed00 	.word	0xe000ed00
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	24003010 	.word	0x24003010

08003f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003f04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f06:	e003      	b.n	8003f10 <LoopCopyDataInit>

08003f08 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f08:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003f0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f0e:	3104      	adds	r1, #4

08003f10 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f10:	480b      	ldr	r0, [pc, #44]	; (8003f40 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003f12:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003f14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f18:	d3f6      	bcc.n	8003f08 <CopyDataInit>
  ldr  r2, =_sbss
 8003f1a:	4a0b      	ldr	r2, [pc, #44]	; (8003f48 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003f1c:	e002      	b.n	8003f24 <LoopFillZerobss>

08003f1e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003f1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003f20:	f842 3b04 	str.w	r3, [r2], #4

08003f24 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003f24:	4b09      	ldr	r3, [pc, #36]	; (8003f4c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003f26:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003f28:	d3f9      	bcc.n	8003f1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003f2a:	f7ff ffc3 	bl	8003eb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f2e:	f000 f811 	bl	8003f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f32:	f7ff fb7b 	bl	800362c <main>
  bx  lr    
 8003f36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f38:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003f3c:	08005b78 	.word	0x08005b78
  ldr  r0, =_sdata
 8003f40:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003f44:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003f48:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003f4c:	20006fd0 	.word	0x20006fd0

08003f50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f50:	e7fe      	b.n	8003f50 <ADC_IRQHandler>
	...

08003f54 <__libc_init_array>:
 8003f54:	b570      	push	{r4, r5, r6, lr}
 8003f56:	4e0d      	ldr	r6, [pc, #52]	; (8003f8c <__libc_init_array+0x38>)
 8003f58:	4c0d      	ldr	r4, [pc, #52]	; (8003f90 <__libc_init_array+0x3c>)
 8003f5a:	1ba4      	subs	r4, r4, r6
 8003f5c:	10a4      	asrs	r4, r4, #2
 8003f5e:	2500      	movs	r5, #0
 8003f60:	42a5      	cmp	r5, r4
 8003f62:	d109      	bne.n	8003f78 <__libc_init_array+0x24>
 8003f64:	4e0b      	ldr	r6, [pc, #44]	; (8003f94 <__libc_init_array+0x40>)
 8003f66:	4c0c      	ldr	r4, [pc, #48]	; (8003f98 <__libc_init_array+0x44>)
 8003f68:	f001 fc90 	bl	800588c <_init>
 8003f6c:	1ba4      	subs	r4, r4, r6
 8003f6e:	10a4      	asrs	r4, r4, #2
 8003f70:	2500      	movs	r5, #0
 8003f72:	42a5      	cmp	r5, r4
 8003f74:	d105      	bne.n	8003f82 <__libc_init_array+0x2e>
 8003f76:	bd70      	pop	{r4, r5, r6, pc}
 8003f78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f7c:	4798      	blx	r3
 8003f7e:	3501      	adds	r5, #1
 8003f80:	e7ee      	b.n	8003f60 <__libc_init_array+0xc>
 8003f82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003f86:	4798      	blx	r3
 8003f88:	3501      	adds	r5, #1
 8003f8a:	e7f2      	b.n	8003f72 <__libc_init_array+0x1e>
 8003f8c:	08005b70 	.word	0x08005b70
 8003f90:	08005b70 	.word	0x08005b70
 8003f94:	08005b70 	.word	0x08005b70
 8003f98:	08005b74 	.word	0x08005b74

08003f9c <memset>:
 8003f9c:	4402      	add	r2, r0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d100      	bne.n	8003fa6 <memset+0xa>
 8003fa4:	4770      	bx	lr
 8003fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8003faa:	e7f9      	b.n	8003fa0 <memset+0x4>

08003fac <siprintf>:
 8003fac:	b40e      	push	{r1, r2, r3}
 8003fae:	b500      	push	{lr}
 8003fb0:	b09c      	sub	sp, #112	; 0x70
 8003fb2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003fb6:	ab1d      	add	r3, sp, #116	; 0x74
 8003fb8:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003fbc:	9002      	str	r0, [sp, #8]
 8003fbe:	9006      	str	r0, [sp, #24]
 8003fc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003fc4:	480a      	ldr	r0, [pc, #40]	; (8003ff0 <siprintf+0x44>)
 8003fc6:	9104      	str	r1, [sp, #16]
 8003fc8:	9107      	str	r1, [sp, #28]
 8003fca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fd2:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003fd6:	6800      	ldr	r0, [r0, #0]
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	a902      	add	r1, sp, #8
 8003fdc:	f000 f866 	bl	80040ac <_svfiprintf_r>
 8003fe0:	9b02      	ldr	r3, [sp, #8]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
 8003fe6:	b01c      	add	sp, #112	; 0x70
 8003fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fec:	b003      	add	sp, #12
 8003fee:	4770      	bx	lr
 8003ff0:	20000010 	.word	0x20000010

08003ff4 <__ssputs_r>:
 8003ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ff8:	688e      	ldr	r6, [r1, #8]
 8003ffa:	429e      	cmp	r6, r3
 8003ffc:	4682      	mov	sl, r0
 8003ffe:	460c      	mov	r4, r1
 8004000:	4691      	mov	r9, r2
 8004002:	4698      	mov	r8, r3
 8004004:	d835      	bhi.n	8004072 <__ssputs_r+0x7e>
 8004006:	898a      	ldrh	r2, [r1, #12]
 8004008:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800400c:	d031      	beq.n	8004072 <__ssputs_r+0x7e>
 800400e:	6825      	ldr	r5, [r4, #0]
 8004010:	6909      	ldr	r1, [r1, #16]
 8004012:	1a6f      	subs	r7, r5, r1
 8004014:	6965      	ldr	r5, [r4, #20]
 8004016:	2302      	movs	r3, #2
 8004018:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800401c:	fb95 f5f3 	sdiv	r5, r5, r3
 8004020:	f108 0301 	add.w	r3, r8, #1
 8004024:	443b      	add	r3, r7
 8004026:	429d      	cmp	r5, r3
 8004028:	bf38      	it	cc
 800402a:	461d      	movcc	r5, r3
 800402c:	0553      	lsls	r3, r2, #21
 800402e:	d531      	bpl.n	8004094 <__ssputs_r+0xa0>
 8004030:	4629      	mov	r1, r5
 8004032:	f000 fb39 	bl	80046a8 <_malloc_r>
 8004036:	4606      	mov	r6, r0
 8004038:	b950      	cbnz	r0, 8004050 <__ssputs_r+0x5c>
 800403a:	230c      	movs	r3, #12
 800403c:	f8ca 3000 	str.w	r3, [sl]
 8004040:	89a3      	ldrh	r3, [r4, #12]
 8004042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004046:	81a3      	strh	r3, [r4, #12]
 8004048:	f04f 30ff 	mov.w	r0, #4294967295
 800404c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004050:	463a      	mov	r2, r7
 8004052:	6921      	ldr	r1, [r4, #16]
 8004054:	f000 fab4 	bl	80045c0 <memcpy>
 8004058:	89a3      	ldrh	r3, [r4, #12]
 800405a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800405e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004062:	81a3      	strh	r3, [r4, #12]
 8004064:	6126      	str	r6, [r4, #16]
 8004066:	6165      	str	r5, [r4, #20]
 8004068:	443e      	add	r6, r7
 800406a:	1bed      	subs	r5, r5, r7
 800406c:	6026      	str	r6, [r4, #0]
 800406e:	60a5      	str	r5, [r4, #8]
 8004070:	4646      	mov	r6, r8
 8004072:	4546      	cmp	r6, r8
 8004074:	bf28      	it	cs
 8004076:	4646      	movcs	r6, r8
 8004078:	4632      	mov	r2, r6
 800407a:	4649      	mov	r1, r9
 800407c:	6820      	ldr	r0, [r4, #0]
 800407e:	f000 faaa 	bl	80045d6 <memmove>
 8004082:	68a3      	ldr	r3, [r4, #8]
 8004084:	1b9b      	subs	r3, r3, r6
 8004086:	60a3      	str	r3, [r4, #8]
 8004088:	6823      	ldr	r3, [r4, #0]
 800408a:	441e      	add	r6, r3
 800408c:	6026      	str	r6, [r4, #0]
 800408e:	2000      	movs	r0, #0
 8004090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004094:	462a      	mov	r2, r5
 8004096:	f000 fb65 	bl	8004764 <_realloc_r>
 800409a:	4606      	mov	r6, r0
 800409c:	2800      	cmp	r0, #0
 800409e:	d1e1      	bne.n	8004064 <__ssputs_r+0x70>
 80040a0:	6921      	ldr	r1, [r4, #16]
 80040a2:	4650      	mov	r0, sl
 80040a4:	f000 fab2 	bl	800460c <_free_r>
 80040a8:	e7c7      	b.n	800403a <__ssputs_r+0x46>
	...

080040ac <_svfiprintf_r>:
 80040ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b0:	b09d      	sub	sp, #116	; 0x74
 80040b2:	4680      	mov	r8, r0
 80040b4:	9303      	str	r3, [sp, #12]
 80040b6:	898b      	ldrh	r3, [r1, #12]
 80040b8:	061c      	lsls	r4, r3, #24
 80040ba:	460d      	mov	r5, r1
 80040bc:	4616      	mov	r6, r2
 80040be:	d50f      	bpl.n	80040e0 <_svfiprintf_r+0x34>
 80040c0:	690b      	ldr	r3, [r1, #16]
 80040c2:	b96b      	cbnz	r3, 80040e0 <_svfiprintf_r+0x34>
 80040c4:	2140      	movs	r1, #64	; 0x40
 80040c6:	f000 faef 	bl	80046a8 <_malloc_r>
 80040ca:	6028      	str	r0, [r5, #0]
 80040cc:	6128      	str	r0, [r5, #16]
 80040ce:	b928      	cbnz	r0, 80040dc <_svfiprintf_r+0x30>
 80040d0:	230c      	movs	r3, #12
 80040d2:	f8c8 3000 	str.w	r3, [r8]
 80040d6:	f04f 30ff 	mov.w	r0, #4294967295
 80040da:	e0c5      	b.n	8004268 <_svfiprintf_r+0x1bc>
 80040dc:	2340      	movs	r3, #64	; 0x40
 80040de:	616b      	str	r3, [r5, #20]
 80040e0:	2300      	movs	r3, #0
 80040e2:	9309      	str	r3, [sp, #36]	; 0x24
 80040e4:	2320      	movs	r3, #32
 80040e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040ea:	2330      	movs	r3, #48	; 0x30
 80040ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80040f0:	f04f 0b01 	mov.w	fp, #1
 80040f4:	4637      	mov	r7, r6
 80040f6:	463c      	mov	r4, r7
 80040f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d13c      	bne.n	800417a <_svfiprintf_r+0xce>
 8004100:	ebb7 0a06 	subs.w	sl, r7, r6
 8004104:	d00b      	beq.n	800411e <_svfiprintf_r+0x72>
 8004106:	4653      	mov	r3, sl
 8004108:	4632      	mov	r2, r6
 800410a:	4629      	mov	r1, r5
 800410c:	4640      	mov	r0, r8
 800410e:	f7ff ff71 	bl	8003ff4 <__ssputs_r>
 8004112:	3001      	adds	r0, #1
 8004114:	f000 80a3 	beq.w	800425e <_svfiprintf_r+0x1b2>
 8004118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800411a:	4453      	add	r3, sl
 800411c:	9309      	str	r3, [sp, #36]	; 0x24
 800411e:	783b      	ldrb	r3, [r7, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 809c 	beq.w	800425e <_svfiprintf_r+0x1b2>
 8004126:	2300      	movs	r3, #0
 8004128:	f04f 32ff 	mov.w	r2, #4294967295
 800412c:	9304      	str	r3, [sp, #16]
 800412e:	9307      	str	r3, [sp, #28]
 8004130:	9205      	str	r2, [sp, #20]
 8004132:	9306      	str	r3, [sp, #24]
 8004134:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004138:	931a      	str	r3, [sp, #104]	; 0x68
 800413a:	2205      	movs	r2, #5
 800413c:	7821      	ldrb	r1, [r4, #0]
 800413e:	4850      	ldr	r0, [pc, #320]	; (8004280 <_svfiprintf_r+0x1d4>)
 8004140:	f7fc f84e 	bl	80001e0 <memchr>
 8004144:	1c67      	adds	r7, r4, #1
 8004146:	9b04      	ldr	r3, [sp, #16]
 8004148:	b9d8      	cbnz	r0, 8004182 <_svfiprintf_r+0xd6>
 800414a:	06d9      	lsls	r1, r3, #27
 800414c:	bf44      	itt	mi
 800414e:	2220      	movmi	r2, #32
 8004150:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004154:	071a      	lsls	r2, r3, #28
 8004156:	bf44      	itt	mi
 8004158:	222b      	movmi	r2, #43	; 0x2b
 800415a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800415e:	7822      	ldrb	r2, [r4, #0]
 8004160:	2a2a      	cmp	r2, #42	; 0x2a
 8004162:	d016      	beq.n	8004192 <_svfiprintf_r+0xe6>
 8004164:	9a07      	ldr	r2, [sp, #28]
 8004166:	2100      	movs	r1, #0
 8004168:	200a      	movs	r0, #10
 800416a:	4627      	mov	r7, r4
 800416c:	3401      	adds	r4, #1
 800416e:	783b      	ldrb	r3, [r7, #0]
 8004170:	3b30      	subs	r3, #48	; 0x30
 8004172:	2b09      	cmp	r3, #9
 8004174:	d951      	bls.n	800421a <_svfiprintf_r+0x16e>
 8004176:	b1c9      	cbz	r1, 80041ac <_svfiprintf_r+0x100>
 8004178:	e011      	b.n	800419e <_svfiprintf_r+0xf2>
 800417a:	2b25      	cmp	r3, #37	; 0x25
 800417c:	d0c0      	beq.n	8004100 <_svfiprintf_r+0x54>
 800417e:	4627      	mov	r7, r4
 8004180:	e7b9      	b.n	80040f6 <_svfiprintf_r+0x4a>
 8004182:	4a3f      	ldr	r2, [pc, #252]	; (8004280 <_svfiprintf_r+0x1d4>)
 8004184:	1a80      	subs	r0, r0, r2
 8004186:	fa0b f000 	lsl.w	r0, fp, r0
 800418a:	4318      	orrs	r0, r3
 800418c:	9004      	str	r0, [sp, #16]
 800418e:	463c      	mov	r4, r7
 8004190:	e7d3      	b.n	800413a <_svfiprintf_r+0x8e>
 8004192:	9a03      	ldr	r2, [sp, #12]
 8004194:	1d11      	adds	r1, r2, #4
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	9103      	str	r1, [sp, #12]
 800419a:	2a00      	cmp	r2, #0
 800419c:	db01      	blt.n	80041a2 <_svfiprintf_r+0xf6>
 800419e:	9207      	str	r2, [sp, #28]
 80041a0:	e004      	b.n	80041ac <_svfiprintf_r+0x100>
 80041a2:	4252      	negs	r2, r2
 80041a4:	f043 0302 	orr.w	r3, r3, #2
 80041a8:	9207      	str	r2, [sp, #28]
 80041aa:	9304      	str	r3, [sp, #16]
 80041ac:	783b      	ldrb	r3, [r7, #0]
 80041ae:	2b2e      	cmp	r3, #46	; 0x2e
 80041b0:	d10e      	bne.n	80041d0 <_svfiprintf_r+0x124>
 80041b2:	787b      	ldrb	r3, [r7, #1]
 80041b4:	2b2a      	cmp	r3, #42	; 0x2a
 80041b6:	f107 0101 	add.w	r1, r7, #1
 80041ba:	d132      	bne.n	8004222 <_svfiprintf_r+0x176>
 80041bc:	9b03      	ldr	r3, [sp, #12]
 80041be:	1d1a      	adds	r2, r3, #4
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	9203      	str	r2, [sp, #12]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bfb8      	it	lt
 80041c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80041cc:	3702      	adds	r7, #2
 80041ce:	9305      	str	r3, [sp, #20]
 80041d0:	4c2c      	ldr	r4, [pc, #176]	; (8004284 <_svfiprintf_r+0x1d8>)
 80041d2:	7839      	ldrb	r1, [r7, #0]
 80041d4:	2203      	movs	r2, #3
 80041d6:	4620      	mov	r0, r4
 80041d8:	f7fc f802 	bl	80001e0 <memchr>
 80041dc:	b138      	cbz	r0, 80041ee <_svfiprintf_r+0x142>
 80041de:	2340      	movs	r3, #64	; 0x40
 80041e0:	1b00      	subs	r0, r0, r4
 80041e2:	fa03 f000 	lsl.w	r0, r3, r0
 80041e6:	9b04      	ldr	r3, [sp, #16]
 80041e8:	4303      	orrs	r3, r0
 80041ea:	9304      	str	r3, [sp, #16]
 80041ec:	3701      	adds	r7, #1
 80041ee:	7839      	ldrb	r1, [r7, #0]
 80041f0:	4825      	ldr	r0, [pc, #148]	; (8004288 <_svfiprintf_r+0x1dc>)
 80041f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041f6:	2206      	movs	r2, #6
 80041f8:	1c7e      	adds	r6, r7, #1
 80041fa:	f7fb fff1 	bl	80001e0 <memchr>
 80041fe:	2800      	cmp	r0, #0
 8004200:	d035      	beq.n	800426e <_svfiprintf_r+0x1c2>
 8004202:	4b22      	ldr	r3, [pc, #136]	; (800428c <_svfiprintf_r+0x1e0>)
 8004204:	b9fb      	cbnz	r3, 8004246 <_svfiprintf_r+0x19a>
 8004206:	9b03      	ldr	r3, [sp, #12]
 8004208:	3307      	adds	r3, #7
 800420a:	f023 0307 	bic.w	r3, r3, #7
 800420e:	3308      	adds	r3, #8
 8004210:	9303      	str	r3, [sp, #12]
 8004212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004214:	444b      	add	r3, r9
 8004216:	9309      	str	r3, [sp, #36]	; 0x24
 8004218:	e76c      	b.n	80040f4 <_svfiprintf_r+0x48>
 800421a:	fb00 3202 	mla	r2, r0, r2, r3
 800421e:	2101      	movs	r1, #1
 8004220:	e7a3      	b.n	800416a <_svfiprintf_r+0xbe>
 8004222:	2300      	movs	r3, #0
 8004224:	9305      	str	r3, [sp, #20]
 8004226:	4618      	mov	r0, r3
 8004228:	240a      	movs	r4, #10
 800422a:	460f      	mov	r7, r1
 800422c:	3101      	adds	r1, #1
 800422e:	783a      	ldrb	r2, [r7, #0]
 8004230:	3a30      	subs	r2, #48	; 0x30
 8004232:	2a09      	cmp	r2, #9
 8004234:	d903      	bls.n	800423e <_svfiprintf_r+0x192>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0ca      	beq.n	80041d0 <_svfiprintf_r+0x124>
 800423a:	9005      	str	r0, [sp, #20]
 800423c:	e7c8      	b.n	80041d0 <_svfiprintf_r+0x124>
 800423e:	fb04 2000 	mla	r0, r4, r0, r2
 8004242:	2301      	movs	r3, #1
 8004244:	e7f1      	b.n	800422a <_svfiprintf_r+0x17e>
 8004246:	ab03      	add	r3, sp, #12
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	462a      	mov	r2, r5
 800424c:	4b10      	ldr	r3, [pc, #64]	; (8004290 <_svfiprintf_r+0x1e4>)
 800424e:	a904      	add	r1, sp, #16
 8004250:	4640      	mov	r0, r8
 8004252:	f3af 8000 	nop.w
 8004256:	f1b0 3fff 	cmp.w	r0, #4294967295
 800425a:	4681      	mov	r9, r0
 800425c:	d1d9      	bne.n	8004212 <_svfiprintf_r+0x166>
 800425e:	89ab      	ldrh	r3, [r5, #12]
 8004260:	065b      	lsls	r3, r3, #25
 8004262:	f53f af38 	bmi.w	80040d6 <_svfiprintf_r+0x2a>
 8004266:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004268:	b01d      	add	sp, #116	; 0x74
 800426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800426e:	ab03      	add	r3, sp, #12
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	462a      	mov	r2, r5
 8004274:	4b06      	ldr	r3, [pc, #24]	; (8004290 <_svfiprintf_r+0x1e4>)
 8004276:	a904      	add	r1, sp, #16
 8004278:	4640      	mov	r0, r8
 800427a:	f000 f881 	bl	8004380 <_printf_i>
 800427e:	e7ea      	b.n	8004256 <_svfiprintf_r+0x1aa>
 8004280:	0800595a 	.word	0x0800595a
 8004284:	08005960 	.word	0x08005960
 8004288:	08005964 	.word	0x08005964
 800428c:	00000000 	.word	0x00000000
 8004290:	08003ff5 	.word	0x08003ff5

08004294 <_printf_common>:
 8004294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004298:	4691      	mov	r9, r2
 800429a:	461f      	mov	r7, r3
 800429c:	688a      	ldr	r2, [r1, #8]
 800429e:	690b      	ldr	r3, [r1, #16]
 80042a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042a4:	4293      	cmp	r3, r2
 80042a6:	bfb8      	it	lt
 80042a8:	4613      	movlt	r3, r2
 80042aa:	f8c9 3000 	str.w	r3, [r9]
 80042ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042b2:	4606      	mov	r6, r0
 80042b4:	460c      	mov	r4, r1
 80042b6:	b112      	cbz	r2, 80042be <_printf_common+0x2a>
 80042b8:	3301      	adds	r3, #1
 80042ba:	f8c9 3000 	str.w	r3, [r9]
 80042be:	6823      	ldr	r3, [r4, #0]
 80042c0:	0699      	lsls	r1, r3, #26
 80042c2:	bf42      	ittt	mi
 80042c4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80042c8:	3302      	addmi	r3, #2
 80042ca:	f8c9 3000 	strmi.w	r3, [r9]
 80042ce:	6825      	ldr	r5, [r4, #0]
 80042d0:	f015 0506 	ands.w	r5, r5, #6
 80042d4:	d107      	bne.n	80042e6 <_printf_common+0x52>
 80042d6:	f104 0a19 	add.w	sl, r4, #25
 80042da:	68e3      	ldr	r3, [r4, #12]
 80042dc:	f8d9 2000 	ldr.w	r2, [r9]
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	429d      	cmp	r5, r3
 80042e4:	db29      	blt.n	800433a <_printf_common+0xa6>
 80042e6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80042ea:	6822      	ldr	r2, [r4, #0]
 80042ec:	3300      	adds	r3, #0
 80042ee:	bf18      	it	ne
 80042f0:	2301      	movne	r3, #1
 80042f2:	0692      	lsls	r2, r2, #26
 80042f4:	d42e      	bmi.n	8004354 <_printf_common+0xc0>
 80042f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042fa:	4639      	mov	r1, r7
 80042fc:	4630      	mov	r0, r6
 80042fe:	47c0      	blx	r8
 8004300:	3001      	adds	r0, #1
 8004302:	d021      	beq.n	8004348 <_printf_common+0xb4>
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	68e5      	ldr	r5, [r4, #12]
 8004308:	f8d9 2000 	ldr.w	r2, [r9]
 800430c:	f003 0306 	and.w	r3, r3, #6
 8004310:	2b04      	cmp	r3, #4
 8004312:	bf08      	it	eq
 8004314:	1aad      	subeq	r5, r5, r2
 8004316:	68a3      	ldr	r3, [r4, #8]
 8004318:	6922      	ldr	r2, [r4, #16]
 800431a:	bf0c      	ite	eq
 800431c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004320:	2500      	movne	r5, #0
 8004322:	4293      	cmp	r3, r2
 8004324:	bfc4      	itt	gt
 8004326:	1a9b      	subgt	r3, r3, r2
 8004328:	18ed      	addgt	r5, r5, r3
 800432a:	f04f 0900 	mov.w	r9, #0
 800432e:	341a      	adds	r4, #26
 8004330:	454d      	cmp	r5, r9
 8004332:	d11b      	bne.n	800436c <_printf_common+0xd8>
 8004334:	2000      	movs	r0, #0
 8004336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800433a:	2301      	movs	r3, #1
 800433c:	4652      	mov	r2, sl
 800433e:	4639      	mov	r1, r7
 8004340:	4630      	mov	r0, r6
 8004342:	47c0      	blx	r8
 8004344:	3001      	adds	r0, #1
 8004346:	d103      	bne.n	8004350 <_printf_common+0xbc>
 8004348:	f04f 30ff 	mov.w	r0, #4294967295
 800434c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004350:	3501      	adds	r5, #1
 8004352:	e7c2      	b.n	80042da <_printf_common+0x46>
 8004354:	18e1      	adds	r1, r4, r3
 8004356:	1c5a      	adds	r2, r3, #1
 8004358:	2030      	movs	r0, #48	; 0x30
 800435a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800435e:	4422      	add	r2, r4
 8004360:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004364:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004368:	3302      	adds	r3, #2
 800436a:	e7c4      	b.n	80042f6 <_printf_common+0x62>
 800436c:	2301      	movs	r3, #1
 800436e:	4622      	mov	r2, r4
 8004370:	4639      	mov	r1, r7
 8004372:	4630      	mov	r0, r6
 8004374:	47c0      	blx	r8
 8004376:	3001      	adds	r0, #1
 8004378:	d0e6      	beq.n	8004348 <_printf_common+0xb4>
 800437a:	f109 0901 	add.w	r9, r9, #1
 800437e:	e7d7      	b.n	8004330 <_printf_common+0x9c>

08004380 <_printf_i>:
 8004380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004384:	4617      	mov	r7, r2
 8004386:	7e0a      	ldrb	r2, [r1, #24]
 8004388:	b085      	sub	sp, #20
 800438a:	2a6e      	cmp	r2, #110	; 0x6e
 800438c:	4698      	mov	r8, r3
 800438e:	4606      	mov	r6, r0
 8004390:	460c      	mov	r4, r1
 8004392:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004394:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004398:	f000 80bc 	beq.w	8004514 <_printf_i+0x194>
 800439c:	d81a      	bhi.n	80043d4 <_printf_i+0x54>
 800439e:	2a63      	cmp	r2, #99	; 0x63
 80043a0:	d02e      	beq.n	8004400 <_printf_i+0x80>
 80043a2:	d80a      	bhi.n	80043ba <_printf_i+0x3a>
 80043a4:	2a00      	cmp	r2, #0
 80043a6:	f000 80c8 	beq.w	800453a <_printf_i+0x1ba>
 80043aa:	2a58      	cmp	r2, #88	; 0x58
 80043ac:	f000 808a 	beq.w	80044c4 <_printf_i+0x144>
 80043b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043b4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80043b8:	e02a      	b.n	8004410 <_printf_i+0x90>
 80043ba:	2a64      	cmp	r2, #100	; 0x64
 80043bc:	d001      	beq.n	80043c2 <_printf_i+0x42>
 80043be:	2a69      	cmp	r2, #105	; 0x69
 80043c0:	d1f6      	bne.n	80043b0 <_printf_i+0x30>
 80043c2:	6821      	ldr	r1, [r4, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80043ca:	d023      	beq.n	8004414 <_printf_i+0x94>
 80043cc:	1d11      	adds	r1, r2, #4
 80043ce:	6019      	str	r1, [r3, #0]
 80043d0:	6813      	ldr	r3, [r2, #0]
 80043d2:	e027      	b.n	8004424 <_printf_i+0xa4>
 80043d4:	2a73      	cmp	r2, #115	; 0x73
 80043d6:	f000 80b4 	beq.w	8004542 <_printf_i+0x1c2>
 80043da:	d808      	bhi.n	80043ee <_printf_i+0x6e>
 80043dc:	2a6f      	cmp	r2, #111	; 0x6f
 80043de:	d02a      	beq.n	8004436 <_printf_i+0xb6>
 80043e0:	2a70      	cmp	r2, #112	; 0x70
 80043e2:	d1e5      	bne.n	80043b0 <_printf_i+0x30>
 80043e4:	680a      	ldr	r2, [r1, #0]
 80043e6:	f042 0220 	orr.w	r2, r2, #32
 80043ea:	600a      	str	r2, [r1, #0]
 80043ec:	e003      	b.n	80043f6 <_printf_i+0x76>
 80043ee:	2a75      	cmp	r2, #117	; 0x75
 80043f0:	d021      	beq.n	8004436 <_printf_i+0xb6>
 80043f2:	2a78      	cmp	r2, #120	; 0x78
 80043f4:	d1dc      	bne.n	80043b0 <_printf_i+0x30>
 80043f6:	2278      	movs	r2, #120	; 0x78
 80043f8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80043fc:	496e      	ldr	r1, [pc, #440]	; (80045b8 <_printf_i+0x238>)
 80043fe:	e064      	b.n	80044ca <_printf_i+0x14a>
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8004406:	1d11      	adds	r1, r2, #4
 8004408:	6019      	str	r1, [r3, #0]
 800440a:	6813      	ldr	r3, [r2, #0]
 800440c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004410:	2301      	movs	r3, #1
 8004412:	e0a3      	b.n	800455c <_printf_i+0x1dc>
 8004414:	f011 0f40 	tst.w	r1, #64	; 0x40
 8004418:	f102 0104 	add.w	r1, r2, #4
 800441c:	6019      	str	r1, [r3, #0]
 800441e:	d0d7      	beq.n	80043d0 <_printf_i+0x50>
 8004420:	f9b2 3000 	ldrsh.w	r3, [r2]
 8004424:	2b00      	cmp	r3, #0
 8004426:	da03      	bge.n	8004430 <_printf_i+0xb0>
 8004428:	222d      	movs	r2, #45	; 0x2d
 800442a:	425b      	negs	r3, r3
 800442c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004430:	4962      	ldr	r1, [pc, #392]	; (80045bc <_printf_i+0x23c>)
 8004432:	220a      	movs	r2, #10
 8004434:	e017      	b.n	8004466 <_printf_i+0xe6>
 8004436:	6820      	ldr	r0, [r4, #0]
 8004438:	6819      	ldr	r1, [r3, #0]
 800443a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800443e:	d003      	beq.n	8004448 <_printf_i+0xc8>
 8004440:	1d08      	adds	r0, r1, #4
 8004442:	6018      	str	r0, [r3, #0]
 8004444:	680b      	ldr	r3, [r1, #0]
 8004446:	e006      	b.n	8004456 <_printf_i+0xd6>
 8004448:	f010 0f40 	tst.w	r0, #64	; 0x40
 800444c:	f101 0004 	add.w	r0, r1, #4
 8004450:	6018      	str	r0, [r3, #0]
 8004452:	d0f7      	beq.n	8004444 <_printf_i+0xc4>
 8004454:	880b      	ldrh	r3, [r1, #0]
 8004456:	4959      	ldr	r1, [pc, #356]	; (80045bc <_printf_i+0x23c>)
 8004458:	2a6f      	cmp	r2, #111	; 0x6f
 800445a:	bf14      	ite	ne
 800445c:	220a      	movne	r2, #10
 800445e:	2208      	moveq	r2, #8
 8004460:	2000      	movs	r0, #0
 8004462:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004466:	6865      	ldr	r5, [r4, #4]
 8004468:	60a5      	str	r5, [r4, #8]
 800446a:	2d00      	cmp	r5, #0
 800446c:	f2c0 809c 	blt.w	80045a8 <_printf_i+0x228>
 8004470:	6820      	ldr	r0, [r4, #0]
 8004472:	f020 0004 	bic.w	r0, r0, #4
 8004476:	6020      	str	r0, [r4, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d13f      	bne.n	80044fc <_printf_i+0x17c>
 800447c:	2d00      	cmp	r5, #0
 800447e:	f040 8095 	bne.w	80045ac <_printf_i+0x22c>
 8004482:	4675      	mov	r5, lr
 8004484:	2a08      	cmp	r2, #8
 8004486:	d10b      	bne.n	80044a0 <_printf_i+0x120>
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	07da      	lsls	r2, r3, #31
 800448c:	d508      	bpl.n	80044a0 <_printf_i+0x120>
 800448e:	6923      	ldr	r3, [r4, #16]
 8004490:	6862      	ldr	r2, [r4, #4]
 8004492:	429a      	cmp	r2, r3
 8004494:	bfde      	ittt	le
 8004496:	2330      	movle	r3, #48	; 0x30
 8004498:	f805 3c01 	strble.w	r3, [r5, #-1]
 800449c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80044a0:	ebae 0305 	sub.w	r3, lr, r5
 80044a4:	6123      	str	r3, [r4, #16]
 80044a6:	f8cd 8000 	str.w	r8, [sp]
 80044aa:	463b      	mov	r3, r7
 80044ac:	aa03      	add	r2, sp, #12
 80044ae:	4621      	mov	r1, r4
 80044b0:	4630      	mov	r0, r6
 80044b2:	f7ff feef 	bl	8004294 <_printf_common>
 80044b6:	3001      	adds	r0, #1
 80044b8:	d155      	bne.n	8004566 <_printf_i+0x1e6>
 80044ba:	f04f 30ff 	mov.w	r0, #4294967295
 80044be:	b005      	add	sp, #20
 80044c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80044c4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80044c8:	493c      	ldr	r1, [pc, #240]	; (80045bc <_printf_i+0x23c>)
 80044ca:	6822      	ldr	r2, [r4, #0]
 80044cc:	6818      	ldr	r0, [r3, #0]
 80044ce:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044d2:	f100 0504 	add.w	r5, r0, #4
 80044d6:	601d      	str	r5, [r3, #0]
 80044d8:	d001      	beq.n	80044de <_printf_i+0x15e>
 80044da:	6803      	ldr	r3, [r0, #0]
 80044dc:	e002      	b.n	80044e4 <_printf_i+0x164>
 80044de:	0655      	lsls	r5, r2, #25
 80044e0:	d5fb      	bpl.n	80044da <_printf_i+0x15a>
 80044e2:	8803      	ldrh	r3, [r0, #0]
 80044e4:	07d0      	lsls	r0, r2, #31
 80044e6:	bf44      	itt	mi
 80044e8:	f042 0220 	orrmi.w	r2, r2, #32
 80044ec:	6022      	strmi	r2, [r4, #0]
 80044ee:	b91b      	cbnz	r3, 80044f8 <_printf_i+0x178>
 80044f0:	6822      	ldr	r2, [r4, #0]
 80044f2:	f022 0220 	bic.w	r2, r2, #32
 80044f6:	6022      	str	r2, [r4, #0]
 80044f8:	2210      	movs	r2, #16
 80044fa:	e7b1      	b.n	8004460 <_printf_i+0xe0>
 80044fc:	4675      	mov	r5, lr
 80044fe:	fbb3 f0f2 	udiv	r0, r3, r2
 8004502:	fb02 3310 	mls	r3, r2, r0, r3
 8004506:	5ccb      	ldrb	r3, [r1, r3]
 8004508:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800450c:	4603      	mov	r3, r0
 800450e:	2800      	cmp	r0, #0
 8004510:	d1f5      	bne.n	80044fe <_printf_i+0x17e>
 8004512:	e7b7      	b.n	8004484 <_printf_i+0x104>
 8004514:	6808      	ldr	r0, [r1, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	6949      	ldr	r1, [r1, #20]
 800451a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800451e:	d004      	beq.n	800452a <_printf_i+0x1aa>
 8004520:	1d10      	adds	r0, r2, #4
 8004522:	6018      	str	r0, [r3, #0]
 8004524:	6813      	ldr	r3, [r2, #0]
 8004526:	6019      	str	r1, [r3, #0]
 8004528:	e007      	b.n	800453a <_printf_i+0x1ba>
 800452a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800452e:	f102 0004 	add.w	r0, r2, #4
 8004532:	6018      	str	r0, [r3, #0]
 8004534:	6813      	ldr	r3, [r2, #0]
 8004536:	d0f6      	beq.n	8004526 <_printf_i+0x1a6>
 8004538:	8019      	strh	r1, [r3, #0]
 800453a:	2300      	movs	r3, #0
 800453c:	6123      	str	r3, [r4, #16]
 800453e:	4675      	mov	r5, lr
 8004540:	e7b1      	b.n	80044a6 <_printf_i+0x126>
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	1d11      	adds	r1, r2, #4
 8004546:	6019      	str	r1, [r3, #0]
 8004548:	6815      	ldr	r5, [r2, #0]
 800454a:	6862      	ldr	r2, [r4, #4]
 800454c:	2100      	movs	r1, #0
 800454e:	4628      	mov	r0, r5
 8004550:	f7fb fe46 	bl	80001e0 <memchr>
 8004554:	b108      	cbz	r0, 800455a <_printf_i+0x1da>
 8004556:	1b40      	subs	r0, r0, r5
 8004558:	6060      	str	r0, [r4, #4]
 800455a:	6863      	ldr	r3, [r4, #4]
 800455c:	6123      	str	r3, [r4, #16]
 800455e:	2300      	movs	r3, #0
 8004560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004564:	e79f      	b.n	80044a6 <_printf_i+0x126>
 8004566:	6923      	ldr	r3, [r4, #16]
 8004568:	462a      	mov	r2, r5
 800456a:	4639      	mov	r1, r7
 800456c:	4630      	mov	r0, r6
 800456e:	47c0      	blx	r8
 8004570:	3001      	adds	r0, #1
 8004572:	d0a2      	beq.n	80044ba <_printf_i+0x13a>
 8004574:	6823      	ldr	r3, [r4, #0]
 8004576:	079b      	lsls	r3, r3, #30
 8004578:	d507      	bpl.n	800458a <_printf_i+0x20a>
 800457a:	2500      	movs	r5, #0
 800457c:	f104 0919 	add.w	r9, r4, #25
 8004580:	68e3      	ldr	r3, [r4, #12]
 8004582:	9a03      	ldr	r2, [sp, #12]
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	429d      	cmp	r5, r3
 8004588:	db05      	blt.n	8004596 <_printf_i+0x216>
 800458a:	68e0      	ldr	r0, [r4, #12]
 800458c:	9b03      	ldr	r3, [sp, #12]
 800458e:	4298      	cmp	r0, r3
 8004590:	bfb8      	it	lt
 8004592:	4618      	movlt	r0, r3
 8004594:	e793      	b.n	80044be <_printf_i+0x13e>
 8004596:	2301      	movs	r3, #1
 8004598:	464a      	mov	r2, r9
 800459a:	4639      	mov	r1, r7
 800459c:	4630      	mov	r0, r6
 800459e:	47c0      	blx	r8
 80045a0:	3001      	adds	r0, #1
 80045a2:	d08a      	beq.n	80044ba <_printf_i+0x13a>
 80045a4:	3501      	adds	r5, #1
 80045a6:	e7eb      	b.n	8004580 <_printf_i+0x200>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1a7      	bne.n	80044fc <_printf_i+0x17c>
 80045ac:	780b      	ldrb	r3, [r1, #0]
 80045ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045b6:	e765      	b.n	8004484 <_printf_i+0x104>
 80045b8:	0800597c 	.word	0x0800597c
 80045bc:	0800596b 	.word	0x0800596b

080045c0 <memcpy>:
 80045c0:	b510      	push	{r4, lr}
 80045c2:	1e43      	subs	r3, r0, #1
 80045c4:	440a      	add	r2, r1
 80045c6:	4291      	cmp	r1, r2
 80045c8:	d100      	bne.n	80045cc <memcpy+0xc>
 80045ca:	bd10      	pop	{r4, pc}
 80045cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045d4:	e7f7      	b.n	80045c6 <memcpy+0x6>

080045d6 <memmove>:
 80045d6:	4288      	cmp	r0, r1
 80045d8:	b510      	push	{r4, lr}
 80045da:	eb01 0302 	add.w	r3, r1, r2
 80045de:	d803      	bhi.n	80045e8 <memmove+0x12>
 80045e0:	1e42      	subs	r2, r0, #1
 80045e2:	4299      	cmp	r1, r3
 80045e4:	d10c      	bne.n	8004600 <memmove+0x2a>
 80045e6:	bd10      	pop	{r4, pc}
 80045e8:	4298      	cmp	r0, r3
 80045ea:	d2f9      	bcs.n	80045e0 <memmove+0xa>
 80045ec:	1881      	adds	r1, r0, r2
 80045ee:	1ad2      	subs	r2, r2, r3
 80045f0:	42d3      	cmn	r3, r2
 80045f2:	d100      	bne.n	80045f6 <memmove+0x20>
 80045f4:	bd10      	pop	{r4, pc}
 80045f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045fa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80045fe:	e7f7      	b.n	80045f0 <memmove+0x1a>
 8004600:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004604:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004608:	e7eb      	b.n	80045e2 <memmove+0xc>
	...

0800460c <_free_r>:
 800460c:	b538      	push	{r3, r4, r5, lr}
 800460e:	4605      	mov	r5, r0
 8004610:	2900      	cmp	r1, #0
 8004612:	d045      	beq.n	80046a0 <_free_r+0x94>
 8004614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004618:	1f0c      	subs	r4, r1, #4
 800461a:	2b00      	cmp	r3, #0
 800461c:	bfb8      	it	lt
 800461e:	18e4      	addlt	r4, r4, r3
 8004620:	f000 f8d6 	bl	80047d0 <__malloc_lock>
 8004624:	4a1f      	ldr	r2, [pc, #124]	; (80046a4 <_free_r+0x98>)
 8004626:	6813      	ldr	r3, [r2, #0]
 8004628:	4610      	mov	r0, r2
 800462a:	b933      	cbnz	r3, 800463a <_free_r+0x2e>
 800462c:	6063      	str	r3, [r4, #4]
 800462e:	6014      	str	r4, [r2, #0]
 8004630:	4628      	mov	r0, r5
 8004632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004636:	f000 b8cc 	b.w	80047d2 <__malloc_unlock>
 800463a:	42a3      	cmp	r3, r4
 800463c:	d90c      	bls.n	8004658 <_free_r+0x4c>
 800463e:	6821      	ldr	r1, [r4, #0]
 8004640:	1862      	adds	r2, r4, r1
 8004642:	4293      	cmp	r3, r2
 8004644:	bf04      	itt	eq
 8004646:	681a      	ldreq	r2, [r3, #0]
 8004648:	685b      	ldreq	r3, [r3, #4]
 800464a:	6063      	str	r3, [r4, #4]
 800464c:	bf04      	itt	eq
 800464e:	1852      	addeq	r2, r2, r1
 8004650:	6022      	streq	r2, [r4, #0]
 8004652:	6004      	str	r4, [r0, #0]
 8004654:	e7ec      	b.n	8004630 <_free_r+0x24>
 8004656:	4613      	mov	r3, r2
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	b10a      	cbz	r2, 8004660 <_free_r+0x54>
 800465c:	42a2      	cmp	r2, r4
 800465e:	d9fa      	bls.n	8004656 <_free_r+0x4a>
 8004660:	6819      	ldr	r1, [r3, #0]
 8004662:	1858      	adds	r0, r3, r1
 8004664:	42a0      	cmp	r0, r4
 8004666:	d10b      	bne.n	8004680 <_free_r+0x74>
 8004668:	6820      	ldr	r0, [r4, #0]
 800466a:	4401      	add	r1, r0
 800466c:	1858      	adds	r0, r3, r1
 800466e:	4282      	cmp	r2, r0
 8004670:	6019      	str	r1, [r3, #0]
 8004672:	d1dd      	bne.n	8004630 <_free_r+0x24>
 8004674:	6810      	ldr	r0, [r2, #0]
 8004676:	6852      	ldr	r2, [r2, #4]
 8004678:	605a      	str	r2, [r3, #4]
 800467a:	4401      	add	r1, r0
 800467c:	6019      	str	r1, [r3, #0]
 800467e:	e7d7      	b.n	8004630 <_free_r+0x24>
 8004680:	d902      	bls.n	8004688 <_free_r+0x7c>
 8004682:	230c      	movs	r3, #12
 8004684:	602b      	str	r3, [r5, #0]
 8004686:	e7d3      	b.n	8004630 <_free_r+0x24>
 8004688:	6820      	ldr	r0, [r4, #0]
 800468a:	1821      	adds	r1, r4, r0
 800468c:	428a      	cmp	r2, r1
 800468e:	bf04      	itt	eq
 8004690:	6811      	ldreq	r1, [r2, #0]
 8004692:	6852      	ldreq	r2, [r2, #4]
 8004694:	6062      	str	r2, [r4, #4]
 8004696:	bf04      	itt	eq
 8004698:	1809      	addeq	r1, r1, r0
 800469a:	6021      	streq	r1, [r4, #0]
 800469c:	605c      	str	r4, [r3, #4]
 800469e:	e7c7      	b.n	8004630 <_free_r+0x24>
 80046a0:	bd38      	pop	{r3, r4, r5, pc}
 80046a2:	bf00      	nop
 80046a4:	200000a8 	.word	0x200000a8

080046a8 <_malloc_r>:
 80046a8:	b570      	push	{r4, r5, r6, lr}
 80046aa:	1ccd      	adds	r5, r1, #3
 80046ac:	f025 0503 	bic.w	r5, r5, #3
 80046b0:	3508      	adds	r5, #8
 80046b2:	2d0c      	cmp	r5, #12
 80046b4:	bf38      	it	cc
 80046b6:	250c      	movcc	r5, #12
 80046b8:	2d00      	cmp	r5, #0
 80046ba:	4606      	mov	r6, r0
 80046bc:	db01      	blt.n	80046c2 <_malloc_r+0x1a>
 80046be:	42a9      	cmp	r1, r5
 80046c0:	d903      	bls.n	80046ca <_malloc_r+0x22>
 80046c2:	230c      	movs	r3, #12
 80046c4:	6033      	str	r3, [r6, #0]
 80046c6:	2000      	movs	r0, #0
 80046c8:	bd70      	pop	{r4, r5, r6, pc}
 80046ca:	f000 f881 	bl	80047d0 <__malloc_lock>
 80046ce:	4a23      	ldr	r2, [pc, #140]	; (800475c <_malloc_r+0xb4>)
 80046d0:	6814      	ldr	r4, [r2, #0]
 80046d2:	4621      	mov	r1, r4
 80046d4:	b991      	cbnz	r1, 80046fc <_malloc_r+0x54>
 80046d6:	4c22      	ldr	r4, [pc, #136]	; (8004760 <_malloc_r+0xb8>)
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	b91b      	cbnz	r3, 80046e4 <_malloc_r+0x3c>
 80046dc:	4630      	mov	r0, r6
 80046de:	f000 f867 	bl	80047b0 <_sbrk_r>
 80046e2:	6020      	str	r0, [r4, #0]
 80046e4:	4629      	mov	r1, r5
 80046e6:	4630      	mov	r0, r6
 80046e8:	f000 f862 	bl	80047b0 <_sbrk_r>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	d126      	bne.n	800473e <_malloc_r+0x96>
 80046f0:	230c      	movs	r3, #12
 80046f2:	6033      	str	r3, [r6, #0]
 80046f4:	4630      	mov	r0, r6
 80046f6:	f000 f86c 	bl	80047d2 <__malloc_unlock>
 80046fa:	e7e4      	b.n	80046c6 <_malloc_r+0x1e>
 80046fc:	680b      	ldr	r3, [r1, #0]
 80046fe:	1b5b      	subs	r3, r3, r5
 8004700:	d41a      	bmi.n	8004738 <_malloc_r+0x90>
 8004702:	2b0b      	cmp	r3, #11
 8004704:	d90f      	bls.n	8004726 <_malloc_r+0x7e>
 8004706:	600b      	str	r3, [r1, #0]
 8004708:	50cd      	str	r5, [r1, r3]
 800470a:	18cc      	adds	r4, r1, r3
 800470c:	4630      	mov	r0, r6
 800470e:	f000 f860 	bl	80047d2 <__malloc_unlock>
 8004712:	f104 000b 	add.w	r0, r4, #11
 8004716:	1d23      	adds	r3, r4, #4
 8004718:	f020 0007 	bic.w	r0, r0, #7
 800471c:	1ac3      	subs	r3, r0, r3
 800471e:	d01b      	beq.n	8004758 <_malloc_r+0xb0>
 8004720:	425a      	negs	r2, r3
 8004722:	50e2      	str	r2, [r4, r3]
 8004724:	bd70      	pop	{r4, r5, r6, pc}
 8004726:	428c      	cmp	r4, r1
 8004728:	bf0d      	iteet	eq
 800472a:	6863      	ldreq	r3, [r4, #4]
 800472c:	684b      	ldrne	r3, [r1, #4]
 800472e:	6063      	strne	r3, [r4, #4]
 8004730:	6013      	streq	r3, [r2, #0]
 8004732:	bf18      	it	ne
 8004734:	460c      	movne	r4, r1
 8004736:	e7e9      	b.n	800470c <_malloc_r+0x64>
 8004738:	460c      	mov	r4, r1
 800473a:	6849      	ldr	r1, [r1, #4]
 800473c:	e7ca      	b.n	80046d4 <_malloc_r+0x2c>
 800473e:	1cc4      	adds	r4, r0, #3
 8004740:	f024 0403 	bic.w	r4, r4, #3
 8004744:	42a0      	cmp	r0, r4
 8004746:	d005      	beq.n	8004754 <_malloc_r+0xac>
 8004748:	1a21      	subs	r1, r4, r0
 800474a:	4630      	mov	r0, r6
 800474c:	f000 f830 	bl	80047b0 <_sbrk_r>
 8004750:	3001      	adds	r0, #1
 8004752:	d0cd      	beq.n	80046f0 <_malloc_r+0x48>
 8004754:	6025      	str	r5, [r4, #0]
 8004756:	e7d9      	b.n	800470c <_malloc_r+0x64>
 8004758:	bd70      	pop	{r4, r5, r6, pc}
 800475a:	bf00      	nop
 800475c:	200000a8 	.word	0x200000a8
 8004760:	200000ac 	.word	0x200000ac

08004764 <_realloc_r>:
 8004764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004766:	4607      	mov	r7, r0
 8004768:	4614      	mov	r4, r2
 800476a:	460e      	mov	r6, r1
 800476c:	b921      	cbnz	r1, 8004778 <_realloc_r+0x14>
 800476e:	4611      	mov	r1, r2
 8004770:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004774:	f7ff bf98 	b.w	80046a8 <_malloc_r>
 8004778:	b922      	cbnz	r2, 8004784 <_realloc_r+0x20>
 800477a:	f7ff ff47 	bl	800460c <_free_r>
 800477e:	4625      	mov	r5, r4
 8004780:	4628      	mov	r0, r5
 8004782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004784:	f000 f826 	bl	80047d4 <_malloc_usable_size_r>
 8004788:	4284      	cmp	r4, r0
 800478a:	d90f      	bls.n	80047ac <_realloc_r+0x48>
 800478c:	4621      	mov	r1, r4
 800478e:	4638      	mov	r0, r7
 8004790:	f7ff ff8a 	bl	80046a8 <_malloc_r>
 8004794:	4605      	mov	r5, r0
 8004796:	2800      	cmp	r0, #0
 8004798:	d0f2      	beq.n	8004780 <_realloc_r+0x1c>
 800479a:	4631      	mov	r1, r6
 800479c:	4622      	mov	r2, r4
 800479e:	f7ff ff0f 	bl	80045c0 <memcpy>
 80047a2:	4631      	mov	r1, r6
 80047a4:	4638      	mov	r0, r7
 80047a6:	f7ff ff31 	bl	800460c <_free_r>
 80047aa:	e7e9      	b.n	8004780 <_realloc_r+0x1c>
 80047ac:	4635      	mov	r5, r6
 80047ae:	e7e7      	b.n	8004780 <_realloc_r+0x1c>

080047b0 <_sbrk_r>:
 80047b0:	b538      	push	{r3, r4, r5, lr}
 80047b2:	4c06      	ldr	r4, [pc, #24]	; (80047cc <_sbrk_r+0x1c>)
 80047b4:	2300      	movs	r3, #0
 80047b6:	4605      	mov	r5, r0
 80047b8:	4608      	mov	r0, r1
 80047ba:	6023      	str	r3, [r4, #0]
 80047bc:	f001 f858 	bl	8005870 <_sbrk>
 80047c0:	1c43      	adds	r3, r0, #1
 80047c2:	d102      	bne.n	80047ca <_sbrk_r+0x1a>
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	b103      	cbz	r3, 80047ca <_sbrk_r+0x1a>
 80047c8:	602b      	str	r3, [r5, #0]
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	20006fcc 	.word	0x20006fcc

080047d0 <__malloc_lock>:
 80047d0:	4770      	bx	lr

080047d2 <__malloc_unlock>:
 80047d2:	4770      	bx	lr

080047d4 <_malloc_usable_size_r>:
 80047d4:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80047d8:	2800      	cmp	r0, #0
 80047da:	f1a0 0004 	sub.w	r0, r0, #4
 80047de:	bfbc      	itt	lt
 80047e0:	580b      	ldrlt	r3, [r1, r0]
 80047e2:	18c0      	addlt	r0, r0, r3
 80047e4:	4770      	bx	lr
	...

080047e8 <sin>:
 80047e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80047ea:	ec51 0b10 	vmov	r0, r1, d0
 80047ee:	4a20      	ldr	r2, [pc, #128]	; (8004870 <sin+0x88>)
 80047f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80047f4:	4293      	cmp	r3, r2
 80047f6:	dc07      	bgt.n	8004808 <sin+0x20>
 80047f8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004868 <sin+0x80>
 80047fc:	2000      	movs	r0, #0
 80047fe:	f000 fe67 	bl	80054d0 <__kernel_sin>
 8004802:	ec51 0b10 	vmov	r0, r1, d0
 8004806:	e007      	b.n	8004818 <sin+0x30>
 8004808:	4a1a      	ldr	r2, [pc, #104]	; (8004874 <sin+0x8c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	dd09      	ble.n	8004822 <sin+0x3a>
 800480e:	ee10 2a10 	vmov	r2, s0
 8004812:	460b      	mov	r3, r1
 8004814:	f7fb fd38 	bl	8000288 <__aeabi_dsub>
 8004818:	ec41 0b10 	vmov	d0, r0, r1
 800481c:	b005      	add	sp, #20
 800481e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004822:	4668      	mov	r0, sp
 8004824:	f000 f828 	bl	8004878 <__ieee754_rem_pio2>
 8004828:	f000 0003 	and.w	r0, r0, #3
 800482c:	2801      	cmp	r0, #1
 800482e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004832:	ed9d 0b00 	vldr	d0, [sp]
 8004836:	d004      	beq.n	8004842 <sin+0x5a>
 8004838:	2802      	cmp	r0, #2
 800483a:	d005      	beq.n	8004848 <sin+0x60>
 800483c:	b970      	cbnz	r0, 800485c <sin+0x74>
 800483e:	2001      	movs	r0, #1
 8004840:	e7dd      	b.n	80047fe <sin+0x16>
 8004842:	f000 fa0d 	bl	8004c60 <__kernel_cos>
 8004846:	e7dc      	b.n	8004802 <sin+0x1a>
 8004848:	2001      	movs	r0, #1
 800484a:	f000 fe41 	bl	80054d0 <__kernel_sin>
 800484e:	ec53 2b10 	vmov	r2, r3, d0
 8004852:	ee10 0a10 	vmov	r0, s0
 8004856:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800485a:	e7dd      	b.n	8004818 <sin+0x30>
 800485c:	f000 fa00 	bl	8004c60 <__kernel_cos>
 8004860:	e7f5      	b.n	800484e <sin+0x66>
 8004862:	bf00      	nop
 8004864:	f3af 8000 	nop.w
	...
 8004870:	3fe921fb 	.word	0x3fe921fb
 8004874:	7fefffff 	.word	0x7fefffff

08004878 <__ieee754_rem_pio2>:
 8004878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487c:	ec57 6b10 	vmov	r6, r7, d0
 8004880:	4bc3      	ldr	r3, [pc, #780]	; (8004b90 <__ieee754_rem_pio2+0x318>)
 8004882:	b08d      	sub	sp, #52	; 0x34
 8004884:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004888:	4598      	cmp	r8, r3
 800488a:	4604      	mov	r4, r0
 800488c:	9704      	str	r7, [sp, #16]
 800488e:	dc07      	bgt.n	80048a0 <__ieee754_rem_pio2+0x28>
 8004890:	2200      	movs	r2, #0
 8004892:	2300      	movs	r3, #0
 8004894:	ed84 0b00 	vstr	d0, [r4]
 8004898:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800489c:	2500      	movs	r5, #0
 800489e:	e027      	b.n	80048f0 <__ieee754_rem_pio2+0x78>
 80048a0:	4bbc      	ldr	r3, [pc, #752]	; (8004b94 <__ieee754_rem_pio2+0x31c>)
 80048a2:	4598      	cmp	r8, r3
 80048a4:	dc75      	bgt.n	8004992 <__ieee754_rem_pio2+0x11a>
 80048a6:	9b04      	ldr	r3, [sp, #16]
 80048a8:	4dbb      	ldr	r5, [pc, #748]	; (8004b98 <__ieee754_rem_pio2+0x320>)
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	ee10 0a10 	vmov	r0, s0
 80048b0:	a3a9      	add	r3, pc, #676	; (adr r3, 8004b58 <__ieee754_rem_pio2+0x2e0>)
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	4639      	mov	r1, r7
 80048b8:	dd36      	ble.n	8004928 <__ieee754_rem_pio2+0xb0>
 80048ba:	f7fb fce5 	bl	8000288 <__aeabi_dsub>
 80048be:	45a8      	cmp	r8, r5
 80048c0:	4606      	mov	r6, r0
 80048c2:	460f      	mov	r7, r1
 80048c4:	d018      	beq.n	80048f8 <__ieee754_rem_pio2+0x80>
 80048c6:	a3a6      	add	r3, pc, #664	; (adr r3, 8004b60 <__ieee754_rem_pio2+0x2e8>)
 80048c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048cc:	f7fb fcdc 	bl	8000288 <__aeabi_dsub>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	e9c4 2300 	strd	r2, r3, [r4]
 80048d8:	4630      	mov	r0, r6
 80048da:	4639      	mov	r1, r7
 80048dc:	f7fb fcd4 	bl	8000288 <__aeabi_dsub>
 80048e0:	a39f      	add	r3, pc, #636	; (adr r3, 8004b60 <__ieee754_rem_pio2+0x2e8>)
 80048e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e6:	f7fb fccf 	bl	8000288 <__aeabi_dsub>
 80048ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80048ee:	2501      	movs	r5, #1
 80048f0:	4628      	mov	r0, r5
 80048f2:	b00d      	add	sp, #52	; 0x34
 80048f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048f8:	a39b      	add	r3, pc, #620	; (adr r3, 8004b68 <__ieee754_rem_pio2+0x2f0>)
 80048fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fe:	f7fb fcc3 	bl	8000288 <__aeabi_dsub>
 8004902:	a39b      	add	r3, pc, #620	; (adr r3, 8004b70 <__ieee754_rem_pio2+0x2f8>)
 8004904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004908:	4606      	mov	r6, r0
 800490a:	460f      	mov	r7, r1
 800490c:	f7fb fcbc 	bl	8000288 <__aeabi_dsub>
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	e9c4 2300 	strd	r2, r3, [r4]
 8004918:	4630      	mov	r0, r6
 800491a:	4639      	mov	r1, r7
 800491c:	f7fb fcb4 	bl	8000288 <__aeabi_dsub>
 8004920:	a393      	add	r3, pc, #588	; (adr r3, 8004b70 <__ieee754_rem_pio2+0x2f8>)
 8004922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004926:	e7de      	b.n	80048e6 <__ieee754_rem_pio2+0x6e>
 8004928:	f7fb fcb0 	bl	800028c <__adddf3>
 800492c:	45a8      	cmp	r8, r5
 800492e:	4606      	mov	r6, r0
 8004930:	460f      	mov	r7, r1
 8004932:	d016      	beq.n	8004962 <__ieee754_rem_pio2+0xea>
 8004934:	a38a      	add	r3, pc, #552	; (adr r3, 8004b60 <__ieee754_rem_pio2+0x2e8>)
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	f7fb fca7 	bl	800028c <__adddf3>
 800493e:	4602      	mov	r2, r0
 8004940:	460b      	mov	r3, r1
 8004942:	e9c4 2300 	strd	r2, r3, [r4]
 8004946:	4630      	mov	r0, r6
 8004948:	4639      	mov	r1, r7
 800494a:	f7fb fc9d 	bl	8000288 <__aeabi_dsub>
 800494e:	a384      	add	r3, pc, #528	; (adr r3, 8004b60 <__ieee754_rem_pio2+0x2e8>)
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f7fb fc9a 	bl	800028c <__adddf3>
 8004958:	f04f 35ff 	mov.w	r5, #4294967295
 800495c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004960:	e7c6      	b.n	80048f0 <__ieee754_rem_pio2+0x78>
 8004962:	a381      	add	r3, pc, #516	; (adr r3, 8004b68 <__ieee754_rem_pio2+0x2f0>)
 8004964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004968:	f7fb fc90 	bl	800028c <__adddf3>
 800496c:	a380      	add	r3, pc, #512	; (adr r3, 8004b70 <__ieee754_rem_pio2+0x2f8>)
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	4606      	mov	r6, r0
 8004974:	460f      	mov	r7, r1
 8004976:	f7fb fc89 	bl	800028c <__adddf3>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	e9c4 2300 	strd	r2, r3, [r4]
 8004982:	4630      	mov	r0, r6
 8004984:	4639      	mov	r1, r7
 8004986:	f7fb fc7f 	bl	8000288 <__aeabi_dsub>
 800498a:	a379      	add	r3, pc, #484	; (adr r3, 8004b70 <__ieee754_rem_pio2+0x2f8>)
 800498c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004990:	e7e0      	b.n	8004954 <__ieee754_rem_pio2+0xdc>
 8004992:	4b82      	ldr	r3, [pc, #520]	; (8004b9c <__ieee754_rem_pio2+0x324>)
 8004994:	4598      	cmp	r8, r3
 8004996:	f300 80d0 	bgt.w	8004b3a <__ieee754_rem_pio2+0x2c2>
 800499a:	f000 fe53 	bl	8005644 <fabs>
 800499e:	ec57 6b10 	vmov	r6, r7, d0
 80049a2:	ee10 0a10 	vmov	r0, s0
 80049a6:	a374      	add	r3, pc, #464	; (adr r3, 8004b78 <__ieee754_rem_pio2+0x300>)
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	4639      	mov	r1, r7
 80049ae:	f7fb fe1f 	bl	80005f0 <__aeabi_dmul>
 80049b2:	2200      	movs	r2, #0
 80049b4:	4b7a      	ldr	r3, [pc, #488]	; (8004ba0 <__ieee754_rem_pio2+0x328>)
 80049b6:	f7fb fc69 	bl	800028c <__adddf3>
 80049ba:	f7fc f8b3 	bl	8000b24 <__aeabi_d2iz>
 80049be:	4605      	mov	r5, r0
 80049c0:	f7fb fdb0 	bl	8000524 <__aeabi_i2d>
 80049c4:	a364      	add	r3, pc, #400	; (adr r3, 8004b58 <__ieee754_rem_pio2+0x2e0>)
 80049c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80049ce:	f7fb fe0f 	bl	80005f0 <__aeabi_dmul>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4630      	mov	r0, r6
 80049d8:	4639      	mov	r1, r7
 80049da:	f7fb fc55 	bl	8000288 <__aeabi_dsub>
 80049de:	a360      	add	r3, pc, #384	; (adr r3, 8004b60 <__ieee754_rem_pio2+0x2e8>)
 80049e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e4:	4682      	mov	sl, r0
 80049e6:	468b      	mov	fp, r1
 80049e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049ec:	f7fb fe00 	bl	80005f0 <__aeabi_dmul>
 80049f0:	2d1f      	cmp	r5, #31
 80049f2:	4606      	mov	r6, r0
 80049f4:	460f      	mov	r7, r1
 80049f6:	dc2a      	bgt.n	8004a4e <__ieee754_rem_pio2+0x1d6>
 80049f8:	1e6a      	subs	r2, r5, #1
 80049fa:	4b6a      	ldr	r3, [pc, #424]	; (8004ba4 <__ieee754_rem_pio2+0x32c>)
 80049fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a00:	4598      	cmp	r8, r3
 8004a02:	d024      	beq.n	8004a4e <__ieee754_rem_pio2+0x1d6>
 8004a04:	4632      	mov	r2, r6
 8004a06:	463b      	mov	r3, r7
 8004a08:	4650      	mov	r0, sl
 8004a0a:	4659      	mov	r1, fp
 8004a0c:	f7fb fc3c 	bl	8000288 <__aeabi_dsub>
 8004a10:	e9c4 0100 	strd	r0, r1, [r4]
 8004a14:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004a18:	4650      	mov	r0, sl
 8004a1a:	4642      	mov	r2, r8
 8004a1c:	464b      	mov	r3, r9
 8004a1e:	4659      	mov	r1, fp
 8004a20:	f7fb fc32 	bl	8000288 <__aeabi_dsub>
 8004a24:	463b      	mov	r3, r7
 8004a26:	4632      	mov	r2, r6
 8004a28:	f7fb fc2e 	bl	8000288 <__aeabi_dsub>
 8004a2c:	9b04      	ldr	r3, [sp, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a34:	f6bf af5c 	bge.w	80048f0 <__ieee754_rem_pio2+0x78>
 8004a38:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004a3c:	6063      	str	r3, [r4, #4]
 8004a3e:	f8c4 8000 	str.w	r8, [r4]
 8004a42:	60a0      	str	r0, [r4, #8]
 8004a44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004a48:	60e3      	str	r3, [r4, #12]
 8004a4a:	426d      	negs	r5, r5
 8004a4c:	e750      	b.n	80048f0 <__ieee754_rem_pio2+0x78>
 8004a4e:	4632      	mov	r2, r6
 8004a50:	463b      	mov	r3, r7
 8004a52:	4650      	mov	r0, sl
 8004a54:	4659      	mov	r1, fp
 8004a56:	f7fb fc17 	bl	8000288 <__aeabi_dsub>
 8004a5a:	ea4f 5228 	mov.w	r2, r8, asr #20
 8004a5e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	e9c4 0100 	strd	r0, r1, [r4]
 8004a6a:	9205      	str	r2, [sp, #20]
 8004a6c:	ddd2      	ble.n	8004a14 <__ieee754_rem_pio2+0x19c>
 8004a6e:	a33e      	add	r3, pc, #248	; (adr r3, 8004b68 <__ieee754_rem_pio2+0x2f0>)
 8004a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a78:	f7fb fdba 	bl	80005f0 <__aeabi_dmul>
 8004a7c:	4606      	mov	r6, r0
 8004a7e:	460f      	mov	r7, r1
 8004a80:	4602      	mov	r2, r0
 8004a82:	460b      	mov	r3, r1
 8004a84:	4650      	mov	r0, sl
 8004a86:	4659      	mov	r1, fp
 8004a88:	f7fb fbfe 	bl	8000288 <__aeabi_dsub>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	460b      	mov	r3, r1
 8004a90:	4680      	mov	r8, r0
 8004a92:	4689      	mov	r9, r1
 8004a94:	4650      	mov	r0, sl
 8004a96:	4659      	mov	r1, fp
 8004a98:	f7fb fbf6 	bl	8000288 <__aeabi_dsub>
 8004a9c:	4632      	mov	r2, r6
 8004a9e:	463b      	mov	r3, r7
 8004aa0:	f7fb fbf2 	bl	8000288 <__aeabi_dsub>
 8004aa4:	a332      	add	r3, pc, #200	; (adr r3, 8004b70 <__ieee754_rem_pio2+0x2f8>)
 8004aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aaa:	4606      	mov	r6, r0
 8004aac:	460f      	mov	r7, r1
 8004aae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ab2:	f7fb fd9d 	bl	80005f0 <__aeabi_dmul>
 8004ab6:	4632      	mov	r2, r6
 8004ab8:	463b      	mov	r3, r7
 8004aba:	f7fb fbe5 	bl	8000288 <__aeabi_dsub>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4606      	mov	r6, r0
 8004ac4:	460f      	mov	r7, r1
 8004ac6:	4640      	mov	r0, r8
 8004ac8:	4649      	mov	r1, r9
 8004aca:	f7fb fbdd 	bl	8000288 <__aeabi_dsub>
 8004ace:	9a05      	ldr	r2, [sp, #20]
 8004ad0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b31      	cmp	r3, #49	; 0x31
 8004ad8:	e9c4 0100 	strd	r0, r1, [r4]
 8004adc:	dd2a      	ble.n	8004b34 <__ieee754_rem_pio2+0x2bc>
 8004ade:	a328      	add	r3, pc, #160	; (adr r3, 8004b80 <__ieee754_rem_pio2+0x308>)
 8004ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ae8:	f7fb fd82 	bl	80005f0 <__aeabi_dmul>
 8004aec:	4606      	mov	r6, r0
 8004aee:	460f      	mov	r7, r1
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4640      	mov	r0, r8
 8004af6:	4649      	mov	r1, r9
 8004af8:	f7fb fbc6 	bl	8000288 <__aeabi_dsub>
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	4682      	mov	sl, r0
 8004b02:	468b      	mov	fp, r1
 8004b04:	4640      	mov	r0, r8
 8004b06:	4649      	mov	r1, r9
 8004b08:	f7fb fbbe 	bl	8000288 <__aeabi_dsub>
 8004b0c:	4632      	mov	r2, r6
 8004b0e:	463b      	mov	r3, r7
 8004b10:	f7fb fbba 	bl	8000288 <__aeabi_dsub>
 8004b14:	a31c      	add	r3, pc, #112	; (adr r3, 8004b88 <__ieee754_rem_pio2+0x310>)
 8004b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b1a:	4606      	mov	r6, r0
 8004b1c:	460f      	mov	r7, r1
 8004b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b22:	f7fb fd65 	bl	80005f0 <__aeabi_dmul>
 8004b26:	4632      	mov	r2, r6
 8004b28:	463b      	mov	r3, r7
 8004b2a:	f7fb fbad 	bl	8000288 <__aeabi_dsub>
 8004b2e:	4606      	mov	r6, r0
 8004b30:	460f      	mov	r7, r1
 8004b32:	e767      	b.n	8004a04 <__ieee754_rem_pio2+0x18c>
 8004b34:	46c2      	mov	sl, r8
 8004b36:	46cb      	mov	fp, r9
 8004b38:	e76c      	b.n	8004a14 <__ieee754_rem_pio2+0x19c>
 8004b3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ba8 <__ieee754_rem_pio2+0x330>)
 8004b3c:	4598      	cmp	r8, r3
 8004b3e:	dd35      	ble.n	8004bac <__ieee754_rem_pio2+0x334>
 8004b40:	ee10 2a10 	vmov	r2, s0
 8004b44:	463b      	mov	r3, r7
 8004b46:	4630      	mov	r0, r6
 8004b48:	4639      	mov	r1, r7
 8004b4a:	f7fb fb9d 	bl	8000288 <__aeabi_dsub>
 8004b4e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004b52:	e9c4 0100 	strd	r0, r1, [r4]
 8004b56:	e6a1      	b.n	800489c <__ieee754_rem_pio2+0x24>
 8004b58:	54400000 	.word	0x54400000
 8004b5c:	3ff921fb 	.word	0x3ff921fb
 8004b60:	1a626331 	.word	0x1a626331
 8004b64:	3dd0b461 	.word	0x3dd0b461
 8004b68:	1a600000 	.word	0x1a600000
 8004b6c:	3dd0b461 	.word	0x3dd0b461
 8004b70:	2e037073 	.word	0x2e037073
 8004b74:	3ba3198a 	.word	0x3ba3198a
 8004b78:	6dc9c883 	.word	0x6dc9c883
 8004b7c:	3fe45f30 	.word	0x3fe45f30
 8004b80:	2e000000 	.word	0x2e000000
 8004b84:	3ba3198a 	.word	0x3ba3198a
 8004b88:	252049c1 	.word	0x252049c1
 8004b8c:	397b839a 	.word	0x397b839a
 8004b90:	3fe921fb 	.word	0x3fe921fb
 8004b94:	4002d97b 	.word	0x4002d97b
 8004b98:	3ff921fb 	.word	0x3ff921fb
 8004b9c:	413921fb 	.word	0x413921fb
 8004ba0:	3fe00000 	.word	0x3fe00000
 8004ba4:	08005990 	.word	0x08005990
 8004ba8:	7fefffff 	.word	0x7fefffff
 8004bac:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004bb0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8004bb4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004bb8:	4630      	mov	r0, r6
 8004bba:	460f      	mov	r7, r1
 8004bbc:	f7fb ffb2 	bl	8000b24 <__aeabi_d2iz>
 8004bc0:	f7fb fcb0 	bl	8000524 <__aeabi_i2d>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4630      	mov	r0, r6
 8004bca:	4639      	mov	r1, r7
 8004bcc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004bd0:	f7fb fb5a 	bl	8000288 <__aeabi_dsub>
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	4b1f      	ldr	r3, [pc, #124]	; (8004c54 <__ieee754_rem_pio2+0x3dc>)
 8004bd8:	f7fb fd0a 	bl	80005f0 <__aeabi_dmul>
 8004bdc:	460f      	mov	r7, r1
 8004bde:	4606      	mov	r6, r0
 8004be0:	f7fb ffa0 	bl	8000b24 <__aeabi_d2iz>
 8004be4:	f7fb fc9e 	bl	8000524 <__aeabi_i2d>
 8004be8:	4602      	mov	r2, r0
 8004bea:	460b      	mov	r3, r1
 8004bec:	4630      	mov	r0, r6
 8004bee:	4639      	mov	r1, r7
 8004bf0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004bf4:	f7fb fb48 	bl	8000288 <__aeabi_dsub>
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	4b16      	ldr	r3, [pc, #88]	; (8004c54 <__ieee754_rem_pio2+0x3dc>)
 8004bfc:	f7fb fcf8 	bl	80005f0 <__aeabi_dmul>
 8004c00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004c04:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8004c08:	f04f 0803 	mov.w	r8, #3
 8004c0c:	2600      	movs	r6, #0
 8004c0e:	2700      	movs	r7, #0
 8004c10:	4632      	mov	r2, r6
 8004c12:	463b      	mov	r3, r7
 8004c14:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004c18:	f108 3aff 	add.w	sl, r8, #4294967295
 8004c1c:	f7fb ff50 	bl	8000ac0 <__aeabi_dcmpeq>
 8004c20:	b9b0      	cbnz	r0, 8004c50 <__ieee754_rem_pio2+0x3d8>
 8004c22:	4b0d      	ldr	r3, [pc, #52]	; (8004c58 <__ieee754_rem_pio2+0x3e0>)
 8004c24:	9301      	str	r3, [sp, #4]
 8004c26:	2302      	movs	r3, #2
 8004c28:	9300      	str	r3, [sp, #0]
 8004c2a:	462a      	mov	r2, r5
 8004c2c:	4643      	mov	r3, r8
 8004c2e:	4621      	mov	r1, r4
 8004c30:	a806      	add	r0, sp, #24
 8004c32:	f000 f8fd 	bl	8004e30 <__kernel_rem_pio2>
 8004c36:	9b04      	ldr	r3, [sp, #16]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	4605      	mov	r5, r0
 8004c3c:	f6bf ae58 	bge.w	80048f0 <__ieee754_rem_pio2+0x78>
 8004c40:	6863      	ldr	r3, [r4, #4]
 8004c42:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004c46:	6063      	str	r3, [r4, #4]
 8004c48:	68e3      	ldr	r3, [r4, #12]
 8004c4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004c4e:	e6fb      	b.n	8004a48 <__ieee754_rem_pio2+0x1d0>
 8004c50:	46d0      	mov	r8, sl
 8004c52:	e7dd      	b.n	8004c10 <__ieee754_rem_pio2+0x398>
 8004c54:	41700000 	.word	0x41700000
 8004c58:	08005a10 	.word	0x08005a10
 8004c5c:	00000000 	.word	0x00000000

08004c60 <__kernel_cos>:
 8004c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c64:	ec59 8b10 	vmov	r8, r9, d0
 8004c68:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8004c6c:	b085      	sub	sp, #20
 8004c6e:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8004c72:	ed8d 1b00 	vstr	d1, [sp]
 8004c76:	da07      	bge.n	8004c88 <__kernel_cos+0x28>
 8004c78:	ee10 0a10 	vmov	r0, s0
 8004c7c:	4649      	mov	r1, r9
 8004c7e:	f7fb ff51 	bl	8000b24 <__aeabi_d2iz>
 8004c82:	2800      	cmp	r0, #0
 8004c84:	f000 80aa 	beq.w	8004ddc <__kernel_cos+0x17c>
 8004c88:	4642      	mov	r2, r8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	4649      	mov	r1, r9
 8004c90:	f7fb fcae 	bl	80005f0 <__aeabi_dmul>
 8004c94:	a359      	add	r3, pc, #356	; (adr r3, 8004dfc <__kernel_cos+0x19c>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	4604      	mov	r4, r0
 8004c9c:	460d      	mov	r5, r1
 8004c9e:	f7fb fca7 	bl	80005f0 <__aeabi_dmul>
 8004ca2:	a358      	add	r3, pc, #352	; (adr r3, 8004e04 <__kernel_cos+0x1a4>)
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f7fb faf0 	bl	800028c <__adddf3>
 8004cac:	4622      	mov	r2, r4
 8004cae:	462b      	mov	r3, r5
 8004cb0:	f7fb fc9e 	bl	80005f0 <__aeabi_dmul>
 8004cb4:	a355      	add	r3, pc, #340	; (adr r3, 8004e0c <__kernel_cos+0x1ac>)
 8004cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cba:	f7fb fae5 	bl	8000288 <__aeabi_dsub>
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	462b      	mov	r3, r5
 8004cc2:	f7fb fc95 	bl	80005f0 <__aeabi_dmul>
 8004cc6:	a353      	add	r3, pc, #332	; (adr r3, 8004e14 <__kernel_cos+0x1b4>)
 8004cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ccc:	f7fb fade 	bl	800028c <__adddf3>
 8004cd0:	4622      	mov	r2, r4
 8004cd2:	462b      	mov	r3, r5
 8004cd4:	f7fb fc8c 	bl	80005f0 <__aeabi_dmul>
 8004cd8:	a350      	add	r3, pc, #320	; (adr r3, 8004e1c <__kernel_cos+0x1bc>)
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	f7fb fad3 	bl	8000288 <__aeabi_dsub>
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	462b      	mov	r3, r5
 8004ce6:	f7fb fc83 	bl	80005f0 <__aeabi_dmul>
 8004cea:	a34e      	add	r3, pc, #312	; (adr r3, 8004e24 <__kernel_cos+0x1c4>)
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	f7fb facc 	bl	800028c <__adddf3>
 8004cf4:	462b      	mov	r3, r5
 8004cf6:	4622      	mov	r2, r4
 8004cf8:	f7fb fc7a 	bl	80005f0 <__aeabi_dmul>
 8004cfc:	4b3a      	ldr	r3, [pc, #232]	; (8004de8 <__kernel_cos+0x188>)
 8004cfe:	429f      	cmp	r7, r3
 8004d00:	4682      	mov	sl, r0
 8004d02:	468b      	mov	fp, r1
 8004d04:	dc2c      	bgt.n	8004d60 <__kernel_cos+0x100>
 8004d06:	2200      	movs	r2, #0
 8004d08:	4b38      	ldr	r3, [pc, #224]	; (8004dec <__kernel_cos+0x18c>)
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	f7fb fc6f 	bl	80005f0 <__aeabi_dmul>
 8004d12:	4652      	mov	r2, sl
 8004d14:	4606      	mov	r6, r0
 8004d16:	460f      	mov	r7, r1
 8004d18:	465b      	mov	r3, fp
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	4629      	mov	r1, r5
 8004d1e:	f7fb fc67 	bl	80005f0 <__aeabi_dmul>
 8004d22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d26:	4604      	mov	r4, r0
 8004d28:	460d      	mov	r5, r1
 8004d2a:	4640      	mov	r0, r8
 8004d2c:	4649      	mov	r1, r9
 8004d2e:	f7fb fc5f 	bl	80005f0 <__aeabi_dmul>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4620      	mov	r0, r4
 8004d38:	4629      	mov	r1, r5
 8004d3a:	f7fb faa5 	bl	8000288 <__aeabi_dsub>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4630      	mov	r0, r6
 8004d44:	4639      	mov	r1, r7
 8004d46:	f7fb fa9f 	bl	8000288 <__aeabi_dsub>
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4928      	ldr	r1, [pc, #160]	; (8004df0 <__kernel_cos+0x190>)
 8004d4e:	4602      	mov	r2, r0
 8004d50:	2000      	movs	r0, #0
 8004d52:	f7fb fa99 	bl	8000288 <__aeabi_dsub>
 8004d56:	ec41 0b10 	vmov	d0, r0, r1
 8004d5a:	b005      	add	sp, #20
 8004d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d60:	4b24      	ldr	r3, [pc, #144]	; (8004df4 <__kernel_cos+0x194>)
 8004d62:	4923      	ldr	r1, [pc, #140]	; (8004df0 <__kernel_cos+0x190>)
 8004d64:	429f      	cmp	r7, r3
 8004d66:	bfd7      	itett	le
 8004d68:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8004d6c:	4f22      	ldrgt	r7, [pc, #136]	; (8004df8 <__kernel_cos+0x198>)
 8004d6e:	2200      	movle	r2, #0
 8004d70:	4616      	movle	r6, r2
 8004d72:	bfd4      	ite	le
 8004d74:	461f      	movle	r7, r3
 8004d76:	2600      	movgt	r6, #0
 8004d78:	4632      	mov	r2, r6
 8004d7a:	463b      	mov	r3, r7
 8004d7c:	2000      	movs	r0, #0
 8004d7e:	f7fb fa83 	bl	8000288 <__aeabi_dsub>
 8004d82:	2200      	movs	r2, #0
 8004d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d88:	4b18      	ldr	r3, [pc, #96]	; (8004dec <__kernel_cos+0x18c>)
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	f7fb fc2f 	bl	80005f0 <__aeabi_dmul>
 8004d92:	4632      	mov	r2, r6
 8004d94:	463b      	mov	r3, r7
 8004d96:	f7fb fa77 	bl	8000288 <__aeabi_dsub>
 8004d9a:	4652      	mov	r2, sl
 8004d9c:	4606      	mov	r6, r0
 8004d9e:	460f      	mov	r7, r1
 8004da0:	465b      	mov	r3, fp
 8004da2:	4620      	mov	r0, r4
 8004da4:	4629      	mov	r1, r5
 8004da6:	f7fb fc23 	bl	80005f0 <__aeabi_dmul>
 8004daa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004dae:	4604      	mov	r4, r0
 8004db0:	460d      	mov	r5, r1
 8004db2:	4640      	mov	r0, r8
 8004db4:	4649      	mov	r1, r9
 8004db6:	f7fb fc1b 	bl	80005f0 <__aeabi_dmul>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	f7fb fa61 	bl	8000288 <__aeabi_dsub>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4630      	mov	r0, r6
 8004dcc:	4639      	mov	r1, r7
 8004dce:	f7fb fa5b 	bl	8000288 <__aeabi_dsub>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dda:	e7ba      	b.n	8004d52 <__kernel_cos+0xf2>
 8004ddc:	2000      	movs	r0, #0
 8004dde:	4904      	ldr	r1, [pc, #16]	; (8004df0 <__kernel_cos+0x190>)
 8004de0:	e7b9      	b.n	8004d56 <__kernel_cos+0xf6>
 8004de2:	bf00      	nop
 8004de4:	f3af 8000 	nop.w
 8004de8:	3fd33332 	.word	0x3fd33332
 8004dec:	3fe00000 	.word	0x3fe00000
 8004df0:	3ff00000 	.word	0x3ff00000
 8004df4:	3fe90000 	.word	0x3fe90000
 8004df8:	3fd20000 	.word	0x3fd20000
 8004dfc:	be8838d4 	.word	0xbe8838d4
 8004e00:	bda8fae9 	.word	0xbda8fae9
 8004e04:	bdb4b1c4 	.word	0xbdb4b1c4
 8004e08:	3e21ee9e 	.word	0x3e21ee9e
 8004e0c:	809c52ad 	.word	0x809c52ad
 8004e10:	3e927e4f 	.word	0x3e927e4f
 8004e14:	19cb1590 	.word	0x19cb1590
 8004e18:	3efa01a0 	.word	0x3efa01a0
 8004e1c:	16c15177 	.word	0x16c15177
 8004e20:	3f56c16c 	.word	0x3f56c16c
 8004e24:	5555554c 	.word	0x5555554c
 8004e28:	3fa55555 	.word	0x3fa55555
 8004e2c:	00000000 	.word	0x00000000

08004e30 <__kernel_rem_pio2>:
 8004e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e34:	ed2d 8b02 	vpush	{d8}
 8004e38:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004e3c:	1ed4      	subs	r4, r2, #3
 8004e3e:	9306      	str	r3, [sp, #24]
 8004e40:	9102      	str	r1, [sp, #8]
 8004e42:	4bc3      	ldr	r3, [pc, #780]	; (8005150 <__kernel_rem_pio2+0x320>)
 8004e44:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8004e46:	9009      	str	r0, [sp, #36]	; 0x24
 8004e48:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	9b06      	ldr	r3, [sp, #24]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	9304      	str	r3, [sp, #16]
 8004e54:	2318      	movs	r3, #24
 8004e56:	fb94 f4f3 	sdiv	r4, r4, r3
 8004e5a:	f06f 0317 	mvn.w	r3, #23
 8004e5e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8004e62:	fb04 3303 	mla	r3, r4, r3, r3
 8004e66:	eb03 0a02 	add.w	sl, r3, r2
 8004e6a:	9b00      	ldr	r3, [sp, #0]
 8004e6c:	9a04      	ldr	r2, [sp, #16]
 8004e6e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005140 <__kernel_rem_pio2+0x310>
 8004e72:	eb03 0802 	add.w	r8, r3, r2
 8004e76:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004e78:	1aa7      	subs	r7, r4, r2
 8004e7a:	ae20      	add	r6, sp, #128	; 0x80
 8004e7c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004e80:	2500      	movs	r5, #0
 8004e82:	4545      	cmp	r5, r8
 8004e84:	dd13      	ble.n	8004eae <__kernel_rem_pio2+0x7e>
 8004e86:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8005140 <__kernel_rem_pio2+0x310>
 8004e8a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8004e8e:	2600      	movs	r6, #0
 8004e90:	9b00      	ldr	r3, [sp, #0]
 8004e92:	429e      	cmp	r6, r3
 8004e94:	dc32      	bgt.n	8004efc <__kernel_rem_pio2+0xcc>
 8004e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e98:	9303      	str	r3, [sp, #12]
 8004e9a:	9b06      	ldr	r3, [sp, #24]
 8004e9c:	199d      	adds	r5, r3, r6
 8004e9e:	ab20      	add	r3, sp, #128	; 0x80
 8004ea0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004ea4:	9308      	str	r3, [sp, #32]
 8004ea6:	ec59 8b18 	vmov	r8, r9, d8
 8004eaa:	2700      	movs	r7, #0
 8004eac:	e01f      	b.n	8004eee <__kernel_rem_pio2+0xbe>
 8004eae:	42ef      	cmn	r7, r5
 8004eb0:	d407      	bmi.n	8004ec2 <__kernel_rem_pio2+0x92>
 8004eb2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004eb6:	f7fb fb35 	bl	8000524 <__aeabi_i2d>
 8004eba:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004ebe:	3501      	adds	r5, #1
 8004ec0:	e7df      	b.n	8004e82 <__kernel_rem_pio2+0x52>
 8004ec2:	ec51 0b18 	vmov	r0, r1, d8
 8004ec6:	e7f8      	b.n	8004eba <__kernel_rem_pio2+0x8a>
 8004ec8:	9908      	ldr	r1, [sp, #32]
 8004eca:	9d03      	ldr	r5, [sp, #12]
 8004ecc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8004ed0:	9108      	str	r1, [sp, #32]
 8004ed2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8004ed6:	9503      	str	r5, [sp, #12]
 8004ed8:	f7fb fb8a 	bl	80005f0 <__aeabi_dmul>
 8004edc:	4602      	mov	r2, r0
 8004ede:	460b      	mov	r3, r1
 8004ee0:	4640      	mov	r0, r8
 8004ee2:	4649      	mov	r1, r9
 8004ee4:	f7fb f9d2 	bl	800028c <__adddf3>
 8004ee8:	3701      	adds	r7, #1
 8004eea:	4680      	mov	r8, r0
 8004eec:	4689      	mov	r9, r1
 8004eee:	9b04      	ldr	r3, [sp, #16]
 8004ef0:	429f      	cmp	r7, r3
 8004ef2:	dde9      	ble.n	8004ec8 <__kernel_rem_pio2+0x98>
 8004ef4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8004ef8:	3601      	adds	r6, #1
 8004efa:	e7c9      	b.n	8004e90 <__kernel_rem_pio2+0x60>
 8004efc:	9b00      	ldr	r3, [sp, #0]
 8004efe:	9f00      	ldr	r7, [sp, #0]
 8004f00:	aa0c      	add	r2, sp, #48	; 0x30
 8004f02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004f06:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f08:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8004f0a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004f0e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f10:	ab98      	add	r3, sp, #608	; 0x260
 8004f12:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8004f16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f1e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8004f22:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f26:	9308      	str	r3, [sp, #32]
 8004f28:	9a08      	ldr	r2, [sp, #32]
 8004f2a:	ab98      	add	r3, sp, #608	; 0x260
 8004f2c:	4413      	add	r3, r2
 8004f2e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8004f32:	2600      	movs	r6, #0
 8004f34:	1bbb      	subs	r3, r7, r6
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	dc77      	bgt.n	800502a <__kernel_rem_pio2+0x1fa>
 8004f3a:	ec49 8b10 	vmov	d0, r8, r9
 8004f3e:	4650      	mov	r0, sl
 8004f40:	f000 fc0e 	bl	8005760 <scalbn>
 8004f44:	ec55 4b10 	vmov	r4, r5, d0
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004f4e:	ee10 0a10 	vmov	r0, s0
 8004f52:	4629      	mov	r1, r5
 8004f54:	f7fb fb4c 	bl	80005f0 <__aeabi_dmul>
 8004f58:	ec41 0b10 	vmov	d0, r0, r1
 8004f5c:	f000 fb7c 	bl	8005658 <floor>
 8004f60:	2200      	movs	r2, #0
 8004f62:	ec51 0b10 	vmov	r0, r1, d0
 8004f66:	4b7b      	ldr	r3, [pc, #492]	; (8005154 <__kernel_rem_pio2+0x324>)
 8004f68:	f7fb fb42 	bl	80005f0 <__aeabi_dmul>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4620      	mov	r0, r4
 8004f72:	4629      	mov	r1, r5
 8004f74:	f7fb f988 	bl	8000288 <__aeabi_dsub>
 8004f78:	460d      	mov	r5, r1
 8004f7a:	4604      	mov	r4, r0
 8004f7c:	f7fb fdd2 	bl	8000b24 <__aeabi_d2iz>
 8004f80:	9003      	str	r0, [sp, #12]
 8004f82:	f7fb facf 	bl	8000524 <__aeabi_i2d>
 8004f86:	4602      	mov	r2, r0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4620      	mov	r0, r4
 8004f8c:	4629      	mov	r1, r5
 8004f8e:	f7fb f97b 	bl	8000288 <__aeabi_dsub>
 8004f92:	f1ba 0f00 	cmp.w	sl, #0
 8004f96:	4680      	mov	r8, r0
 8004f98:	4689      	mov	r9, r1
 8004f9a:	dd6b      	ble.n	8005074 <__kernel_rem_pio2+0x244>
 8004f9c:	1e7a      	subs	r2, r7, #1
 8004f9e:	ab0c      	add	r3, sp, #48	; 0x30
 8004fa0:	f1ca 0118 	rsb	r1, sl, #24
 8004fa4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004fa8:	9c03      	ldr	r4, [sp, #12]
 8004faa:	fa40 f301 	asr.w	r3, r0, r1
 8004fae:	441c      	add	r4, r3
 8004fb0:	408b      	lsls	r3, r1
 8004fb2:	1ac0      	subs	r0, r0, r3
 8004fb4:	ab0c      	add	r3, sp, #48	; 0x30
 8004fb6:	9403      	str	r4, [sp, #12]
 8004fb8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004fbc:	f1ca 0317 	rsb	r3, sl, #23
 8004fc0:	fa40 fb03 	asr.w	fp, r0, r3
 8004fc4:	f1bb 0f00 	cmp.w	fp, #0
 8004fc8:	dd62      	ble.n	8005090 <__kernel_rem_pio2+0x260>
 8004fca:	9b03      	ldr	r3, [sp, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	3301      	adds	r3, #1
 8004fd0:	9303      	str	r3, [sp, #12]
 8004fd2:	4614      	mov	r4, r2
 8004fd4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004fd8:	4297      	cmp	r7, r2
 8004fda:	f300 8089 	bgt.w	80050f0 <__kernel_rem_pio2+0x2c0>
 8004fde:	f1ba 0f00 	cmp.w	sl, #0
 8004fe2:	dd07      	ble.n	8004ff4 <__kernel_rem_pio2+0x1c4>
 8004fe4:	f1ba 0f01 	cmp.w	sl, #1
 8004fe8:	f000 8096 	beq.w	8005118 <__kernel_rem_pio2+0x2e8>
 8004fec:	f1ba 0f02 	cmp.w	sl, #2
 8004ff0:	f000 809c 	beq.w	800512c <__kernel_rem_pio2+0x2fc>
 8004ff4:	f1bb 0f02 	cmp.w	fp, #2
 8004ff8:	d14a      	bne.n	8005090 <__kernel_rem_pio2+0x260>
 8004ffa:	4642      	mov	r2, r8
 8004ffc:	464b      	mov	r3, r9
 8004ffe:	2000      	movs	r0, #0
 8005000:	4955      	ldr	r1, [pc, #340]	; (8005158 <__kernel_rem_pio2+0x328>)
 8005002:	f7fb f941 	bl	8000288 <__aeabi_dsub>
 8005006:	4680      	mov	r8, r0
 8005008:	4689      	mov	r9, r1
 800500a:	2c00      	cmp	r4, #0
 800500c:	d040      	beq.n	8005090 <__kernel_rem_pio2+0x260>
 800500e:	4650      	mov	r0, sl
 8005010:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005148 <__kernel_rem_pio2+0x318>
 8005014:	f000 fba4 	bl	8005760 <scalbn>
 8005018:	4640      	mov	r0, r8
 800501a:	4649      	mov	r1, r9
 800501c:	ec53 2b10 	vmov	r2, r3, d0
 8005020:	f7fb f932 	bl	8000288 <__aeabi_dsub>
 8005024:	4680      	mov	r8, r0
 8005026:	4689      	mov	r9, r1
 8005028:	e032      	b.n	8005090 <__kernel_rem_pio2+0x260>
 800502a:	2200      	movs	r2, #0
 800502c:	4b4b      	ldr	r3, [pc, #300]	; (800515c <__kernel_rem_pio2+0x32c>)
 800502e:	4640      	mov	r0, r8
 8005030:	4649      	mov	r1, r9
 8005032:	f7fb fadd 	bl	80005f0 <__aeabi_dmul>
 8005036:	f7fb fd75 	bl	8000b24 <__aeabi_d2iz>
 800503a:	f7fb fa73 	bl	8000524 <__aeabi_i2d>
 800503e:	2200      	movs	r2, #0
 8005040:	4b47      	ldr	r3, [pc, #284]	; (8005160 <__kernel_rem_pio2+0x330>)
 8005042:	4604      	mov	r4, r0
 8005044:	460d      	mov	r5, r1
 8005046:	f7fb fad3 	bl	80005f0 <__aeabi_dmul>
 800504a:	4602      	mov	r2, r0
 800504c:	460b      	mov	r3, r1
 800504e:	4640      	mov	r0, r8
 8005050:	4649      	mov	r1, r9
 8005052:	f7fb f919 	bl	8000288 <__aeabi_dsub>
 8005056:	f7fb fd65 	bl	8000b24 <__aeabi_d2iz>
 800505a:	ab0c      	add	r3, sp, #48	; 0x30
 800505c:	4629      	mov	r1, r5
 800505e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005062:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005066:	4620      	mov	r0, r4
 8005068:	f7fb f910 	bl	800028c <__adddf3>
 800506c:	3601      	adds	r6, #1
 800506e:	4680      	mov	r8, r0
 8005070:	4689      	mov	r9, r1
 8005072:	e75f      	b.n	8004f34 <__kernel_rem_pio2+0x104>
 8005074:	d106      	bne.n	8005084 <__kernel_rem_pio2+0x254>
 8005076:	1e7b      	subs	r3, r7, #1
 8005078:	aa0c      	add	r2, sp, #48	; 0x30
 800507a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800507e:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005082:	e79f      	b.n	8004fc4 <__kernel_rem_pio2+0x194>
 8005084:	2200      	movs	r2, #0
 8005086:	4b37      	ldr	r3, [pc, #220]	; (8005164 <__kernel_rem_pio2+0x334>)
 8005088:	f7fb fd38 	bl	8000afc <__aeabi_dcmpge>
 800508c:	bb68      	cbnz	r0, 80050ea <__kernel_rem_pio2+0x2ba>
 800508e:	4683      	mov	fp, r0
 8005090:	2200      	movs	r2, #0
 8005092:	2300      	movs	r3, #0
 8005094:	4640      	mov	r0, r8
 8005096:	4649      	mov	r1, r9
 8005098:	f7fb fd12 	bl	8000ac0 <__aeabi_dcmpeq>
 800509c:	2800      	cmp	r0, #0
 800509e:	f000 80c1 	beq.w	8005224 <__kernel_rem_pio2+0x3f4>
 80050a2:	1e7c      	subs	r4, r7, #1
 80050a4:	4623      	mov	r3, r4
 80050a6:	2200      	movs	r2, #0
 80050a8:	9900      	ldr	r1, [sp, #0]
 80050aa:	428b      	cmp	r3, r1
 80050ac:	da5c      	bge.n	8005168 <__kernel_rem_pio2+0x338>
 80050ae:	2a00      	cmp	r2, #0
 80050b0:	f040 808b 	bne.w	80051ca <__kernel_rem_pio2+0x39a>
 80050b4:	2401      	movs	r4, #1
 80050b6:	f06f 0203 	mvn.w	r2, #3
 80050ba:	fb02 f304 	mul.w	r3, r2, r4
 80050be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050c0:	58cb      	ldr	r3, [r1, r3]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d056      	beq.n	8005174 <__kernel_rem_pio2+0x344>
 80050c6:	9b08      	ldr	r3, [sp, #32]
 80050c8:	aa98      	add	r2, sp, #608	; 0x260
 80050ca:	4413      	add	r3, r2
 80050cc:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 80050d0:	9b06      	ldr	r3, [sp, #24]
 80050d2:	19dd      	adds	r5, r3, r7
 80050d4:	ab20      	add	r3, sp, #128	; 0x80
 80050d6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80050da:	19e3      	adds	r3, r4, r7
 80050dc:	1c7e      	adds	r6, r7, #1
 80050de:	9303      	str	r3, [sp, #12]
 80050e0:	9b03      	ldr	r3, [sp, #12]
 80050e2:	429e      	cmp	r6, r3
 80050e4:	dd48      	ble.n	8005178 <__kernel_rem_pio2+0x348>
 80050e6:	461f      	mov	r7, r3
 80050e8:	e712      	b.n	8004f10 <__kernel_rem_pio2+0xe0>
 80050ea:	f04f 0b02 	mov.w	fp, #2
 80050ee:	e76c      	b.n	8004fca <__kernel_rem_pio2+0x19a>
 80050f0:	ab0c      	add	r3, sp, #48	; 0x30
 80050f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050f6:	b94c      	cbnz	r4, 800510c <__kernel_rem_pio2+0x2dc>
 80050f8:	b12b      	cbz	r3, 8005106 <__kernel_rem_pio2+0x2d6>
 80050fa:	a80c      	add	r0, sp, #48	; 0x30
 80050fc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005100:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005104:	2301      	movs	r3, #1
 8005106:	3201      	adds	r2, #1
 8005108:	461c      	mov	r4, r3
 800510a:	e765      	b.n	8004fd8 <__kernel_rem_pio2+0x1a8>
 800510c:	a80c      	add	r0, sp, #48	; 0x30
 800510e:	1acb      	subs	r3, r1, r3
 8005110:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005114:	4623      	mov	r3, r4
 8005116:	e7f6      	b.n	8005106 <__kernel_rem_pio2+0x2d6>
 8005118:	1e7a      	subs	r2, r7, #1
 800511a:	ab0c      	add	r3, sp, #48	; 0x30
 800511c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005120:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005124:	a90c      	add	r1, sp, #48	; 0x30
 8005126:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800512a:	e763      	b.n	8004ff4 <__kernel_rem_pio2+0x1c4>
 800512c:	1e7a      	subs	r2, r7, #1
 800512e:	ab0c      	add	r3, sp, #48	; 0x30
 8005130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005134:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005138:	e7f4      	b.n	8005124 <__kernel_rem_pio2+0x2f4>
 800513a:	bf00      	nop
 800513c:	f3af 8000 	nop.w
	...
 800514c:	3ff00000 	.word	0x3ff00000
 8005150:	08005b58 	.word	0x08005b58
 8005154:	40200000 	.word	0x40200000
 8005158:	3ff00000 	.word	0x3ff00000
 800515c:	3e700000 	.word	0x3e700000
 8005160:	41700000 	.word	0x41700000
 8005164:	3fe00000 	.word	0x3fe00000
 8005168:	a90c      	add	r1, sp, #48	; 0x30
 800516a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800516e:	3b01      	subs	r3, #1
 8005170:	430a      	orrs	r2, r1
 8005172:	e799      	b.n	80050a8 <__kernel_rem_pio2+0x278>
 8005174:	3401      	adds	r4, #1
 8005176:	e7a0      	b.n	80050ba <__kernel_rem_pio2+0x28a>
 8005178:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800517a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800517e:	f7fb f9d1 	bl	8000524 <__aeabi_i2d>
 8005182:	e8e5 0102 	strd	r0, r1, [r5], #8
 8005186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005188:	9508      	str	r5, [sp, #32]
 800518a:	461c      	mov	r4, r3
 800518c:	2700      	movs	r7, #0
 800518e:	f04f 0800 	mov.w	r8, #0
 8005192:	f04f 0900 	mov.w	r9, #0
 8005196:	9b04      	ldr	r3, [sp, #16]
 8005198:	429f      	cmp	r7, r3
 800519a:	dd03      	ble.n	80051a4 <__kernel_rem_pio2+0x374>
 800519c:	e8eb 8902 	strd	r8, r9, [fp], #8
 80051a0:	3601      	adds	r6, #1
 80051a2:	e79d      	b.n	80050e0 <__kernel_rem_pio2+0x2b0>
 80051a4:	9908      	ldr	r1, [sp, #32]
 80051a6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80051aa:	9108      	str	r1, [sp, #32]
 80051ac:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80051b0:	f7fb fa1e 	bl	80005f0 <__aeabi_dmul>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4640      	mov	r0, r8
 80051ba:	4649      	mov	r1, r9
 80051bc:	f7fb f866 	bl	800028c <__adddf3>
 80051c0:	3701      	adds	r7, #1
 80051c2:	4680      	mov	r8, r0
 80051c4:	4689      	mov	r9, r1
 80051c6:	e7e6      	b.n	8005196 <__kernel_rem_pio2+0x366>
 80051c8:	3c01      	subs	r4, #1
 80051ca:	ab0c      	add	r3, sp, #48	; 0x30
 80051cc:	f1aa 0a18 	sub.w	sl, sl, #24
 80051d0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0f7      	beq.n	80051c8 <__kernel_rem_pio2+0x398>
 80051d8:	4650      	mov	r0, sl
 80051da:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 80054b0 <__kernel_rem_pio2+0x680>
 80051de:	f000 fabf 	bl	8005760 <scalbn>
 80051e2:	00e5      	lsls	r5, r4, #3
 80051e4:	ab98      	add	r3, sp, #608	; 0x260
 80051e6:	eb03 0905 	add.w	r9, r3, r5
 80051ea:	ec57 6b10 	vmov	r6, r7, d0
 80051ee:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 80051f2:	46a0      	mov	r8, r4
 80051f4:	f1b8 0f00 	cmp.w	r8, #0
 80051f8:	da4d      	bge.n	8005296 <__kernel_rem_pio2+0x466>
 80051fa:	ed9f 8baf 	vldr	d8, [pc, #700]	; 80054b8 <__kernel_rem_pio2+0x688>
 80051fe:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8005202:	2300      	movs	r3, #0
 8005204:	9304      	str	r3, [sp, #16]
 8005206:	4657      	mov	r7, sl
 8005208:	9b04      	ldr	r3, [sp, #16]
 800520a:	ebb4 0903 	subs.w	r9, r4, r3
 800520e:	d476      	bmi.n	80052fe <__kernel_rem_pio2+0x4ce>
 8005210:	4bab      	ldr	r3, [pc, #684]	; (80054c0 <__kernel_rem_pio2+0x690>)
 8005212:	461e      	mov	r6, r3
 8005214:	ab70      	add	r3, sp, #448	; 0x1c0
 8005216:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800521a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800521e:	f04f 0800 	mov.w	r8, #0
 8005222:	e05e      	b.n	80052e2 <__kernel_rem_pio2+0x4b2>
 8005224:	f1ca 0000 	rsb	r0, sl, #0
 8005228:	ec49 8b10 	vmov	d0, r8, r9
 800522c:	f000 fa98 	bl	8005760 <scalbn>
 8005230:	ec55 4b10 	vmov	r4, r5, d0
 8005234:	2200      	movs	r2, #0
 8005236:	4ba3      	ldr	r3, [pc, #652]	; (80054c4 <__kernel_rem_pio2+0x694>)
 8005238:	ee10 0a10 	vmov	r0, s0
 800523c:	4629      	mov	r1, r5
 800523e:	f7fb fc5d 	bl	8000afc <__aeabi_dcmpge>
 8005242:	b1f8      	cbz	r0, 8005284 <__kernel_rem_pio2+0x454>
 8005244:	2200      	movs	r2, #0
 8005246:	4ba0      	ldr	r3, [pc, #640]	; (80054c8 <__kernel_rem_pio2+0x698>)
 8005248:	4620      	mov	r0, r4
 800524a:	4629      	mov	r1, r5
 800524c:	f7fb f9d0 	bl	80005f0 <__aeabi_dmul>
 8005250:	f7fb fc68 	bl	8000b24 <__aeabi_d2iz>
 8005254:	4606      	mov	r6, r0
 8005256:	f7fb f965 	bl	8000524 <__aeabi_i2d>
 800525a:	2200      	movs	r2, #0
 800525c:	4b99      	ldr	r3, [pc, #612]	; (80054c4 <__kernel_rem_pio2+0x694>)
 800525e:	f7fb f9c7 	bl	80005f0 <__aeabi_dmul>
 8005262:	460b      	mov	r3, r1
 8005264:	4602      	mov	r2, r0
 8005266:	4629      	mov	r1, r5
 8005268:	4620      	mov	r0, r4
 800526a:	f7fb f80d 	bl	8000288 <__aeabi_dsub>
 800526e:	f7fb fc59 	bl	8000b24 <__aeabi_d2iz>
 8005272:	1c7c      	adds	r4, r7, #1
 8005274:	ab0c      	add	r3, sp, #48	; 0x30
 8005276:	f10a 0a18 	add.w	sl, sl, #24
 800527a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800527e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8005282:	e7a9      	b.n	80051d8 <__kernel_rem_pio2+0x3a8>
 8005284:	4620      	mov	r0, r4
 8005286:	4629      	mov	r1, r5
 8005288:	f7fb fc4c 	bl	8000b24 <__aeabi_d2iz>
 800528c:	ab0c      	add	r3, sp, #48	; 0x30
 800528e:	463c      	mov	r4, r7
 8005290:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005294:	e7a0      	b.n	80051d8 <__kernel_rem_pio2+0x3a8>
 8005296:	ab0c      	add	r3, sp, #48	; 0x30
 8005298:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800529c:	f7fb f942 	bl	8000524 <__aeabi_i2d>
 80052a0:	4632      	mov	r2, r6
 80052a2:	463b      	mov	r3, r7
 80052a4:	f7fb f9a4 	bl	80005f0 <__aeabi_dmul>
 80052a8:	2200      	movs	r2, #0
 80052aa:	e969 0102 	strd	r0, r1, [r9, #-8]!
 80052ae:	4b86      	ldr	r3, [pc, #536]	; (80054c8 <__kernel_rem_pio2+0x698>)
 80052b0:	4630      	mov	r0, r6
 80052b2:	4639      	mov	r1, r7
 80052b4:	f7fb f99c 	bl	80005f0 <__aeabi_dmul>
 80052b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80052bc:	4606      	mov	r6, r0
 80052be:	460f      	mov	r7, r1
 80052c0:	e798      	b.n	80051f4 <__kernel_rem_pio2+0x3c4>
 80052c2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80052c6:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80052ca:	f7fb f991 	bl	80005f0 <__aeabi_dmul>
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052d6:	f7fa ffd9 	bl	800028c <__adddf3>
 80052da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80052de:	f108 0801 	add.w	r8, r8, #1
 80052e2:	9b00      	ldr	r3, [sp, #0]
 80052e4:	4598      	cmp	r8, r3
 80052e6:	dc02      	bgt.n	80052ee <__kernel_rem_pio2+0x4be>
 80052e8:	9b04      	ldr	r3, [sp, #16]
 80052ea:	4598      	cmp	r8, r3
 80052ec:	dde9      	ble.n	80052c2 <__kernel_rem_pio2+0x492>
 80052ee:	9b04      	ldr	r3, [sp, #16]
 80052f0:	ed9d 7b06 	vldr	d7, [sp, #24]
 80052f4:	3301      	adds	r3, #1
 80052f6:	ecaa 7b02 	vstmia	sl!, {d7}
 80052fa:	9304      	str	r3, [sp, #16]
 80052fc:	e784      	b.n	8005208 <__kernel_rem_pio2+0x3d8>
 80052fe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005300:	2b03      	cmp	r3, #3
 8005302:	d85d      	bhi.n	80053c0 <__kernel_rem_pio2+0x590>
 8005304:	e8df f003 	tbb	[pc, r3]
 8005308:	0226264b 	.word	0x0226264b
 800530c:	ab98      	add	r3, sp, #608	; 0x260
 800530e:	441d      	add	r5, r3
 8005310:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8005314:	462e      	mov	r6, r5
 8005316:	46a2      	mov	sl, r4
 8005318:	f1ba 0f00 	cmp.w	sl, #0
 800531c:	dc6e      	bgt.n	80053fc <__kernel_rem_pio2+0x5cc>
 800531e:	462e      	mov	r6, r5
 8005320:	46a2      	mov	sl, r4
 8005322:	f1ba 0f01 	cmp.w	sl, #1
 8005326:	f300 808a 	bgt.w	800543e <__kernel_rem_pio2+0x60e>
 800532a:	2000      	movs	r0, #0
 800532c:	2100      	movs	r1, #0
 800532e:	2c01      	cmp	r4, #1
 8005330:	f300 80a6 	bgt.w	8005480 <__kernel_rem_pio2+0x650>
 8005334:	f1bb 0f00 	cmp.w	fp, #0
 8005338:	f040 80a8 	bne.w	800548c <__kernel_rem_pio2+0x65c>
 800533c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8005340:	9c02      	ldr	r4, [sp, #8]
 8005342:	e9c4 2300 	strd	r2, r3, [r4]
 8005346:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800534a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800534e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005352:	e035      	b.n	80053c0 <__kernel_rem_pio2+0x590>
 8005354:	3508      	adds	r5, #8
 8005356:	ab48      	add	r3, sp, #288	; 0x120
 8005358:	441d      	add	r5, r3
 800535a:	4626      	mov	r6, r4
 800535c:	2000      	movs	r0, #0
 800535e:	2100      	movs	r1, #0
 8005360:	2e00      	cmp	r6, #0
 8005362:	da3c      	bge.n	80053de <__kernel_rem_pio2+0x5ae>
 8005364:	f1bb 0f00 	cmp.w	fp, #0
 8005368:	d03f      	beq.n	80053ea <__kernel_rem_pio2+0x5ba>
 800536a:	4602      	mov	r2, r0
 800536c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005370:	9d02      	ldr	r5, [sp, #8]
 8005372:	e9c5 2300 	strd	r2, r3, [r5]
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800537e:	f7fa ff83 	bl	8000288 <__aeabi_dsub>
 8005382:	ae4a      	add	r6, sp, #296	; 0x128
 8005384:	2501      	movs	r5, #1
 8005386:	42ac      	cmp	r4, r5
 8005388:	da32      	bge.n	80053f0 <__kernel_rem_pio2+0x5c0>
 800538a:	f1bb 0f00 	cmp.w	fp, #0
 800538e:	d002      	beq.n	8005396 <__kernel_rem_pio2+0x566>
 8005390:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005394:	4619      	mov	r1, r3
 8005396:	9b02      	ldr	r3, [sp, #8]
 8005398:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800539c:	e010      	b.n	80053c0 <__kernel_rem_pio2+0x590>
 800539e:	ab98      	add	r3, sp, #608	; 0x260
 80053a0:	441d      	add	r5, r3
 80053a2:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80053a6:	2000      	movs	r0, #0
 80053a8:	2100      	movs	r1, #0
 80053aa:	2c00      	cmp	r4, #0
 80053ac:	da11      	bge.n	80053d2 <__kernel_rem_pio2+0x5a2>
 80053ae:	f1bb 0f00 	cmp.w	fp, #0
 80053b2:	d002      	beq.n	80053ba <__kernel_rem_pio2+0x58a>
 80053b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80053b8:	4619      	mov	r1, r3
 80053ba:	9b02      	ldr	r3, [sp, #8]
 80053bc:	e9c3 0100 	strd	r0, r1, [r3]
 80053c0:	9b03      	ldr	r3, [sp, #12]
 80053c2:	f003 0007 	and.w	r0, r3, #7
 80053c6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80053ca:	ecbd 8b02 	vpop	{d8}
 80053ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80053d6:	f7fa ff59 	bl	800028c <__adddf3>
 80053da:	3c01      	subs	r4, #1
 80053dc:	e7e5      	b.n	80053aa <__kernel_rem_pio2+0x57a>
 80053de:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80053e2:	f7fa ff53 	bl	800028c <__adddf3>
 80053e6:	3e01      	subs	r6, #1
 80053e8:	e7ba      	b.n	8005360 <__kernel_rem_pio2+0x530>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	e7bf      	b.n	8005370 <__kernel_rem_pio2+0x540>
 80053f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80053f4:	f7fa ff4a 	bl	800028c <__adddf3>
 80053f8:	3501      	adds	r5, #1
 80053fa:	e7c4      	b.n	8005386 <__kernel_rem_pio2+0x556>
 80053fc:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005400:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005404:	ec53 2b17 	vmov	r2, r3, d7
 8005408:	4640      	mov	r0, r8
 800540a:	4649      	mov	r1, r9
 800540c:	ed8d 7b00 	vstr	d7, [sp]
 8005410:	f7fa ff3c 	bl	800028c <__adddf3>
 8005414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	4640      	mov	r0, r8
 800541e:	4649      	mov	r1, r9
 8005420:	f7fa ff32 	bl	8000288 <__aeabi_dsub>
 8005424:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005428:	f7fa ff30 	bl	800028c <__adddf3>
 800542c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005430:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8005434:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005438:	ed06 7b02 	vstr	d7, [r6, #-8]
 800543c:	e76c      	b.n	8005318 <__kernel_rem_pio2+0x4e8>
 800543e:	ed16 7b02 	vldr	d7, [r6, #-8]
 8005442:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8005446:	ec53 2b17 	vmov	r2, r3, d7
 800544a:	4640      	mov	r0, r8
 800544c:	4649      	mov	r1, r9
 800544e:	ed8d 7b00 	vstr	d7, [sp]
 8005452:	f7fa ff1b 	bl	800028c <__adddf3>
 8005456:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800545a:	4602      	mov	r2, r0
 800545c:	460b      	mov	r3, r1
 800545e:	4640      	mov	r0, r8
 8005460:	4649      	mov	r1, r9
 8005462:	f7fa ff11 	bl	8000288 <__aeabi_dsub>
 8005466:	e9dd 2300 	ldrd	r2, r3, [sp]
 800546a:	f7fa ff0f 	bl	800028c <__adddf3>
 800546e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005472:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8005476:	f10a 3aff 	add.w	sl, sl, #4294967295
 800547a:	ed06 7b02 	vstr	d7, [r6, #-8]
 800547e:	e750      	b.n	8005322 <__kernel_rem_pio2+0x4f2>
 8005480:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005484:	f7fa ff02 	bl	800028c <__adddf3>
 8005488:	3c01      	subs	r4, #1
 800548a:	e750      	b.n	800532e <__kernel_rem_pio2+0x4fe>
 800548c:	9a02      	ldr	r2, [sp, #8]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	6013      	str	r3, [r2, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6110      	str	r0, [r2, #16]
 8005496:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800549a:	6053      	str	r3, [r2, #4]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	6093      	str	r3, [r2, #8]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80054a6:	60d3      	str	r3, [r2, #12]
 80054a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054ac:	6153      	str	r3, [r2, #20]
 80054ae:	e787      	b.n	80053c0 <__kernel_rem_pio2+0x590>
 80054b0:	00000000 	.word	0x00000000
 80054b4:	3ff00000 	.word	0x3ff00000
	...
 80054c0:	08005b18 	.word	0x08005b18
 80054c4:	41700000 	.word	0x41700000
 80054c8:	3e700000 	.word	0x3e700000
 80054cc:	00000000 	.word	0x00000000

080054d0 <__kernel_sin>:
 80054d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d4:	ec55 4b10 	vmov	r4, r5, d0
 80054d8:	b085      	sub	sp, #20
 80054da:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80054de:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80054e2:	ed8d 1b00 	vstr	d1, [sp]
 80054e6:	9002      	str	r0, [sp, #8]
 80054e8:	da06      	bge.n	80054f8 <__kernel_sin+0x28>
 80054ea:	ee10 0a10 	vmov	r0, s0
 80054ee:	4629      	mov	r1, r5
 80054f0:	f7fb fb18 	bl	8000b24 <__aeabi_d2iz>
 80054f4:	2800      	cmp	r0, #0
 80054f6:	d051      	beq.n	800559c <__kernel_sin+0xcc>
 80054f8:	4622      	mov	r2, r4
 80054fa:	462b      	mov	r3, r5
 80054fc:	4620      	mov	r0, r4
 80054fe:	4629      	mov	r1, r5
 8005500:	f7fb f876 	bl	80005f0 <__aeabi_dmul>
 8005504:	4682      	mov	sl, r0
 8005506:	468b      	mov	fp, r1
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4620      	mov	r0, r4
 800550e:	4629      	mov	r1, r5
 8005510:	f7fb f86e 	bl	80005f0 <__aeabi_dmul>
 8005514:	a341      	add	r3, pc, #260	; (adr r3, 800561c <__kernel_sin+0x14c>)
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	4680      	mov	r8, r0
 800551c:	4689      	mov	r9, r1
 800551e:	4650      	mov	r0, sl
 8005520:	4659      	mov	r1, fp
 8005522:	f7fb f865 	bl	80005f0 <__aeabi_dmul>
 8005526:	a33f      	add	r3, pc, #252	; (adr r3, 8005624 <__kernel_sin+0x154>)
 8005528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552c:	f7fa feac 	bl	8000288 <__aeabi_dsub>
 8005530:	4652      	mov	r2, sl
 8005532:	465b      	mov	r3, fp
 8005534:	f7fb f85c 	bl	80005f0 <__aeabi_dmul>
 8005538:	a33c      	add	r3, pc, #240	; (adr r3, 800562c <__kernel_sin+0x15c>)
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	f7fa fea5 	bl	800028c <__adddf3>
 8005542:	4652      	mov	r2, sl
 8005544:	465b      	mov	r3, fp
 8005546:	f7fb f853 	bl	80005f0 <__aeabi_dmul>
 800554a:	a33a      	add	r3, pc, #232	; (adr r3, 8005634 <__kernel_sin+0x164>)
 800554c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005550:	f7fa fe9a 	bl	8000288 <__aeabi_dsub>
 8005554:	4652      	mov	r2, sl
 8005556:	465b      	mov	r3, fp
 8005558:	f7fb f84a 	bl	80005f0 <__aeabi_dmul>
 800555c:	a337      	add	r3, pc, #220	; (adr r3, 800563c <__kernel_sin+0x16c>)
 800555e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005562:	f7fa fe93 	bl	800028c <__adddf3>
 8005566:	9b02      	ldr	r3, [sp, #8]
 8005568:	4606      	mov	r6, r0
 800556a:	460f      	mov	r7, r1
 800556c:	b9db      	cbnz	r3, 80055a6 <__kernel_sin+0xd6>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	4650      	mov	r0, sl
 8005574:	4659      	mov	r1, fp
 8005576:	f7fb f83b 	bl	80005f0 <__aeabi_dmul>
 800557a:	a325      	add	r3, pc, #148	; (adr r3, 8005610 <__kernel_sin+0x140>)
 800557c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005580:	f7fa fe82 	bl	8000288 <__aeabi_dsub>
 8005584:	4642      	mov	r2, r8
 8005586:	464b      	mov	r3, r9
 8005588:	f7fb f832 	bl	80005f0 <__aeabi_dmul>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4620      	mov	r0, r4
 8005592:	4629      	mov	r1, r5
 8005594:	f7fa fe7a 	bl	800028c <__adddf3>
 8005598:	4604      	mov	r4, r0
 800559a:	460d      	mov	r5, r1
 800559c:	ec45 4b10 	vmov	d0, r4, r5
 80055a0:	b005      	add	sp, #20
 80055a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a6:	2200      	movs	r2, #0
 80055a8:	4b1b      	ldr	r3, [pc, #108]	; (8005618 <__kernel_sin+0x148>)
 80055aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055ae:	f7fb f81f 	bl	80005f0 <__aeabi_dmul>
 80055b2:	4632      	mov	r2, r6
 80055b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055b8:	463b      	mov	r3, r7
 80055ba:	4640      	mov	r0, r8
 80055bc:	4649      	mov	r1, r9
 80055be:	f7fb f817 	bl	80005f0 <__aeabi_dmul>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055ca:	f7fa fe5d 	bl	8000288 <__aeabi_dsub>
 80055ce:	4652      	mov	r2, sl
 80055d0:	465b      	mov	r3, fp
 80055d2:	f7fb f80d 	bl	80005f0 <__aeabi_dmul>
 80055d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055da:	f7fa fe55 	bl	8000288 <__aeabi_dsub>
 80055de:	a30c      	add	r3, pc, #48	; (adr r3, 8005610 <__kernel_sin+0x140>)
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	4606      	mov	r6, r0
 80055e6:	460f      	mov	r7, r1
 80055e8:	4640      	mov	r0, r8
 80055ea:	4649      	mov	r1, r9
 80055ec:	f7fb f800 	bl	80005f0 <__aeabi_dmul>
 80055f0:	4602      	mov	r2, r0
 80055f2:	460b      	mov	r3, r1
 80055f4:	4630      	mov	r0, r6
 80055f6:	4639      	mov	r1, r7
 80055f8:	f7fa fe48 	bl	800028c <__adddf3>
 80055fc:	4602      	mov	r2, r0
 80055fe:	460b      	mov	r3, r1
 8005600:	4620      	mov	r0, r4
 8005602:	4629      	mov	r1, r5
 8005604:	f7fa fe40 	bl	8000288 <__aeabi_dsub>
 8005608:	e7c6      	b.n	8005598 <__kernel_sin+0xc8>
 800560a:	bf00      	nop
 800560c:	f3af 8000 	nop.w
 8005610:	55555549 	.word	0x55555549
 8005614:	3fc55555 	.word	0x3fc55555
 8005618:	3fe00000 	.word	0x3fe00000
 800561c:	5acfd57c 	.word	0x5acfd57c
 8005620:	3de5d93a 	.word	0x3de5d93a
 8005624:	8a2b9ceb 	.word	0x8a2b9ceb
 8005628:	3e5ae5e6 	.word	0x3e5ae5e6
 800562c:	57b1fe7d 	.word	0x57b1fe7d
 8005630:	3ec71de3 	.word	0x3ec71de3
 8005634:	19c161d5 	.word	0x19c161d5
 8005638:	3f2a01a0 	.word	0x3f2a01a0
 800563c:	1110f8a6 	.word	0x1110f8a6
 8005640:	3f811111 	.word	0x3f811111

08005644 <fabs>:
 8005644:	ec53 2b10 	vmov	r2, r3, d0
 8005648:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800564c:	ec43 2b10 	vmov	d0, r2, r3
 8005650:	4770      	bx	lr
 8005652:	0000      	movs	r0, r0
 8005654:	0000      	movs	r0, r0
	...

08005658 <floor>:
 8005658:	ec51 0b10 	vmov	r0, r1, d0
 800565c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005660:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005664:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005668:	2e13      	cmp	r6, #19
 800566a:	ee10 8a10 	vmov	r8, s0
 800566e:	460c      	mov	r4, r1
 8005670:	ee10 5a10 	vmov	r5, s0
 8005674:	dc35      	bgt.n	80056e2 <floor+0x8a>
 8005676:	2e00      	cmp	r6, #0
 8005678:	da17      	bge.n	80056aa <floor+0x52>
 800567a:	a335      	add	r3, pc, #212	; (adr r3, 8005750 <floor+0xf8>)
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	f7fa fe04 	bl	800028c <__adddf3>
 8005684:	2200      	movs	r2, #0
 8005686:	2300      	movs	r3, #0
 8005688:	f7fb fa42 	bl	8000b10 <__aeabi_dcmpgt>
 800568c:	b150      	cbz	r0, 80056a4 <floor+0x4c>
 800568e:	2c00      	cmp	r4, #0
 8005690:	da5a      	bge.n	8005748 <floor+0xf0>
 8005692:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005696:	ea53 0308 	orrs.w	r3, r3, r8
 800569a:	4b2f      	ldr	r3, [pc, #188]	; (8005758 <floor+0x100>)
 800569c:	f04f 0500 	mov.w	r5, #0
 80056a0:	bf18      	it	ne
 80056a2:	461c      	movne	r4, r3
 80056a4:	4621      	mov	r1, r4
 80056a6:	4628      	mov	r0, r5
 80056a8:	e025      	b.n	80056f6 <floor+0x9e>
 80056aa:	4f2c      	ldr	r7, [pc, #176]	; (800575c <floor+0x104>)
 80056ac:	4137      	asrs	r7, r6
 80056ae:	ea01 0307 	and.w	r3, r1, r7
 80056b2:	4303      	orrs	r3, r0
 80056b4:	d01f      	beq.n	80056f6 <floor+0x9e>
 80056b6:	a326      	add	r3, pc, #152	; (adr r3, 8005750 <floor+0xf8>)
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	f7fa fde6 	bl	800028c <__adddf3>
 80056c0:	2200      	movs	r2, #0
 80056c2:	2300      	movs	r3, #0
 80056c4:	f7fb fa24 	bl	8000b10 <__aeabi_dcmpgt>
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d0eb      	beq.n	80056a4 <floor+0x4c>
 80056cc:	2c00      	cmp	r4, #0
 80056ce:	bfbe      	ittt	lt
 80056d0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80056d4:	fa43 f606 	asrlt.w	r6, r3, r6
 80056d8:	19a4      	addlt	r4, r4, r6
 80056da:	ea24 0407 	bic.w	r4, r4, r7
 80056de:	2500      	movs	r5, #0
 80056e0:	e7e0      	b.n	80056a4 <floor+0x4c>
 80056e2:	2e33      	cmp	r6, #51	; 0x33
 80056e4:	dd0b      	ble.n	80056fe <floor+0xa6>
 80056e6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80056ea:	d104      	bne.n	80056f6 <floor+0x9e>
 80056ec:	ee10 2a10 	vmov	r2, s0
 80056f0:	460b      	mov	r3, r1
 80056f2:	f7fa fdcb 	bl	800028c <__adddf3>
 80056f6:	ec41 0b10 	vmov	d0, r0, r1
 80056fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056fe:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005702:	f04f 33ff 	mov.w	r3, #4294967295
 8005706:	fa23 f707 	lsr.w	r7, r3, r7
 800570a:	4238      	tst	r0, r7
 800570c:	d0f3      	beq.n	80056f6 <floor+0x9e>
 800570e:	a310      	add	r3, pc, #64	; (adr r3, 8005750 <floor+0xf8>)
 8005710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005714:	f7fa fdba 	bl	800028c <__adddf3>
 8005718:	2200      	movs	r2, #0
 800571a:	2300      	movs	r3, #0
 800571c:	f7fb f9f8 	bl	8000b10 <__aeabi_dcmpgt>
 8005720:	2800      	cmp	r0, #0
 8005722:	d0bf      	beq.n	80056a4 <floor+0x4c>
 8005724:	2c00      	cmp	r4, #0
 8005726:	da02      	bge.n	800572e <floor+0xd6>
 8005728:	2e14      	cmp	r6, #20
 800572a:	d103      	bne.n	8005734 <floor+0xdc>
 800572c:	3401      	adds	r4, #1
 800572e:	ea25 0507 	bic.w	r5, r5, r7
 8005732:	e7b7      	b.n	80056a4 <floor+0x4c>
 8005734:	2301      	movs	r3, #1
 8005736:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800573a:	fa03 f606 	lsl.w	r6, r3, r6
 800573e:	4435      	add	r5, r6
 8005740:	45a8      	cmp	r8, r5
 8005742:	bf88      	it	hi
 8005744:	18e4      	addhi	r4, r4, r3
 8005746:	e7f2      	b.n	800572e <floor+0xd6>
 8005748:	2500      	movs	r5, #0
 800574a:	462c      	mov	r4, r5
 800574c:	e7aa      	b.n	80056a4 <floor+0x4c>
 800574e:	bf00      	nop
 8005750:	8800759c 	.word	0x8800759c
 8005754:	7e37e43c 	.word	0x7e37e43c
 8005758:	bff00000 	.word	0xbff00000
 800575c:	000fffff 	.word	0x000fffff

08005760 <scalbn>:
 8005760:	b570      	push	{r4, r5, r6, lr}
 8005762:	ec55 4b10 	vmov	r4, r5, d0
 8005766:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800576a:	4606      	mov	r6, r0
 800576c:	462b      	mov	r3, r5
 800576e:	b9b2      	cbnz	r2, 800579e <scalbn+0x3e>
 8005770:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005774:	4323      	orrs	r3, r4
 8005776:	d03c      	beq.n	80057f2 <scalbn+0x92>
 8005778:	2200      	movs	r2, #0
 800577a:	4b33      	ldr	r3, [pc, #204]	; (8005848 <scalbn+0xe8>)
 800577c:	4629      	mov	r1, r5
 800577e:	ee10 0a10 	vmov	r0, s0
 8005782:	f7fa ff35 	bl	80005f0 <__aeabi_dmul>
 8005786:	4a31      	ldr	r2, [pc, #196]	; (800584c <scalbn+0xec>)
 8005788:	4296      	cmp	r6, r2
 800578a:	4604      	mov	r4, r0
 800578c:	460d      	mov	r5, r1
 800578e:	460b      	mov	r3, r1
 8005790:	da13      	bge.n	80057ba <scalbn+0x5a>
 8005792:	a329      	add	r3, pc, #164	; (adr r3, 8005838 <scalbn+0xd8>)
 8005794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005798:	f7fa ff2a 	bl	80005f0 <__aeabi_dmul>
 800579c:	e00a      	b.n	80057b4 <scalbn+0x54>
 800579e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80057a2:	428a      	cmp	r2, r1
 80057a4:	d10c      	bne.n	80057c0 <scalbn+0x60>
 80057a6:	ee10 2a10 	vmov	r2, s0
 80057aa:	462b      	mov	r3, r5
 80057ac:	4620      	mov	r0, r4
 80057ae:	4629      	mov	r1, r5
 80057b0:	f7fa fd6c 	bl	800028c <__adddf3>
 80057b4:	4604      	mov	r4, r0
 80057b6:	460d      	mov	r5, r1
 80057b8:	e01b      	b.n	80057f2 <scalbn+0x92>
 80057ba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80057be:	3a36      	subs	r2, #54	; 0x36
 80057c0:	4432      	add	r2, r6
 80057c2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80057c6:	428a      	cmp	r2, r1
 80057c8:	dd0b      	ble.n	80057e2 <scalbn+0x82>
 80057ca:	ec45 4b11 	vmov	d1, r4, r5
 80057ce:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8005840 <scalbn+0xe0>
 80057d2:	f000 f83f 	bl	8005854 <copysign>
 80057d6:	a31a      	add	r3, pc, #104	; (adr r3, 8005840 <scalbn+0xe0>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	ec51 0b10 	vmov	r0, r1, d0
 80057e0:	e7da      	b.n	8005798 <scalbn+0x38>
 80057e2:	2a00      	cmp	r2, #0
 80057e4:	dd08      	ble.n	80057f8 <scalbn+0x98>
 80057e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80057ea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80057ee:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80057f2:	ec45 4b10 	vmov	d0, r4, r5
 80057f6:	bd70      	pop	{r4, r5, r6, pc}
 80057f8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80057fc:	da0d      	bge.n	800581a <scalbn+0xba>
 80057fe:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005802:	429e      	cmp	r6, r3
 8005804:	ec45 4b11 	vmov	d1, r4, r5
 8005808:	dce1      	bgt.n	80057ce <scalbn+0x6e>
 800580a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8005838 <scalbn+0xd8>
 800580e:	f000 f821 	bl	8005854 <copysign>
 8005812:	a309      	add	r3, pc, #36	; (adr r3, 8005838 <scalbn+0xd8>)
 8005814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005818:	e7e0      	b.n	80057dc <scalbn+0x7c>
 800581a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800581e:	3236      	adds	r2, #54	; 0x36
 8005820:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005824:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005828:	4620      	mov	r0, r4
 800582a:	4629      	mov	r1, r5
 800582c:	2200      	movs	r2, #0
 800582e:	4b08      	ldr	r3, [pc, #32]	; (8005850 <scalbn+0xf0>)
 8005830:	e7b2      	b.n	8005798 <scalbn+0x38>
 8005832:	bf00      	nop
 8005834:	f3af 8000 	nop.w
 8005838:	c2f8f359 	.word	0xc2f8f359
 800583c:	01a56e1f 	.word	0x01a56e1f
 8005840:	8800759c 	.word	0x8800759c
 8005844:	7e37e43c 	.word	0x7e37e43c
 8005848:	43500000 	.word	0x43500000
 800584c:	ffff3cb0 	.word	0xffff3cb0
 8005850:	3c900000 	.word	0x3c900000

08005854 <copysign>:
 8005854:	ec53 2b10 	vmov	r2, r3, d0
 8005858:	ee11 0a90 	vmov	r0, s3
 800585c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005860:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005864:	ea41 0300 	orr.w	r3, r1, r0
 8005868:	ec43 2b10 	vmov	d0, r2, r3
 800586c:	4770      	bx	lr
	...

08005870 <_sbrk>:
 8005870:	4b04      	ldr	r3, [pc, #16]	; (8005884 <_sbrk+0x14>)
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	4602      	mov	r2, r0
 8005876:	b909      	cbnz	r1, 800587c <_sbrk+0xc>
 8005878:	4903      	ldr	r1, [pc, #12]	; (8005888 <_sbrk+0x18>)
 800587a:	6019      	str	r1, [r3, #0]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	4402      	add	r2, r0
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	4770      	bx	lr
 8005884:	200000b0 	.word	0x200000b0
 8005888:	20006fd0 	.word	0x20006fd0

0800588c <_init>:
 800588c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800588e:	bf00      	nop
 8005890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005892:	bc08      	pop	{r3}
 8005894:	469e      	mov	lr, r3
 8005896:	4770      	bx	lr

08005898 <_fini>:
 8005898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589a:	bf00      	nop
 800589c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800589e:	bc08      	pop	{r3}
 80058a0:	469e      	mov	lr, r3
 80058a2:	4770      	bx	lr
