<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_mem_sys_ctl___type" xml:lang="en-US">
<title>MemSysCtl_Type Struct Reference</title>
<indexterm><primary>MemSysCtl_Type</primary></indexterm>
<para>

<para>Structure type to access the Memory System Control Registers (MEMSYSCTL). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_cm55.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf7ab00e25170faced6023d7f387319c5">MSCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga173e03baeebcf7476f3f11b19fc6744a">PFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaeab57fe9b109127c3a1e1ecc508247c7">RESERVED1</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4f28bbd8ac5d7711b7eefcd16458eb5a">PAHBCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab77679a6c2745379a57f9c7155bfd606">RESERVED2</link> [313U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab66c0a54637c8b7d0d4b1cb792744092">ITGU_CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72ea3a63a719b8a7b8f3fe9c2e684124">ITGU_CFG</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7362542c431beabf242dcab33471da81">RESERVED3</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3919fe0388446bfe403cb0ad41bb400e">ITGU_LUT</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga69f82df3423581cb720a7615cfcd28ca">RESERVED4</link> [44U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga52ece715123311355eb86c601aebf357">DTGU_CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga731fe42d219dff4a0e742a50c5503403">DTGU_CFG</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga95ce4179fa1b1d27fe791e61011f1ee7">RESERVED5</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2ca1f43e85a564e594f65850dd0b2ac0">DTGU_LUT</link> [16U]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Memory System Control Registers (MEMSYSCTL). </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01410">1410</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
Inc/<link linkend="_core__cm55_8h">core_cm55.h</link>Inc/<link linkend="_core__cm85_8h">core_cm85.h</link></section>
</section>
