# single-cycle
Verilog design of a single cycle processor.
Making my first commit.
