// Seed: 3998462557
module module_0 (
    input wand id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output wor id_5,
    output wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9
);
  wire [1 : -1 'd0] id_11;
  wire \id_12 ;
  wire id_13;
  assign id_6 = id_7;
endmodule
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    input wire module_1,
    output wor id_4,
    output logic id_5
);
  always @(negedge {id_1
  }, posedge "")
  begin : LABEL_0
    $signed(68);
    ;
    #1 id_5 = -1'b0 * id_1 == id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_4,
      id_2,
      id_0,
      id_0,
      id_4,
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
