

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Thu May  9 22:00:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_28 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.890 us|  0.890 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_test_Pipeline_ARRAY_1_READ_fu_218  |test_Pipeline_ARRAY_1_READ  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_2_READ_fu_234  |test_Pipeline_ARRAY_2_READ  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_test_Pipeline_ARRAY_WRITE_fu_250   |test_Pipeline_ARRAY_WRITE   |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   13035|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|  1152|    2370|    4884|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     702|    -|
|Register         |        -|     -|   12422|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|  1152|   14792|   18621|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    45|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |                Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi               |        0|   0|  246|  424|    0|
    |mem_m_axi_U                            |mem_m_axi                   |        8|   0|  884|  880|    0|
    |mul_64ns_64ns_128_1_1_U36              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U37              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U38              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U39              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U40              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U41              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U42              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U43              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U44              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U45              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U46              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U47              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U48              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U49              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U50              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U51              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U52              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U53              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U54              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U55              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U56              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U57              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U58              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U59              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U60              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U61              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U62              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U63              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U64              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U65              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U66              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U67              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U68              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U69              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U70              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U71              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U72              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U73              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U74              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U75              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U76              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U77              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U78              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U79              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U80              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U81              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U82              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U83              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U84              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U85              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U86              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U87              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U88              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U89              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U90              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U91              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U92              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U93              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U94              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U95              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U96              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U97              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U98              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U99              |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U100             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U101             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U102             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U103             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U104             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U105             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U106             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |mul_64ns_64ns_128_1_1_U107             |mul_64ns_64ns_128_1_1       |        0|  16|    0|   46|    0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_218  |test_Pipeline_ARRAY_1_READ  |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_234  |test_Pipeline_ARRAY_2_READ  |        0|   0|  587|   73|    0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_250   |test_Pipeline_ARRAY_WRITE   |        0|   0|   66|  122|    0|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                  |                            |        8|1152| 2370| 4884|    0|
    +---------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_10_fu_1109_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_11_fu_1113_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_12_fu_1125_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_13_fu_1131_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_14_fu_897_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_15_fu_903_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_16_fu_1139_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_17_fu_1144_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_18_fu_1150_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_1_fu_1067_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_20_fu_1155_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_21_fu_1159_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_22_fu_1171_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_23_fu_1177_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_24_fu_913_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_25_fu_919_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_26_fu_1185_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_27_fu_1190_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_28_fu_1196_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_2_fu_1079_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_30_fu_1201_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_31_fu_1205_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_32_fu_1217_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_33_fu_1223_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_34_fu_929_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_35_fu_935_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_36_fu_1231_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_37_fu_1236_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_38_fu_1242_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_3_fu_1085_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_40_fu_1247_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_41_fu_1251_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_42_fu_1263_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_43_fu_1269_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_44_fu_945_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_45_fu_951_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_46_fu_1277_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_47_fu_1282_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_48_fu_1288_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_4_fu_881_p2    |         +|   0|  0|  128|         128|         128|
    |add_ln52_50_fu_1299_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_51_fu_1303_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_52_fu_1315_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_53_fu_1321_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_54_fu_961_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_55_fu_967_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_56_fu_1329_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_57_fu_1334_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_58_fu_1340_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_5_fu_887_p2    |         +|   0|  0|  128|         128|         128|
    |add_ln52_60_fu_1351_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_61_fu_1355_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_62_fu_1367_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_63_fu_1373_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_64_fu_977_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_65_fu_983_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_66_fu_1381_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_67_fu_1386_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_68_fu_1392_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_6_fu_1093_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln52_70_fu_1403_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_71_fu_1407_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_72_fu_1419_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln52_73_fu_1425_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_74_fu_993_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_75_fu_999_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln52_76_fu_1433_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln52_77_fu_1438_p2  |         +|   0|  0|   58|          58|          58|
    |add_ln52_78_fu_1444_p2  |         +|   0|  0|   65|          58|          58|
    |add_ln52_7_fu_1098_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln52_8_fu_1104_p2   |         +|   0|  0|   65|          58|          58|
    |add_ln52_fu_1063_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln66_1_fu_1891_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln66_2_fu_1903_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln66_3_fu_1909_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln66_4_fu_1697_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln66_5_fu_1703_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln66_6_fu_1917_p2   |         +|   0|  0|  135|         128|         128|
    |add_ln66_7_fu_1922_p2   |         +|   0|  0|   64|          57|          57|
    |add_ln66_8_fu_1928_p2   |         +|   0|  0|   64|          57|          57|
    |add_ln66_fu_1887_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln70_1_fu_1585_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_2_fu_1605_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_3_fu_1732_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_4_fu_1752_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_5_fu_1772_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_6_fu_1792_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_7_fu_1939_p2   |         +|   0|  0|  128|         128|         128|
    |add_ln70_8_fu_1545_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln70_fu_1565_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln71_1_fu_1974_p2   |         +|   0|  0|   79|          72|          72|
    |add_ln71_2_fu_1621_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln71_fu_1637_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln72_1_fu_2003_p2   |         +|   0|  0|   67|          60|          60|
    |add_ln72_2_fu_1643_p2   |         +|   0|  0|   58|          58|          58|
    |add_ln72_fu_1659_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln73_fu_1665_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln74_fu_1818_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln75_fu_1827_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln76_fu_1847_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln77_fu_1867_p2     |         +|   0|  0|   58|          58|          58|
    |add_ln78_fu_2019_p2     |         +|   0|  0|   57|          57|          57|
    |arr_1_fu_1717_p2        |         +|   0|  0|  128|         128|         128|
    |arr_2_fu_1721_p2        |         +|   0|  0|  128|         128|         128|
    |arr_3_fu_1725_p2        |         +|   0|  0|  128|         128|         128|
    |arr_4_fu_1293_p2        |         +|   0|  0|  128|         128|         128|
    |arr_5_fu_1345_p2        |         +|   0|  0|  128|         128|         128|
    |arr_6_fu_1397_p2        |         +|   0|  0|  128|         128|         128|
    |arr_7_fu_1449_p2        |         +|   0|  0|  128|         128|         128|
    |arr_8_fu_1933_p2        |         +|   0|  0|  128|         128|         128|
    |arr_fu_1713_p2          |         +|   0|  0|  128|         128|         128|
    |out1_w_1_fu_1998_p2     |         +|   0|  0|   65|          58|          58|
    |out1_w_2_fu_2051_p2     |         +|   0|  0|   66|          59|          59|
    |out1_w_3_fu_1681_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_4_fu_1822_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_5_fu_1841_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_6_fu_1861_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_7_fu_1881_p2     |         +|   0|  0|   58|          58|          58|
    |out1_w_8_fu_2035_p2     |         +|   0|  0|   57|          57|          57|
    |out1_w_fu_1955_p2       |         +|   0|  0|   65|          58|          58|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|13035|       12573|       12573|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  252|         58|    1|         58|
    |grp_fu_266_p0  |   14|          3|   64|        192|
    |grp_fu_266_p1  |   14|          3|   64|        192|
    |grp_fu_270_p0  |   14|          3|   64|        192|
    |grp_fu_270_p1  |   14|          3|   64|        192|
    |grp_fu_274_p0  |   14|          3|   64|        192|
    |grp_fu_274_p1  |   14|          3|   64|        192|
    |grp_fu_278_p0  |   14|          3|   64|        192|
    |grp_fu_278_p1  |   14|          3|   64|        192|
    |grp_fu_282_p0  |   14|          3|   64|        192|
    |grp_fu_282_p1  |   14|          3|   64|        192|
    |grp_fu_286_p0  |   14|          3|   64|        192|
    |grp_fu_286_p1  |   14|          3|   64|        192|
    |grp_fu_290_p0  |   14|          3|   64|        192|
    |grp_fu_290_p1  |   14|          3|   64|        192|
    |grp_fu_294_p0  |   14|          3|   64|        192|
    |grp_fu_294_p1  |   14|          3|   64|        192|
    |grp_fu_298_p0  |   14|          3|   64|        192|
    |grp_fu_298_p1  |   14|          3|   64|        192|
    |mem_ARADDR     |   37|          7|   64|        448|
    |mem_ARLEN      |   20|          4|   32|        128|
    |mem_ARVALID    |   20|          4|    1|          4|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |   20|          4|    1|          4|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    |mem_blk_n_R    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  702|        153| 1354|       4402|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |add_ln52_12_reg_2638                                |  128|   0|  128|          0|
    |add_ln52_15_reg_2518                                |  128|   0|  128|          0|
    |add_ln52_16_reg_2643                                |  128|   0|  128|          0|
    |add_ln52_17_reg_2648                                |   58|   0|   58|          0|
    |add_ln52_18_reg_2653                                |   58|   0|   58|          0|
    |add_ln52_22_reg_2658                                |  128|   0|  128|          0|
    |add_ln52_25_reg_2533                                |  128|   0|  128|          0|
    |add_ln52_26_reg_2663                                |  128|   0|  128|          0|
    |add_ln52_27_reg_2668                                |   58|   0|   58|          0|
    |add_ln52_28_reg_2673                                |   58|   0|   58|          0|
    |add_ln52_2_reg_2618                                 |  128|   0|  128|          0|
    |add_ln52_32_reg_2678                                |  128|   0|  128|          0|
    |add_ln52_35_reg_2548                                |  128|   0|  128|          0|
    |add_ln52_36_reg_2683                                |  128|   0|  128|          0|
    |add_ln52_37_reg_2688                                |   58|   0|   58|          0|
    |add_ln52_38_reg_2693                                |   58|   0|   58|          0|
    |add_ln52_45_reg_2563                                |  128|   0|  128|          0|
    |add_ln52_55_reg_2578                                |  128|   0|  128|          0|
    |add_ln52_5_reg_2503                                 |  128|   0|  128|          0|
    |add_ln52_65_reg_2593                                |  128|   0|  128|          0|
    |add_ln52_6_reg_2623                                 |  128|   0|  128|          0|
    |add_ln52_75_reg_2608                                |  128|   0|  128|          0|
    |add_ln52_7_reg_2628                                 |   58|   0|   58|          0|
    |add_ln52_8_reg_2633                                 |   58|   0|   58|          0|
    |add_ln66_5_reg_2760                                 |  128|   0|  128|          0|
    |add_ln70_8_reg_2728                                 |   58|   0|   58|          0|
    |add_ln71_reg_2739                                   |   58|   0|   58|          0|
    |add_ln72_reg_2745                                   |   58|   0|   58|          0|
    |ap_CS_fsm                                           |   57|   0|   57|          0|
    |grp_test_Pipeline_ARRAY_1_READ_fu_218_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_2_READ_fu_234_ap_start_reg  |    1|   0|    1|          0|
    |grp_test_Pipeline_ARRAY_WRITE_fu_250_ap_start_reg   |    1|   0|    1|          0|
    |mem_addr_1_read_1_reg_2206                          |   64|   0|   64|          0|
    |mem_addr_1_read_2_reg_2212                          |   64|   0|   64|          0|
    |mem_addr_1_read_3_reg_2218                          |   64|   0|   64|          0|
    |mem_addr_1_read_4_reg_2224                          |   64|   0|   64|          0|
    |mem_addr_1_read_5_reg_2230                          |   64|   0|   64|          0|
    |mem_addr_1_read_6_reg_2236                          |   64|   0|   64|          0|
    |mem_addr_1_read_7_reg_2242                          |   64|   0|   64|          0|
    |mem_addr_1_read_8_reg_2248                          |   64|   0|   64|          0|
    |mem_addr_1_read_reg_2196                            |   64|   0|   64|          0|
    |mem_addr_1_reg_2190                                 |   64|   0|   64|          0|
    |mem_addr_read_1_reg_2258                            |   64|   0|   64|          0|
    |mem_addr_read_2_reg_2263                            |   64|   0|   64|          0|
    |mem_addr_read_3_reg_2268                            |   64|   0|   64|          0|
    |mem_addr_read_4_reg_2273                            |   64|   0|   64|          0|
    |mem_addr_read_5_reg_2278                            |   64|   0|   64|          0|
    |mem_addr_read_6_reg_2283                            |   64|   0|   64|          0|
    |mem_addr_read_7_reg_2288                            |   64|   0|   64|          0|
    |mem_addr_read_8_reg_2293                            |   64|   0|   64|          0|
    |mem_addr_read_reg_2253                              |   64|   0|   64|          0|
    |mem_addr_reg_2184                                   |   64|   0|   64|          0|
    |mul_ln50_10_reg_2313                                |  128|   0|  128|          0|
    |mul_ln50_11_reg_2318                                |  128|   0|  128|          0|
    |mul_ln50_12_reg_2323                                |  128|   0|  128|          0|
    |mul_ln50_13_reg_2328                                |  128|   0|  128|          0|
    |mul_ln50_14_reg_2333                                |  128|   0|  128|          0|
    |mul_ln50_15_reg_2338                                |  128|   0|  128|          0|
    |mul_ln50_16_reg_2353                                |  128|   0|  128|          0|
    |mul_ln50_17_reg_2358                                |  128|   0|  128|          0|
    |mul_ln50_18_reg_2363                                |  128|   0|  128|          0|
    |mul_ln50_19_reg_2368                                |  128|   0|  128|          0|
    |mul_ln50_20_reg_2373                                |  128|   0|  128|          0|
    |mul_ln50_21_reg_2378                                |  128|   0|  128|          0|
    |mul_ln50_22_reg_2398                                |  128|   0|  128|          0|
    |mul_ln50_23_reg_2403                                |  128|   0|  128|          0|
    |mul_ln50_24_reg_2408                                |  128|   0|  128|          0|
    |mul_ln50_25_reg_2413                                |  128|   0|  128|          0|
    |mul_ln50_26_reg_2418                                |  128|   0|  128|          0|
    |mul_ln50_27_reg_2443                                |  128|   0|  128|          0|
    |mul_ln50_28_reg_2448                                |  128|   0|  128|          0|
    |mul_ln50_29_reg_2453                                |  128|   0|  128|          0|
    |mul_ln50_35_reg_2458                                |  128|   0|  128|          0|
    |mul_ln50_8_reg_2298                                 |  128|   0|  128|          0|
    |mul_ln50_9_reg_2308                                 |  128|   0|  128|          0|
    |mul_ln52_1_reg_2343                                 |  128|   0|  128|          0|
    |mul_ln52_21_reg_2463                                |  128|   0|  128|          0|
    |mul_ln52_22_reg_2468                                |  128|   0|  128|          0|
    |mul_ln52_23_reg_2473                                |  128|   0|  128|          0|
    |mul_ln52_24_reg_2478                                |  128|   0|  128|          0|
    |mul_ln52_25_reg_2483                                |  128|   0|  128|          0|
    |mul_ln52_26_reg_2488                                |  128|   0|  128|          0|
    |mul_ln52_27_reg_2493                                |  128|   0|  128|          0|
    |mul_ln52_28_reg_2498                                |  128|   0|  128|          0|
    |mul_ln52_29_reg_2513                                |  128|   0|  128|          0|
    |mul_ln52_2_reg_2348                                 |  128|   0|  128|          0|
    |mul_ln52_30_reg_2528                                |  128|   0|  128|          0|
    |mul_ln52_31_reg_2543                                |  128|   0|  128|          0|
    |mul_ln52_32_reg_2558                                |  128|   0|  128|          0|
    |mul_ln52_33_reg_2573                                |  128|   0|  128|          0|
    |mul_ln52_34_reg_2588                                |  128|   0|  128|          0|
    |mul_ln52_35_reg_2603                                |  128|   0|  128|          0|
    |mul_ln52_3_reg_2383                                 |  128|   0|  128|          0|
    |mul_ln52_4_reg_2388                                 |  128|   0|  128|          0|
    |mul_ln52_5_reg_2393                                 |  128|   0|  128|          0|
    |mul_ln52_6_reg_2423                                 |  128|   0|  128|          0|
    |mul_ln52_7_reg_2428                                 |  128|   0|  128|          0|
    |mul_ln52_8_reg_2433                                 |  128|   0|  128|          0|
    |mul_ln52_9_reg_2438                                 |  128|   0|  128|          0|
    |mul_ln52_reg_2303                                   |  128|   0|  128|          0|
    |mul_ln66_1_reg_2703                                 |  128|   0|  128|          0|
    |mul_ln66_4_reg_2708                                 |  128|   0|  128|          0|
    |mul_ln66_5_reg_2713                                 |  128|   0|  128|          0|
    |mul_ln66_6_reg_2718                                 |  128|   0|  128|          0|
    |mul_ln66_7_reg_2723                                 |  128|   0|  128|          0|
    |mul_ln66_reg_2698                                   |  128|   0|  128|          0|
    |out1_w_1_reg_2795                                   |   58|   0|   58|          0|
    |out1_w_2_reg_2810                                   |   59|   0|   59|          0|
    |out1_w_3_reg_2750                                   |   58|   0|   58|          0|
    |out1_w_4_reg_2770                                   |   58|   0|   58|          0|
    |out1_w_5_reg_2775                                   |   58|   0|   58|          0|
    |out1_w_6_reg_2780                                   |   58|   0|   58|          0|
    |out1_w_7_reg_2785                                   |   58|   0|   58|          0|
    |out1_w_8_reg_2805                                   |   57|   0|   57|          0|
    |out1_w_reg_2790                                     |   58|   0|   58|          0|
    |tmp_reg_2800                                        |    2|   0|    2|          0|
    |trunc_ln22_1_reg_2166                               |   61|   0|   61|          0|
    |trunc_ln29_1_reg_2172                               |   61|   0|   61|          0|
    |trunc_ln4_reg_2755                                  |   58|   0|   58|          0|
    |trunc_ln52_11_reg_2538                              |   58|   0|   58|          0|
    |trunc_ln52_15_reg_2553                              |   58|   0|   58|          0|
    |trunc_ln52_19_reg_2568                              |   58|   0|   58|          0|
    |trunc_ln52_23_reg_2583                              |   58|   0|   58|          0|
    |trunc_ln52_27_reg_2598                              |   58|   0|   58|          0|
    |trunc_ln52_31_reg_2613                              |   58|   0|   58|          0|
    |trunc_ln52_3_reg_2508                               |   58|   0|   58|          0|
    |trunc_ln52_7_reg_2523                               |   58|   0|   58|          0|
    |trunc_ln66_3_reg_2765                               |   57|   0|   57|          0|
    |trunc_ln70_4_reg_2734                               |   70|   0|   70|          0|
    |trunc_ln82_1_reg_2178                               |   61|   0|   61|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               |12422|   0|12422|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          test|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WDATA        |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_WSTRB        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|           mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|           mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|           mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|           mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|           mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RDATA        |   in|   64|       m_axi|           mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|           mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|           mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|           mem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

