
Central_control_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af14  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800b0d0  0800b0d0  0001b0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a0  0800b1a0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1a0  0800b1a0  0001b1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1a8  0800b1a8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1a8  0800b1a8  0001b1a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1ac  0800b1ac  0001b1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b1b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  20000074  0800b224  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f8  0800b224  000207f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020071  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038c7  00000000  00000000  00040115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a80  00000000  00000000  000439e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001938  00000000  00000000  00045460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fcdd  00000000  00000000  00046d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020a53  00000000  00000000  00076a75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00127e54  00000000  00000000  000974c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001bf31c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007490  00000000  00000000  001bf36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000074 	.word	0x20000074
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800b0b8 	.word	0x0800b0b8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000078 	.word	0x20000078
 80001f8:	0800b0b8 	.word	0x0800b0b8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <getSync>:
		sprintf(buf, "sig: %d x: %d y: %d width: %d height: %d index: %d age: %d\r\n", (pixy.curr_blocks + n)->m_signature, (pixy.curr_blocks + n)->m_x, (pixy.curr_blocks + n)->m_y, (pixy.curr_blocks + n)->m_width, (pixy.curr_blocks + n)->m_height, (pixy.curr_blocks + n)->m_index, (pixy.curr_blocks + n)->m_age);
	printf(buf);
}


int16_t getSync() {
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
	uint8_t i, j, c, cprev;
	int16_t res;
	uint16_t start;

	// parse bytes until we find sync
	for (i = j = 0, cprev = 0; true; i++) {
 8000506:	2300      	movs	r3, #0
 8000508:	73bb      	strb	r3, [r7, #14]
 800050a:	7bbb      	ldrb	r3, [r7, #14]
 800050c:	73fb      	strb	r3, [r7, #15]
 800050e:	2300      	movs	r3, #0
 8000510:	737b      	strb	r3, [r7, #13]
		res = recv(&c, 1, NULL);
 8000512:	1dfb      	adds	r3, r7, #7
 8000514:	2200      	movs	r2, #0
 8000516:	2101      	movs	r1, #1
 8000518:	4618      	mov	r0, r3
 800051a:	f000 f9b1 	bl	8000880 <recv>
 800051e:	4603      	mov	r3, r0
 8000520:	817b      	strh	r3, [r7, #10]
		if (res >= PIXY_RESULT_OK) {
 8000522:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000526:	2b00      	cmp	r3, #0
 8000528:	db1f      	blt.n	800056a <getSync+0x6a>
			// since we're using little endian, previous byte is least significant byte
			start = cprev;
 800052a:	7b7b      	ldrb	r3, [r7, #13]
 800052c:	813b      	strh	r3, [r7, #8]
			// current byte is most significant byte
			start |= c << 8;
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	021b      	lsls	r3, r3, #8
 8000532:	b21a      	sxth	r2, r3
 8000534:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000538:	4313      	orrs	r3, r2
 800053a:	b21b      	sxth	r3, r3
 800053c:	813b      	strh	r3, [r7, #8]
			cprev = c;
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	737b      	strb	r3, [r7, #13]
			if (start == PIXY_CHECKSUM_SYNC) {
 8000542:	893b      	ldrh	r3, [r7, #8]
 8000544:	f24c 12af 	movw	r2, #49583	; 0xc1af
 8000548:	4293      	cmp	r3, r2
 800054a:	d104      	bne.n	8000556 <getSync+0x56>
				pixy.m_cs = true;
 800054c:	4b16      	ldr	r3, [pc, #88]	; (80005a8 <getSync+0xa8>)
 800054e:	2201      	movs	r2, #1
 8000550:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e024      	b.n	80005a0 <getSync+0xa0>
			}
			if (start == PIXY_NO_CHECKSUM_SYNC) {
 8000556:	893b      	ldrh	r3, [r7, #8]
 8000558:	f24c 12ae 	movw	r2, #49582	; 0xc1ae
 800055c:	4293      	cmp	r3, r2
 800055e:	d104      	bne.n	800056a <getSync+0x6a>
				pixy.m_cs = false;
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <getSync+0xa8>)
 8000562:	2200      	movs	r2, #0
 8000564:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000566:	2300      	movs	r3, #0
 8000568:	e01a      	b.n	80005a0 <getSync+0xa0>
			}
		}
		// If we've read some bytes and no sync, then wait and try again.
		// And do that several more times before we give up.
		// Pixy guarantees to respond within 100us.
		if (i >= 4) {
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d913      	bls.n	8000598 <getSync+0x98>
			if (j >= 4) {
 8000570:	7bbb      	ldrb	r3, [r7, #14]
 8000572:	2b03      	cmp	r3, #3
 8000574:	d902      	bls.n	800057c <getSync+0x7c>
				return PIXY_RESULT_ERROR;
 8000576:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800057a:	e011      	b.n	80005a0 <getSync+0xa0>
			}

			for (volatile int i = 0; i < 10; i++) asm(""); // 25 microsecond delay (9.5 => 10)
 800057c:	2300      	movs	r3, #0
 800057e:	603b      	str	r3, [r7, #0]
 8000580:	e002      	b.n	8000588 <getSync+0x88>
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	3301      	adds	r3, #1
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	2b09      	cmp	r3, #9
 800058c:	ddf9      	ble.n	8000582 <getSync+0x82>

			j++;
 800058e:	7bbb      	ldrb	r3, [r7, #14]
 8000590:	3301      	adds	r3, #1
 8000592:	73bb      	strb	r3, [r7, #14]
			i = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
	for (i = j = 0, cprev = 0; true; i++) {
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	3301      	adds	r3, #1
 800059c:	73fb      	strb	r3, [r7, #15]
		res = recv(&c, 1, NULL);
 800059e:	e7b8      	b.n	8000512 <getSync+0x12>
		}
	}
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	20000090 	.word	0x20000090

080005ac <recvPacket>:

int16_t recvPacket() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
	uint16_t csCalc, csSerial;
	int16_t res;

	res = getSync();
 80005b2:	f7ff ffa5 	bl	8000500 <getSync>
 80005b6:	4603      	mov	r3, r0
 80005b8:	80fb      	strh	r3, [r7, #6]
	if (res < 0)
 80005ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	da02      	bge.n	80005c8 <recvPacket+0x1c>
		return res;
 80005c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005c6:	e065      	b.n	8000694 <recvPacket+0xe8>

	if (pixy.m_cs) {
 80005c8:	4b34      	ldr	r3, [pc, #208]	; (800069c <recvPacket+0xf0>)
 80005ca:	7c9b      	ldrb	r3, [r3, #18]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d035      	beq.n	800063c <recvPacket+0x90>
		res = recv(pixy.m_buf, 4, NULL);
 80005d0:	4b32      	ldr	r3, [pc, #200]	; (800069c <recvPacket+0xf0>)
 80005d2:	689b      	ldr	r3, [r3, #8]
 80005d4:	2200      	movs	r2, #0
 80005d6:	2104      	movs	r1, #4
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 f951 	bl	8000880 <recv>
 80005de:	4603      	mov	r3, r0
 80005e0:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 80005e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	da02      	bge.n	80005f0 <recvPacket+0x44>
			return res;
 80005ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005ee:	e051      	b.n	8000694 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 80005f0:	4b2a      	ldr	r3, [pc, #168]	; (800069c <recvPacket+0xf0>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	781a      	ldrb	r2, [r3, #0]
 80005f6:	4b29      	ldr	r3, [pc, #164]	; (800069c <recvPacket+0xf0>)
 80005f8:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 80005fa:	4b28      	ldr	r3, [pc, #160]	; (800069c <recvPacket+0xf0>)
 80005fc:	689b      	ldr	r3, [r3, #8]
 80005fe:	785a      	ldrb	r2, [r3, #1]
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <recvPacket+0xf0>)
 8000602:	745a      	strb	r2, [r3, #17]

		csSerial = *(uint16_t*) &(pixy.m_buf[2]);
 8000604:	4b25      	ldr	r3, [pc, #148]	; (800069c <recvPacket+0xf0>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	885b      	ldrh	r3, [r3, #2]
 800060a:	80bb      	strh	r3, [r7, #4]

		res = recv(pixy.m_buf, pixy.m_length, &csCalc);
 800060c:	4b23      	ldr	r3, [pc, #140]	; (800069c <recvPacket+0xf0>)
 800060e:	689b      	ldr	r3, [r3, #8]
 8000610:	4a22      	ldr	r2, [pc, #136]	; (800069c <recvPacket+0xf0>)
 8000612:	7c51      	ldrb	r1, [r2, #17]
 8000614:	1cba      	adds	r2, r7, #2
 8000616:	4618      	mov	r0, r3
 8000618:	f000 f932 	bl	8000880 <recv>
 800061c:	4603      	mov	r3, r0
 800061e:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000620:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000624:	2b00      	cmp	r3, #0
 8000626:	da02      	bge.n	800062e <recvPacket+0x82>
			return res;
 8000628:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800062c:	e032      	b.n	8000694 <recvPacket+0xe8>

		if (csSerial != csCalc) {
 800062e:	887b      	ldrh	r3, [r7, #2]
 8000630:	88ba      	ldrh	r2, [r7, #4]
 8000632:	429a      	cmp	r2, r3
 8000634:	d02d      	beq.n	8000692 <recvPacket+0xe6>
			return PIXY_RESULT_CHECKSUM_ERROR;
 8000636:	f06f 0302 	mvn.w	r3, #2
 800063a:	e02b      	b.n	8000694 <recvPacket+0xe8>
		}
	} else {
		res = recv(pixy.m_buf, 2, NULL);
 800063c:	4b17      	ldr	r3, [pc, #92]	; (800069c <recvPacket+0xf0>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	2200      	movs	r2, #0
 8000642:	2102      	movs	r1, #2
 8000644:	4618      	mov	r0, r3
 8000646:	f000 f91b 	bl	8000880 <recv>
 800064a:	4603      	mov	r3, r0
 800064c:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 800064e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000652:	2b00      	cmp	r3, #0
 8000654:	da02      	bge.n	800065c <recvPacket+0xb0>
			return res;
 8000656:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800065a:	e01b      	b.n	8000694 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 800065c:	4b0f      	ldr	r3, [pc, #60]	; (800069c <recvPacket+0xf0>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <recvPacket+0xf0>)
 8000664:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <recvPacket+0xf0>)
 8000668:	689b      	ldr	r3, [r3, #8]
 800066a:	785a      	ldrb	r2, [r3, #1]
 800066c:	4b0b      	ldr	r3, [pc, #44]	; (800069c <recvPacket+0xf0>)
 800066e:	745a      	strb	r2, [r3, #17]

		res = recv(pixy.m_buf, pixy.m_length, NULL);
 8000670:	4b0a      	ldr	r3, [pc, #40]	; (800069c <recvPacket+0xf0>)
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	4a09      	ldr	r2, [pc, #36]	; (800069c <recvPacket+0xf0>)
 8000676:	7c51      	ldrb	r1, [r2, #17]
 8000678:	2200      	movs	r2, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f900 	bl	8000880 <recv>
 8000680:	4603      	mov	r3, r0
 8000682:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000684:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000688:	2b00      	cmp	r3, #0
 800068a:	da02      	bge.n	8000692 <recvPacket+0xe6>
			return res;
 800068c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000690:	e000      	b.n	8000694 <recvPacket+0xe8>
	}
	return PIXY_RESULT_OK;
 8000692:	2300      	movs	r3, #0
}
 8000694:	4618      	mov	r0, r3
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000090 	.word	0x20000090

080006a0 <sendPacket>:

int16_t sendPacket() {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
	// write header info at beginnig of buffer
	pixy.m_buf[0] = PIXY_NO_CHECKSUM_SYNC & 0xff;
 80006a4:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <sendPacket+0x48>)
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	22ae      	movs	r2, #174	; 0xae
 80006aa:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[1] = PIXY_NO_CHECKSUM_SYNC >> 8;
 80006ac:	4b0e      	ldr	r3, [pc, #56]	; (80006e8 <sendPacket+0x48>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	3301      	adds	r3, #1
 80006b2:	22c1      	movs	r2, #193	; 0xc1
 80006b4:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[2] = pixy.m_type;
 80006b6:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <sendPacket+0x48>)
 80006b8:	689b      	ldr	r3, [r3, #8]
 80006ba:	3302      	adds	r3, #2
 80006bc:	4a0a      	ldr	r2, [pc, #40]	; (80006e8 <sendPacket+0x48>)
 80006be:	7c12      	ldrb	r2, [r2, #16]
 80006c0:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[3] = pixy.m_length;
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <sendPacket+0x48>)
 80006c4:	689b      	ldr	r3, [r3, #8]
 80006c6:	3303      	adds	r3, #3
 80006c8:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <sendPacket+0x48>)
 80006ca:	7c52      	ldrb	r2, [r2, #17]
 80006cc:	701a      	strb	r2, [r3, #0]
	// send whole thing -- header and data in one call
	return send(pixy.m_buf, pixy.m_length + PIXY_SEND_HEADER_SIZE);
 80006ce:	4b06      	ldr	r3, [pc, #24]	; (80006e8 <sendPacket+0x48>)
 80006d0:	689a      	ldr	r2, [r3, #8]
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <sendPacket+0x48>)
 80006d4:	7c5b      	ldrb	r3, [r3, #17]
 80006d6:	3304      	adds	r3, #4
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4619      	mov	r1, r3
 80006dc:	4610      	mov	r0, r2
 80006de:	f000 f923 	bl	8000928 <send>
 80006e2:	4603      	mov	r3, r0
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000090 	.word	0x20000090

080006ec <getVersion>:

int8_t getVersion() {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	pixy.m_length = 0;
 80006f0:	4b11      	ldr	r3, [pc, #68]	; (8000738 <getVersion+0x4c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	745a      	strb	r2, [r3, #17]
	pixy.m_type = PIXY_TYPE_REQUEST_VERSION;
 80006f6:	4b10      	ldr	r3, [pc, #64]	; (8000738 <getVersion+0x4c>)
 80006f8:	220e      	movs	r2, #14
 80006fa:	741a      	strb	r2, [r3, #16]
	sendPacket();
 80006fc:	f7ff ffd0 	bl	80006a0 <sendPacket>
	if (recvPacket() == 0) {
 8000700:	f7ff ff54 	bl	80005ac <recvPacket>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d112      	bne.n	8000730 <getVersion+0x44>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_VERSION) {
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <getVersion+0x4c>)
 800070c:	7c1b      	ldrb	r3, [r3, #16]
 800070e:	2b0f      	cmp	r3, #15
 8000710:	d107      	bne.n	8000722 <getVersion+0x36>
			pixy.version = (Version*) pixy.m_buf;
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <getVersion+0x4c>)
 8000714:	689b      	ldr	r3, [r3, #8]
 8000716:	4a08      	ldr	r2, [pc, #32]	; (8000738 <getVersion+0x4c>)
 8000718:	6013      	str	r3, [r2, #0]
			return pixy.m_length;
 800071a:	4b07      	ldr	r3, [pc, #28]	; (8000738 <getVersion+0x4c>)
 800071c:	7c5b      	ldrb	r3, [r3, #17]
 800071e:	b25b      	sxtb	r3, r3
 8000720:	e008      	b.n	8000734 <getVersion+0x48>
		} else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR)
 8000722:	4b05      	ldr	r3, [pc, #20]	; (8000738 <getVersion+0x4c>)
 8000724:	7c1b      	ldrb	r3, [r3, #16]
 8000726:	2b03      	cmp	r3, #3
 8000728:	d102      	bne.n	8000730 <getVersion+0x44>
			return PIXY_RESULT_BUSY;
 800072a:	f06f 0301 	mvn.w	r3, #1
 800072e:	e001      	b.n	8000734 <getVersion+0x48>
	}
	return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8000730:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000734:	4618      	mov	r0, r3
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000090 	.word	0x20000090

0800073c <getResolution>:

int8_t getResolution() {
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
	pixy.m_length = 1;
 8000740:	4b13      	ldr	r3, [pc, #76]	; (8000790 <getResolution+0x54>)
 8000742:	2201      	movs	r2, #1
 8000744:	745a      	strb	r2, [r3, #17]
	pixy.m_bufPayload[0] = 0; // for future types of queries
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <getResolution+0x54>)
 8000748:	68db      	ldr	r3, [r3, #12]
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
	pixy.m_type = PIXY_TYPE_REQUEST_RESOLUTION;
 800074e:	4b10      	ldr	r3, [pc, #64]	; (8000790 <getResolution+0x54>)
 8000750:	220c      	movs	r2, #12
 8000752:	741a      	strb	r2, [r3, #16]
	sendPacket();
 8000754:	f7ff ffa4 	bl	80006a0 <sendPacket>
	if (recvPacket() == 0) {
 8000758:	f7ff ff28 	bl	80005ac <recvPacket>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d112      	bne.n	8000788 <getResolution+0x4c>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_RESOLUTION) {
 8000762:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <getResolution+0x54>)
 8000764:	7c1b      	ldrb	r3, [r3, #16]
 8000766:	2b0d      	cmp	r3, #13
 8000768:	d10b      	bne.n	8000782 <getResolution+0x46>
			pixy.frameWidth = *(uint16_t*)pixy.m_buf;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <getResolution+0x54>)
 800076c:	689b      	ldr	r3, [r3, #8]
 800076e:	881a      	ldrh	r2, [r3, #0]
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <getResolution+0x54>)
 8000772:	809a      	strh	r2, [r3, #4]
			pixy.frameHeight = *(uint16_t*)(pixy.m_buf + sizeof(uint16_t));
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <getResolution+0x54>)
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	885a      	ldrh	r2, [r3, #2]
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <getResolution+0x54>)
 800077c:	80da      	strh	r2, [r3, #6]
			return PIXY_RESULT_OK; // success
 800077e:	2300      	movs	r3, #0
 8000780:	e004      	b.n	800078c <getResolution+0x50>
		} else
			return PIXY_RESULT_ERROR;
 8000782:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000786:	e001      	b.n	800078c <getResolution+0x50>
	} else
		return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8000788:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800078c:	4618      	mov	r0, r3
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000090 	.word	0x20000090

08000794 <pixy2_init>:
		// We can give up half a millisecond of latency (worst case)
		for (volatile int i = 0; i < 190; i++) asm("");
	}
}

int8_t pixy2_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t pin) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b086      	sub	sp, #24
 8000798:	af00      	add	r7, sp, #0
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	4613      	mov	r3, r2
 80007a0:	80fb      	strh	r3, [r7, #6]
	// allocate buffer space for send/receive
	pixy.m_buf = (uint8_t*) malloc(PIXY_BUFFERSIZE);
 80007a2:	f44f 7082 	mov.w	r0, #260	; 0x104
 80007a6:	f00a fbc5 	bl	800af34 <malloc>
 80007aa:	4603      	mov	r3, r0
 80007ac:	461a      	mov	r2, r3
 80007ae:	4b24      	ldr	r3, [pc, #144]	; (8000840 <pixy2_init+0xac>)
 80007b0:	609a      	str	r2, [r3, #8]
	// shifted buffer is used for sending, so we have space to write header information
	pixy.m_bufPayload = pixy.m_buf + PIXY_SEND_HEADER_SIZE;
 80007b2:	4b23      	ldr	r3, [pc, #140]	; (8000840 <pixy2_init+0xac>)
 80007b4:	689b      	ldr	r3, [r3, #8]
 80007b6:	3304      	adds	r3, #4
 80007b8:	4a21      	ldr	r2, [pc, #132]	; (8000840 <pixy2_init+0xac>)
 80007ba:	60d3      	str	r3, [r2, #12]
	pixy.frameWidth = pixy.frameHeight = 0;
 80007bc:	4b20      	ldr	r3, [pc, #128]	; (8000840 <pixy2_init+0xac>)
 80007be:	2200      	movs	r2, #0
 80007c0:	80da      	strh	r2, [r3, #6]
 80007c2:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <pixy2_init+0xac>)
 80007c4:	88da      	ldrh	r2, [r3, #6]
 80007c6:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <pixy2_init+0xac>)
 80007c8:	809a      	strh	r2, [r3, #4]
	pixy.version=NULL;
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <pixy2_init+0xac>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
	pixy.m_cs = false;
 80007d0:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <pixy2_init+0xac>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	749a      	strb	r2, [r3, #18]
	pixy.curr_blocks = NULL;
 80007d6:	4b1a      	ldr	r3, [pc, #104]	; (8000840 <pixy2_init+0xac>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
	pixy.numBlocks = 0;
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <pixy2_init+0xac>)
 80007de:	2200      	movs	r2, #0
 80007e0:	761a      	strb	r2, [r3, #24]

	int8_t res;

	res = open(hspi, port, pin);
 80007e2:	88fb      	ldrh	r3, [r7, #6]
 80007e4:	461a      	mov	r2, r3
 80007e6:	68b9      	ldr	r1, [r7, #8]
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f000 f82b 	bl	8000844 <open>
 80007ee:	4603      	mov	r3, r0
 80007f0:	75fb      	strb	r3, [r7, #23]
	if (res < 0)
 80007f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	da02      	bge.n	8000800 <pixy2_init+0x6c>
		return res;
 80007fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80007fe:	e01b      	b.n	8000838 <pixy2_init+0xa4>

	// wait for pixy to be ready -- that is, Pixy takes a second or 2 boot up
	// getVersion is an effective "ping".  We timeout after 5s.

	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 8000800:	f002 f9b2 	bl	8002b68 <HAL_GetTick>
 8000804:	4603      	mov	r3, r0
 8000806:	613b      	str	r3, [r7, #16]
 8000808:	e00b      	b.n	8000822 <pixy2_init+0x8e>
		if (getVersion() >= 0) { // successful version get -> pixy is ready
 800080a:	f7ff ff6f 	bl	80006ec <getVersion>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	db03      	blt.n	800081c <pixy2_init+0x88>
			getResolution(); // get resolution so we have it
 8000814:	f7ff ff92 	bl	800073c <getResolution>
			return PIXY_RESULT_OK;
 8000818:	2300      	movs	r3, #0
 800081a:	e00d      	b.n	8000838 <pixy2_init+0xa4>
		}
		HAL_Delay(5); // might have to change
 800081c:	2005      	movs	r0, #5
 800081e:	f002 f9af 	bl	8002b80 <HAL_Delay>
	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 8000822:	f002 f9a1 	bl	8002b68 <HAL_GetTick>
 8000826:	4602      	mov	r2, r0
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	f241 3287 	movw	r2, #4999	; 0x1387
 8000830:	4293      	cmp	r3, r2
 8000832:	d9ea      	bls.n	800080a <pixy2_init+0x76>
	}
	// timeout
	return PIXY_RESULT_TIMEOUT;
 8000834:	f06f 0303 	mvn.w	r3, #3
}
 8000838:	4618      	mov	r0, r3
 800083a:	3718      	adds	r7, #24
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000090 	.word	0x20000090

08000844 <open>:

SPI_HandleTypeDef* SPI_obj;
GPIO_TypeDef* GPIO_ss;
uint16_t GPIO_ss_pin;

int8_t open(SPI_HandleTypeDef* hspi,GPIO_TypeDef* port,uint16_t pin) {
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	60f8      	str	r0, [r7, #12]
 800084c:	60b9      	str	r1, [r7, #8]
 800084e:	4613      	mov	r3, r2
 8000850:	80fb      	strh	r3, [r7, #6]
	GPIO_ss_pin = pin;
 8000852:	4a08      	ldr	r2, [pc, #32]	; (8000874 <open+0x30>)
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	8013      	strh	r3, [r2, #0]
	GPIO_ss = port;
 8000858:	4a07      	ldr	r2, [pc, #28]	; (8000878 <open+0x34>)
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6013      	str	r3, [r2, #0]
	SPI_obj = hspi;
 800085e:	4a07      	ldr	r2, [pc, #28]	; (800087c <open+0x38>)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	6013      	str	r3, [r2, #0]
	return 0;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	200000b4 	.word	0x200000b4
 8000878:	200000b0 	.word	0x200000b0
 800087c:	200000ac 	.word	0x200000ac

08000880 <recv>:

int16_t recv(uint8_t *buf, uint8_t len, uint16_t *checkSumCalculation) { // based on arduino implementation
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	460b      	mov	r3, r1
 800088a:	607a      	str	r2, [r7, #4]
 800088c:	72fb      	strb	r3, [r7, #11]
	uint8_t i = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	75fb      	strb	r3, [r7, #23]
	if (checkSumCalculation)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d002      	beq.n	800089e <recv+0x1e>
		*checkSumCalculation = 0;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2200      	movs	r2, #0
 800089c:	801a      	strh	r2, [r3, #0]
	
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 800089e:	4b1f      	ldr	r3, [pc, #124]	; (800091c <recv+0x9c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a1f      	ldr	r2, [pc, #124]	; (8000920 <recv+0xa0>)
 80008a4:	8811      	ldrh	r1, [r2, #0]
 80008a6:	2200      	movs	r2, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	f003 fde1 	bl	8004470 <HAL_GPIO_WritePin>

	for (i = 0; i < len; ++i) {
 80008ae:	2300      	movs	r3, #0
 80008b0:	75fb      	strb	r3, [r7, #23]
 80008b2:	e020      	b.n	80008f6 <recv+0x76>
		uint8_t data = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	75bb      	strb	r3, [r7, #22]
		HAL_SPI_Receive(SPI_obj, &data, 1, 5000);
 80008b8:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <recv+0xa4>)
 80008ba:	6818      	ldr	r0, [r3, #0]
 80008bc:	f107 0116 	add.w	r1, r7, #22
 80008c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80008c4:	2201      	movs	r2, #1
 80008c6:	f007 f99d 	bl	8007c04 <HAL_SPI_Receive>
		buf[i] = data;
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	4413      	add	r3, r2
 80008d0:	7dba      	ldrb	r2, [r7, #22]
 80008d2:	701a      	strb	r2, [r3, #0]
		if (checkSumCalculation)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d00a      	beq.n	80008f0 <recv+0x70>
			*checkSumCalculation += buf[i];
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	881a      	ldrh	r2, [r3, #0]
 80008de:	7dfb      	ldrb	r3, [r7, #23]
 80008e0:	68f9      	ldr	r1, [r7, #12]
 80008e2:	440b      	add	r3, r1
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	4413      	add	r3, r2
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; ++i) {
 80008f0:	7dfb      	ldrb	r3, [r7, #23]
 80008f2:	3301      	adds	r3, #1
 80008f4:	75fb      	strb	r3, [r7, #23]
 80008f6:	7dfa      	ldrb	r2, [r7, #23]
 80008f8:	7afb      	ldrb	r3, [r7, #11]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d3da      	bcc.n	80008b4 <recv+0x34>
	}

	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 80008fe:	4b07      	ldr	r3, [pc, #28]	; (800091c <recv+0x9c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a07      	ldr	r2, [pc, #28]	; (8000920 <recv+0xa0>)
 8000904:	8811      	ldrh	r1, [r2, #0]
 8000906:	2201      	movs	r2, #1
 8000908:	4618      	mov	r0, r3
 800090a:	f003 fdb1 	bl	8004470 <HAL_GPIO_WritePin>
	return len;
 800090e:	7afb      	ldrb	r3, [r7, #11]
 8000910:	b21b      	sxth	r3, r3
}
 8000912:	4618      	mov	r0, r3
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200000b0 	.word	0x200000b0
 8000920:	200000b4 	.word	0x200000b4
 8000924:	200000ac 	.word	0x200000ac

08000928 <send>:

int16_t send(uint8_t *buf, uint8_t len) { // based on arduino implementation
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <send+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a14      	ldr	r2, [pc, #80]	; (8000990 <send+0x68>)
 800093e:	8811      	ldrh	r1, [r2, #0]
 8000940:	2200      	movs	r2, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f003 fd94 	bl	8004470 <HAL_GPIO_WritePin>


	for (i = 0; i < len; ++i) {
 8000948:	2300      	movs	r3, #0
 800094a:	73fb      	strb	r3, [r7, #15]
 800094c:	e00c      	b.n	8000968 <send+0x40>
		HAL_SPI_Transmit(SPI_obj, (uint8_t *) (buf + i), 1, 5000);
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <send+0x6c>)
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	18d1      	adds	r1, r2, r3
 8000958:	f241 3388 	movw	r3, #5000	; 0x1388
 800095c:	2201      	movs	r2, #1
 800095e:	f006 ffe3 	bl	8007928 <HAL_SPI_Transmit>
	for (i = 0; i < len; ++i) {
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	3301      	adds	r3, #1
 8000966:	73fb      	strb	r3, [r7, #15]
 8000968:	7bfa      	ldrb	r2, [r7, #15]
 800096a:	78fb      	ldrb	r3, [r7, #3]
 800096c:	429a      	cmp	r2, r3
 800096e:	d3ee      	bcc.n	800094e <send+0x26>
	}


	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <send+0x64>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a06      	ldr	r2, [pc, #24]	; (8000990 <send+0x68>)
 8000976:	8811      	ldrh	r1, [r2, #0]
 8000978:	2201      	movs	r2, #1
 800097a:	4618      	mov	r0, r3
 800097c:	f003 fd78 	bl	8004470 <HAL_GPIO_WritePin>

	return len;
 8000980:	78fb      	ldrb	r3, [r7, #3]
 8000982:	b21b      	sxth	r3, r3
}
 8000984:	4618      	mov	r0, r3
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200000b0 	.word	0x200000b0
 8000990:	200000b4 	.word	0x200000b4
 8000994:	200000ac 	.word	0x200000ac

08000998 <state_update>:
 *  Created on: Mar 25, 2023
 *      Author: eric
 */
#include "central_control.h"

void state_update() {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0

	// All the buttons should be rising-edge triggered


	// read reset button, and set reset bit to 1 only if reset button is pressed
	if (reset) {
 800099e:	4b6b      	ldr	r3, [pc, #428]	; (8000b4c <state_update+0x1b4>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d01e      	beq.n	80009e4 <state_update+0x4c>
		on_off = 0;
 80009a6:	4b6a      	ldr	r3, [pc, #424]	; (8000b50 <state_update+0x1b8>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
		ball_locked = 0;
 80009ac:	4b69      	ldr	r3, [pc, #420]	; (8000b54 <state_update+0x1bc>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	701a      	strb	r2, [r3, #0]
		ball_not_found = 0;
 80009b2:	4b69      	ldr	r3, [pc, #420]	; (8000b58 <state_update+0x1c0>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]
		ball_count = 0;
 80009b8:	4b68      	ldr	r3, [pc, #416]	; (8000b5c <state_update+0x1c4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	701a      	strb	r2, [r3, #0]
		ball_collected = 0;
 80009be:	4b68      	ldr	r3, [pc, #416]	; (8000b60 <state_update+0x1c8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	701a      	strb	r2, [r3, #0]
		station_arrived = 0;
 80009c4:	4b67      	ldr	r3, [pc, #412]	; (8000b64 <state_update+0x1cc>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
		avoid_finished = 0;
 80009ca:	4b67      	ldr	r3, [pc, #412]	; (8000b68 <state_update+0x1d0>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
		reset = 0;
 80009d0:	4b5e      	ldr	r3, [pc, #376]	; (8000b4c <state_update+0x1b4>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
		state = INIT;
 80009d6:	4b65      	ldr	r3, [pc, #404]	; (8000b6c <state_update+0x1d4>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
		prev_state = state;
 80009dc:	4b63      	ldr	r3, [pc, #396]	; (8000b6c <state_update+0x1d4>)
 80009de:	781a      	ldrb	r2, [r3, #0]
 80009e0:	4b63      	ldr	r3, [pc, #396]	; (8000b70 <state_update+0x1d8>)
 80009e2:	701a      	strb	r2, [r3, #0]
	} else {
		// reading peripheral input, and clear register immediately
	}

	// Testing arg begin
	state = COLLECT;
 80009e4:	4b61      	ldr	r3, [pc, #388]	; (8000b6c <state_update+0x1d4>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	701a      	strb	r2, [r3, #0]

	// Testing arg end

	// disable interrupt ultrasonic, ir
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 80009ea:	201d      	movs	r0, #29
 80009ec:	f003 fb93 	bl	8004116 <HAL_NVIC_DisableIRQ>

	enum State next_state = state;
 80009f0:	4b5e      	ldr	r3, [pc, #376]	; (8000b6c <state_update+0x1d4>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 80009f6:	4b5d      	ldr	r3, [pc, #372]	; (8000b6c <state_update+0x1d4>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b04      	cmp	r3, #4
 80009fc:	f200 808f 	bhi.w	8000b1e <state_update+0x186>
 8000a00:	a201      	add	r2, pc, #4	; (adr r2, 8000a08 <state_update+0x70>)
 8000a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a06:	bf00      	nop
 8000a08:	08000a1d 	.word	0x08000a1d
 8000a0c:	08000a31 	.word	0x08000a31
 8000a10:	08000a6d 	.word	0x08000a6d
 8000a14:	08000aa9 	.word	0x08000aa9
 8000a18:	08000ad1 	.word	0x08000ad1
	case INIT:
		if (on_off == 1) {
 8000a1c:	4b4c      	ldr	r3, [pc, #304]	; (8000b50 <state_update+0x1b8>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d173      	bne.n	8000b0c <state_update+0x174>
			on_off = 0;
 8000a24:	4b4a      	ldr	r3, [pc, #296]	; (8000b50 <state_update+0x1b8>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
			next_state = SEARCH;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	71fb      	strb	r3, [r7, #7]
		}
		break;
 8000a2e:	e06d      	b.n	8000b0c <state_update+0x174>
	case SEARCH:
		if (on_off) {
 8000a30:	4b47      	ldr	r3, [pc, #284]	; (8000b50 <state_update+0x1b8>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d005      	beq.n	8000a44 <state_update+0xac>
			on_off = 0;
 8000a38:	4b45      	ldr	r3, [pc, #276]	; (8000b50 <state_update+0x1b8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
			next_state = RETURN;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	71fb      	strb	r3, [r7, #7]
			next_state = COLLECT;
		} else if (ball_not_found) {
			ball_not_found = 0;
			next_state = RETURN;
		}
		break;
 8000a42:	e065      	b.n	8000b10 <state_update+0x178>
		} else if (ball_locked) {
 8000a44:	4b43      	ldr	r3, [pc, #268]	; (8000b54 <state_update+0x1bc>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d005      	beq.n	8000a58 <state_update+0xc0>
			ball_locked = 0;
 8000a4c:	4b41      	ldr	r3, [pc, #260]	; (8000b54 <state_update+0x1bc>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]
			next_state = COLLECT;
 8000a52:	2302      	movs	r3, #2
 8000a54:	71fb      	strb	r3, [r7, #7]
		break;
 8000a56:	e05b      	b.n	8000b10 <state_update+0x178>
		} else if (ball_not_found) {
 8000a58:	4b3f      	ldr	r3, [pc, #252]	; (8000b58 <state_update+0x1c0>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d057      	beq.n	8000b10 <state_update+0x178>
			ball_not_found = 0;
 8000a60:	4b3d      	ldr	r3, [pc, #244]	; (8000b58 <state_update+0x1c0>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
			next_state = RETURN;
 8000a66:	2303      	movs	r3, #3
 8000a68:	71fb      	strb	r3, [r7, #7]
		break;
 8000a6a:	e051      	b.n	8000b10 <state_update+0x178>
	case COLLECT: {
		uint32_t local_count;
		local_count = count;
 8000a6c:	4b41      	ldr	r3, [pc, #260]	; (8000b74 <state_update+0x1dc>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	603b      	str	r3, [r7, #0]

		if (on_off) {
 8000a72:	4b37      	ldr	r3, [pc, #220]	; (8000b50 <state_update+0x1b8>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d005      	beq.n	8000a86 <state_update+0xee>
			on_off = 0;
 8000a7a:	4b35      	ldr	r3, [pc, #212]	; (8000b50 <state_update+0x1b8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	701a      	strb	r2, [r3, #0]
			next_state = RETURN;
 8000a80:	2303      	movs	r3, #3
 8000a82:	71fb      	strb	r3, [r7, #7]
			} else {
				next_state = RETURN;
			}
			ball_collected = 0; // clear
		}
		break;
 8000a84:	e046      	b.n	8000b14 <state_update+0x17c>
		} else if (ball_collected) {
 8000a86:	4b36      	ldr	r3, [pc, #216]	; (8000b60 <state_update+0x1c8>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d042      	beq.n	8000b14 <state_update+0x17c>
			if (ball_count < MAXLOAD) {
 8000a8e:	4b33      	ldr	r3, [pc, #204]	; (8000b5c <state_update+0x1c4>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b05      	cmp	r3, #5
 8000a94:	d802      	bhi.n	8000a9c <state_update+0x104>
				next_state = SEARCH;
 8000a96:	2301      	movs	r3, #1
 8000a98:	71fb      	strb	r3, [r7, #7]
 8000a9a:	e001      	b.n	8000aa0 <state_update+0x108>
				next_state = RETURN;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	71fb      	strb	r3, [r7, #7]
			ball_collected = 0; // clear
 8000aa0:	4b2f      	ldr	r3, [pc, #188]	; (8000b60 <state_update+0x1c8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
		break;
 8000aa6:	e035      	b.n	8000b14 <state_update+0x17c>
		}
	case RETURN:
		if (on_off) {
 8000aa8:	4b29      	ldr	r3, [pc, #164]	; (8000b50 <state_update+0x1b8>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d002      	beq.n	8000ab6 <state_update+0x11e>
			on_off = 0;
 8000ab0:	4b27      	ldr	r3, [pc, #156]	; (8000b50 <state_update+0x1b8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
		}

		if (station_arrived) {
 8000ab6:	4b2b      	ldr	r3, [pc, #172]	; (8000b64 <state_update+0x1cc>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d02c      	beq.n	8000b18 <state_update+0x180>
			station_arrived = 0;
 8000abe:	4b29      	ldr	r3, [pc, #164]	; (8000b64 <state_update+0x1cc>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]
			reset = 1;
 8000ac4:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <state_update+0x1b4>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
			next_state = INIT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	71fb      	strb	r3, [r7, #7]
		}

		break;
 8000ace:	e023      	b.n	8000b18 <state_update+0x180>
	case AVOID_COLLISION:
		// only interrupt can cause the robot to enter this state
		// only after certain conditions are met can the robot leave this state
    
    if (on_off) {
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	; (8000b50 <state_update+0x1b8>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d005      	beq.n	8000ae4 <state_update+0x14c>
			on_off = 0;
 8000ad8:	4b1d      	ldr	r3, [pc, #116]	; (8000b50 <state_update+0x1b8>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	701a      	strb	r2, [r3, #0]
			prev_state = RETURN;
 8000ade:	4b24      	ldr	r3, [pc, #144]	; (8000b70 <state_update+0x1d8>)
 8000ae0:	2203      	movs	r2, #3
 8000ae2:	701a      	strb	r2, [r3, #0]
		}

		if (avoid_finished) {
 8000ae4:	4b20      	ldr	r3, [pc, #128]	; (8000b68 <state_update+0x1d0>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d017      	beq.n	8000b1c <state_update+0x184>
			avoid_finished = 0;
 8000aec:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <state_update+0x1d0>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
			next_state = prev_state;
 8000af2:	4b1f      	ldr	r3, [pc, #124]	; (8000b70 <state_update+0x1d8>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	71fb      	strb	r3, [r7, #7]
			if (on_off) {
 8000af8:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <state_update+0x1b8>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d00d      	beq.n	8000b1c <state_update+0x184>
				on_off = 0;
 8000b00:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <state_update+0x1b8>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
				next_state = RETURN;
 8000b06:	2303      	movs	r3, #3
 8000b08:	71fb      	strb	r3, [r7, #7]
			}
		}
		break;
 8000b0a:	e007      	b.n	8000b1c <state_update+0x184>
		break;
 8000b0c:	bf00      	nop
 8000b0e:	e006      	b.n	8000b1e <state_update+0x186>
		break;
 8000b10:	bf00      	nop
 8000b12:	e004      	b.n	8000b1e <state_update+0x186>
		break;
 8000b14:	bf00      	nop
 8000b16:	e002      	b.n	8000b1e <state_update+0x186>
		break;
 8000b18:	bf00      	nop
 8000b1a:	e000      	b.n	8000b1e <state_update+0x186>
		break;
 8000b1c:	bf00      	nop
	}

	state = next_state;
 8000b1e:	4a13      	ldr	r2, [pc, #76]	; (8000b6c <state_update+0x1d4>)
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	7013      	strb	r3, [r2, #0]
	if (state != AVOID_COLLISION) {
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <state_update+0x1d4>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d003      	beq.n	8000b34 <state_update+0x19c>
		prev_state = state;
 8000b2c:	4b0f      	ldr	r3, [pc, #60]	; (8000b6c <state_update+0x1d4>)
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <state_update+0x1d8>)
 8000b32:	701a      	strb	r2, [r3, #0]
	}

	// enable interrupt
	if (state == COLLECT) {
 8000b34:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <state_update+0x1d4>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b02      	cmp	r3, #2
 8000b3a:	d102      	bne.n	8000b42 <state_update+0x1aa>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b3c:	201d      	movs	r0, #29
 8000b3e:	f003 fadc 	bl	80040fa <HAL_NVIC_EnableIRQ>
	}
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	200000bf 	.word	0x200000bf
 8000b50:	200000b8 	.word	0x200000b8
 8000b54:	200000b9 	.word	0x200000b9
 8000b58:	200000ba 	.word	0x200000ba
 8000b5c:	200000bb 	.word	0x200000bb
 8000b60:	200000bc 	.word	0x200000bc
 8000b64:	200000bd 	.word	0x200000bd
 8000b68:	200000be 	.word	0x200000be
 8000b6c:	200000b6 	.word	0x200000b6
 8000b70:	200000b7 	.word	0x200000b7
 8000b74:	200000c0 	.word	0x200000c0

08000b78 <execute>:

void execute() {
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0

	rotor_control(1);
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f001 f8af 	bl	8001ce0 <rotor_control>

	switch (state) {
 8000b82:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <execute+0x3c>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	d811      	bhi.n	8000bae <execute+0x36>
 8000b8a:	a201      	add	r2, pc, #4	; (adr r2, 8000b90 <execute+0x18>)
 8000b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b90:	08000bad 	.word	0x08000bad
 8000b94:	08000bad 	.word	0x08000bad
 8000b98:	08000ba5 	.word	0x08000ba5
 8000b9c:	08000bad 	.word	0x08000bad
 8000ba0:	08000bad 	.word	0x08000bad
//		motor_control(mode);
//		ball_locked;
//		ball_not_found;
		break;
	case COLLECT:
		rotor_control(0);
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f001 f89b 	bl	8001ce0 <rotor_control>

		break;
 8000baa:	e000      	b.n	8000bae <execute+0x36>
		break;
 8000bac:	bf00      	nop
	case RETURN:
		break;
	case AVOID_COLLISION:
		break;
	}
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	200000b6 	.word	0x200000b6

08000bb8 <delay_loop>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_loop(int time) {
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	 for(volatile int j = 0; j < time; ++j)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	e00c      	b.n	8000be0 <delay_loop+0x28>
	  		  for (volatile int i = 0; i < 380; ++i) asm("");//1ms
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	e002      	b.n	8000bd2 <delay_loop+0x1a>
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8000bd8:	dbf8      	blt.n	8000bcc <delay_loop+0x14>
	 for(volatile int j = 0; j < time; ++j)
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	429a      	cmp	r2, r3
 8000be6:	dcee      	bgt.n	8000bc6 <delay_loop+0xe>
}
 8000be8:	bf00      	nop
 8000bea:	bf00      	nop
 8000bec:	3714      	adds	r7, #20
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfc:	f001 ff4b 	bl	8002a96 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c00:	f000 f854 	bl	8000cac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000c04:	f000 f8b4 	bl	8000d70 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c08:	f000 ff82 	bl	8001b10 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c0c:	f000 f8e4 	bl	8000dd8 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000c10:	f000 f946 	bl	8000ea0 <MX_CAN1_Init>
  MX_COMP1_Init();
 8000c14:	f000 f978 	bl	8000f08 <MX_COMP1_Init>
  MX_I2C1_SMBUS_Init();
 8000c18:	f000 f9a4 	bl	8000f64 <MX_I2C1_SMBUS_Init>
  MX_I2C2_SMBUS_Init();
 8000c1c:	f000 f9dc 	bl	8000fd8 <MX_I2C2_SMBUS_Init>
  MX_LPUART1_UART_Init();
 8000c20:	f000 fa1c 	bl	800105c <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8000c24:	f000 fa68 	bl	80010f8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000c28:	f000 fab4 	bl	8001194 <MX_USART3_UART_Init>
  MX_SAI1_Init();
 8000c2c:	f000 fafe 	bl	800122c <MX_SAI1_Init>
  MX_SAI2_Init();
 8000c30:	f000 fb94 	bl	800135c <MX_SAI2_Init>
  MX_SPI1_Init();
 8000c34:	f000 fbfa 	bl	800142c <MX_SPI1_Init>
  MX_SPI3_Init();
 8000c38:	f000 fc36 	bl	80014a8 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000c3c:	f000 fc72 	bl	8001524 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c40:	f000 fd58 	bl	80016f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c44:	f000 fdd8 	bl	80017f8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c48:	f000 fe48 	bl	80018dc <MX_TIM4_Init>
  MX_TIM15_Init();
 8000c4c:	f000 fed4 	bl	80019f8 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8000c50:	f000 ff56 	bl	8001b00 <MX_USB_OTG_FS_USB_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000c54:	2104      	movs	r1, #4
 8000c56:	4810      	ldr	r0, [pc, #64]	; (8000c98 <main+0xa0>)
 8000c58:	f007 fd82 	bl	8008760 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000c5c:	2108      	movs	r1, #8
 8000c5e:	480e      	ldr	r0, [pc, #56]	; (8000c98 <main+0xa0>)
 8000c60:	f007 fd7e 	bl	8008760 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000c64:	210c      	movs	r1, #12
 8000c66:	480c      	ldr	r0, [pc, #48]	; (8000c98 <main+0xa0>)
 8000c68:	f007 fd7a 	bl	8008760 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	480b      	ldr	r0, [pc, #44]	; (8000c9c <main+0xa4>)
 8000c70:	f007 fd76 	bl	8008760 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000c74:	2104      	movs	r1, #4
 8000c76:	480a      	ldr	r0, [pc, #40]	; (8000ca0 <main+0xa8>)
 8000c78:	f007 feda 	bl	8008a30 <HAL_TIM_IC_Start_IT>

  extern Pixy2 pixy;

  pixy2_init(&hspi1, GPIOB, GPIO_PIN_6);
 8000c7c:	2240      	movs	r2, #64	; 0x40
 8000c7e:	4909      	ldr	r1, [pc, #36]	; (8000ca4 <main+0xac>)
 8000c80:	4809      	ldr	r0, [pc, #36]	; (8000ca8 <main+0xb0>)
 8000c82:	f7ff fd87 	bl	8000794 <pixy2_init>


  while (1)
  {
	  state_update();
 8000c86:	f7ff fe87 	bl	8000998 <state_update>
	  execute();
 8000c8a:	f7ff ff75 	bl	8000b78 <execute>
	  delay_loop(500);
 8000c8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c92:	f7ff ff91 	bl	8000bb8 <delay_loop>
  {
 8000c96:	e7f6      	b.n	8000c86 <main+0x8e>
 8000c98:	20000738 	.word	0x20000738
 8000c9c:	200006a0 	.word	0x200006a0
 8000ca0:	200006ec 	.word	0x200006ec
 8000ca4:	48000400 	.word	0x48000400
 8000ca8:	2000058c 	.word	0x2000058c

08000cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b096      	sub	sp, #88	; 0x58
 8000cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	2244      	movs	r2, #68	; 0x44
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f00a f942 	bl	800af44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cce:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000cd2:	f003 fc15 	bl	8004500 <HAL_PWREx_ControlVoltageScaling>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cdc:	f000 fffa 	bl	8001cd4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000ce0:	f003 fbde 	bl	80044a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ce4:	4b21      	ldr	r3, [pc, #132]	; (8000d6c <SystemClock_Config+0xc0>)
 8000ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000cea:	4a20      	ldr	r2, [pc, #128]	; (8000d6c <SystemClock_Config+0xc0>)
 8000cec:	f023 0318 	bic.w	r3, r3, #24
 8000cf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000cf4:	2314      	movs	r3, #20
 8000cf6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000d04:	2360      	movs	r3, #96	; 0x60
 8000d06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000d10:	2301      	movs	r3, #1
 8000d12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000d14:	2310      	movs	r3, #16
 8000d16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f003 fc9d 	bl	8004668 <HAL_RCC_OscConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000d34:	f000 ffce 	bl	8001cd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d38:	230f      	movs	r3, #15
 8000d3a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	2101      	movs	r1, #1
 8000d50:	4618      	mov	r0, r3
 8000d52:	f004 f8a3 	bl	8004e9c <HAL_RCC_ClockConfig>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d5c:	f000 ffba 	bl	8001cd4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000d60:	f005 fdac 	bl	80068bc <HAL_RCCEx_EnableMSIPLLMode>
}
 8000d64:	bf00      	nop
 8000d66:	3758      	adds	r7, #88	; 0x58
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40021000 	.word	0x40021000

08000d70 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b0a6      	sub	sp, #152	; 0x98
 8000d74:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2294      	movs	r2, #148	; 0x94
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f00a f8e1 	bl	800af44 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2
 8000d82:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8000d86:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000d90:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000d98:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d9c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000da6:	2318      	movs	r3, #24
 8000da8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000daa:	2302      	movs	r3, #2
 8000dac:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8000db6:	4b07      	ldr	r3, [pc, #28]	; (8000dd4 <PeriphCommonClock_Config+0x64>)
 8000db8:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f004 fb2b 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000dc8:	f000 ff84 	bl	8001cd4 <Error_Handler>
  }
}
 8000dcc:	bf00      	nop
 8000dce:	3798      	adds	r7, #152	; 0x98
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	01110000 	.word	0x01110000

08000dd8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dde:	463b      	mov	r3, r7
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
 8000dec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dee:	4b29      	ldr	r3, [pc, #164]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000df0:	4a29      	ldr	r2, [pc, #164]	; (8000e98 <MX_ADC1_Init+0xc0>)
 8000df2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000df4:	4b27      	ldr	r3, [pc, #156]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dfa:	4b26      	ldr	r3, [pc, #152]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e00:	4b24      	ldr	r3, [pc, #144]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e06:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e0c:	4b21      	ldr	r3, [pc, #132]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e0e:	2204      	movs	r2, #4
 8000e10:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e12:	4b20      	ldr	r3, [pc, #128]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e18:	4b1e      	ldr	r3, [pc, #120]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e24:	4b1b      	ldr	r3, [pc, #108]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e2c:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e32:	4b18      	ldr	r3, [pc, #96]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e46:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e4e:	4811      	ldr	r0, [pc, #68]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e50:	f002 f85a 	bl	8002f08 <HAL_ADC_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000e5a:	f000 ff3b 	bl	8001cd4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <MX_ADC1_Init+0xc4>)
 8000e60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e62:	2306      	movs	r3, #6
 8000e64:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e66:	2300      	movs	r3, #0
 8000e68:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e6a:	237f      	movs	r3, #127	; 0x7f
 8000e6c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e76:	463b      	mov	r3, r7
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4806      	ldr	r0, [pc, #24]	; (8000e94 <MX_ADC1_Init+0xbc>)
 8000e7c:	f002 f990 	bl	80031a0 <HAL_ADC_ConfigChannel>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000e86:	f000 ff25 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200000c4 	.word	0x200000c4
 8000e98:	50040000 	.word	0x50040000
 8000e9c:	04300002 	.word	0x04300002

08000ea0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ea6:	4a17      	ldr	r2, [pc, #92]	; (8000f04 <MX_CAN1_Init+0x64>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000eac:	2210      	movs	r2, #16
 8000eae:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000eb0:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eb6:	4b12      	ldr	r3, [pc, #72]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000ebc:	4b10      	ldr	r3, [pc, #64]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ece:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ee0:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000eec:	4804      	ldr	r0, [pc, #16]	; (8000f00 <MX_CAN1_Init+0x60>)
 8000eee:	f002 fd53 	bl	8003998 <HAL_CAN_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000ef8:	f000 feec 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	2000012c 	.word	0x2000012c
 8000f04:	40006400 	.word	0x40006400

08000f08 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f0e:	4a13      	ldr	r2, [pc, #76]	; (8000f5c <MX_COMP1_Init+0x54>)
 8000f10:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f14:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <MX_COMP1_Init+0x58>)
 8000f16:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f1a:	2280      	movs	r2, #128	; 0x80
 8000f1c:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000f2a:	4b0b      	ldr	r3, [pc, #44]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000f30:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000f36:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000f42:	4805      	ldr	r0, [pc, #20]	; (8000f58 <MX_COMP1_Init+0x50>)
 8000f44:	f002 fecc 	bl	8003ce0 <HAL_COMP_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 8000f4e:	f000 fec1 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000154 	.word	0x20000154
 8000f5c:	40010200 	.word	0x40010200
 8000f60:	00800030 	.word	0x00800030

08000f64 <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8000f68:	4b18      	ldr	r3, [pc, #96]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f6a:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <MX_I2C1_SMBUS_Init+0x6c>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.Timing = 0x00707CBB;
 8000f6e:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f70:	4a18      	ldr	r2, [pc, #96]	; (8000fd4 <MX_I2C1_SMBUS_Init+0x70>)
 8000f72:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000f74:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hsmbus1.Init.OwnAddress1 = 2;
 8000f7a:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000f80:	4b12      	ldr	r3, [pc, #72]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8000f92:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8000faa:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus1.Init.SMBusTimeout = 0x00008186;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000fb2:	f248 1286 	movw	r2, #33158	; 0x8186
 8000fb6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8000fb8:	4804      	ldr	r0, [pc, #16]	; (8000fcc <MX_I2C1_SMBUS_Init+0x68>)
 8000fba:	f006 fb07 	bl	80075cc <HAL_SMBUS_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_I2C1_SMBUS_Init+0x64>
  {
    Error_Handler();
 8000fc4:	f000 fe86 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000180 	.word	0x20000180
 8000fd0:	40005400 	.word	0x40005400
 8000fd4:	00707cbb 	.word	0x00707cbb

08000fd8 <MX_I2C2_SMBUS_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_SMBUS_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000fde:	4a1d      	ldr	r2, [pc, #116]	; (8001054 <MX_I2C2_SMBUS_Init+0x7c>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x00707CBB;
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <MX_I2C2_SMBUS_Init+0x80>)
 8000fe6:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8000fe8:	4b19      	ldr	r3, [pc, #100]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 8001000:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8001002:	2200      	movs	r2, #0
 8001004:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8001006:	4b12      	ldr	r3, [pc, #72]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8001008:	2200      	movs	r2, #0
 800100a:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 800100e:	2200      	movs	r2, #0
 8001010:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8001012:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8001014:	2200      	movs	r2, #0
 8001016:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8001018:	4b0d      	ldr	r3, [pc, #52]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 800101a:	2200      	movs	r2, #0
 800101c:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8001020:	2200      	movs	r2, #0
 8001022:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus2.Init.SMBusTimeout = 0x00008186;
 8001024:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 8001026:	f248 1286 	movw	r2, #33158	; 0x8186
 800102a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 800102c:	4808      	ldr	r0, [pc, #32]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 800102e:	f006 facd 	bl	80075cc <HAL_SMBUS_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 8001038:	f000 fe4c 	bl	8001cd4 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus2) != HAL_OK)
 800103c:	4804      	ldr	r0, [pc, #16]	; (8001050 <MX_I2C2_SMBUS_Init+0x78>)
 800103e:	f006 fb7d 	bl	800773c <HAL_SMBUS_EnableAlert_IT>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_I2C2_SMBUS_Init+0x74>
  {
    Error_Handler();
 8001048:	f000 fe44 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200001d0 	.word	0x200001d0
 8001054:	40005800 	.word	0x40005800
 8001058:	00707cbb 	.word	0x00707cbb

0800105c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001060:	4b22      	ldr	r3, [pc, #136]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001062:	4a23      	ldr	r2, [pc, #140]	; (80010f0 <MX_LPUART1_UART_Init+0x94>)
 8001064:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8001066:	4b21      	ldr	r3, [pc, #132]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001068:	4a22      	ldr	r2, [pc, #136]	; (80010f4 <MX_LPUART1_UART_Init+0x98>)
 800106a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 800106c:	4b1f      	ldr	r3, [pc, #124]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 800106e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001072:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001074:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800107a:	4b1c      	ldr	r3, [pc, #112]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001080:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001082:	220c      	movs	r2, #12
 8001084:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001086:	4b19      	ldr	r3, [pc, #100]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800108c:	4b17      	ldr	r3, [pc, #92]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 800108e:	2200      	movs	r2, #0
 8001090:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001092:	4b16      	ldr	r3, [pc, #88]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 8001094:	2200      	movs	r2, #0
 8001096:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001098:	4b14      	ldr	r3, [pc, #80]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 800109a:	2200      	movs	r2, #0
 800109c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80010a4:	4811      	ldr	r0, [pc, #68]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 80010a6:	f009 f917 	bl	800a2d8 <HAL_UART_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80010b0:	f000 fe10 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b4:	2100      	movs	r1, #0
 80010b6:	480d      	ldr	r0, [pc, #52]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 80010b8:	f009 fe48 	bl	800ad4c <HAL_UARTEx_SetTxFifoThreshold>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010c2:	f000 fe07 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010c6:	2100      	movs	r1, #0
 80010c8:	4808      	ldr	r0, [pc, #32]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 80010ca:	f009 fe7d 	bl	800adc8 <HAL_UARTEx_SetRxFifoThreshold>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80010d4:	f000 fdfe 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80010d8:	4804      	ldr	r0, [pc, #16]	; (80010ec <MX_LPUART1_UART_Init+0x90>)
 80010da:	f009 fdfe 	bl	800acda <HAL_UARTEx_DisableFifoMode>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80010e4:	f000 fdf6 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80010e8:	bf00      	nop
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000220 	.word	0x20000220
 80010f0:	40008000 	.word	0x40008000
 80010f4:	00033324 	.word	0x00033324

080010f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010fc:	4b23      	ldr	r3, [pc, #140]	; (800118c <MX_USART2_UART_Init+0x94>)
 80010fe:	4a24      	ldr	r2, [pc, #144]	; (8001190 <MX_USART2_UART_Init+0x98>)
 8001100:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001102:	4b22      	ldr	r3, [pc, #136]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001104:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001108:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800110a:	4b20      	ldr	r3, [pc, #128]	; (800118c <MX_USART2_UART_Init+0x94>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001110:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001116:	4b1d      	ldr	r3, [pc, #116]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800111c:	4b1b      	ldr	r3, [pc, #108]	; (800118c <MX_USART2_UART_Init+0x94>)
 800111e:	220c      	movs	r2, #12
 8001120:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001122:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001124:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001128:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800112a:	4b18      	ldr	r3, [pc, #96]	; (800118c <MX_USART2_UART_Init+0x94>)
 800112c:	2200      	movs	r2, #0
 800112e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001130:	4b16      	ldr	r3, [pc, #88]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001138:	2200      	movs	r2, #0
 800113a:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800113c:	4b13      	ldr	r3, [pc, #76]	; (800118c <MX_USART2_UART_Init+0x94>)
 800113e:	2200      	movs	r2, #0
 8001140:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001142:	4812      	ldr	r0, [pc, #72]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001144:	f009 f8c8 	bl	800a2d8 <HAL_UART_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800114e:	f000 fdc1 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001152:	2100      	movs	r1, #0
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001156:	f009 fdf9 	bl	800ad4c <HAL_UARTEx_SetTxFifoThreshold>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001160:	f000 fdb8 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001164:	2100      	movs	r1, #0
 8001166:	4809      	ldr	r0, [pc, #36]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001168:	f009 fe2e 	bl	800adc8 <HAL_UARTEx_SetRxFifoThreshold>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001172:	f000 fdaf 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_USART2_UART_Init+0x94>)
 8001178:	f009 fdaf 	bl	800acda <HAL_UARTEx_DisableFifoMode>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001182:	f000 fda7 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200002b0 	.word	0x200002b0
 8001190:	40004400 	.word	0x40004400

08001194 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001198:	4b22      	ldr	r3, [pc, #136]	; (8001224 <MX_USART3_UART_Init+0x90>)
 800119a:	4a23      	ldr	r2, [pc, #140]	; (8001228 <MX_USART3_UART_Init+0x94>)
 800119c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800119e:	4b21      	ldr	r3, [pc, #132]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011a6:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011b8:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011ba:	220c      	movs	r2, #12
 80011bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011be:	4b19      	ldr	r3, [pc, #100]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c4:	4b17      	ldr	r3, [pc, #92]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ca:	4b16      	ldr	r3, [pc, #88]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011d6:	4b13      	ldr	r3, [pc, #76]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011dc:	4811      	ldr	r0, [pc, #68]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011de:	f009 f87b 	bl	800a2d8 <HAL_UART_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80011e8:	f000 fd74 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ec:	2100      	movs	r1, #0
 80011ee:	480d      	ldr	r0, [pc, #52]	; (8001224 <MX_USART3_UART_Init+0x90>)
 80011f0:	f009 fdac 	bl	800ad4c <HAL_UARTEx_SetTxFifoThreshold>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80011fa:	f000 fd6b 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011fe:	2100      	movs	r1, #0
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <MX_USART3_UART_Init+0x90>)
 8001202:	f009 fde1 	bl	800adc8 <HAL_UARTEx_SetRxFifoThreshold>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800120c:	f000 fd62 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <MX_USART3_UART_Init+0x90>)
 8001212:	f009 fd62 	bl	800acda <HAL_UARTEx_DisableFifoMode>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800121c:	f000 fd5a 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000340 	.word	0x20000340
 8001228:	40004800 	.word	0x40004800

0800122c <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockB1.Instance = SAI1_Block_B;
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001232:	4a46      	ldr	r2, [pc, #280]	; (800134c <MX_SAI1_Init+0x120>)
 8001234:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8001236:	4b44      	ldr	r3, [pc, #272]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001238:	2200      	movs	r2, #0
 800123a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 800123c:	4b42      	ldr	r3, [pc, #264]	; (8001348 <MX_SAI1_Init+0x11c>)
 800123e:	2200      	movs	r2, #0
 8001240:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8001242:	4b41      	ldr	r3, [pc, #260]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001244:	2240      	movs	r2, #64	; 0x40
 8001246:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001248:	4b3f      	ldr	r3, [pc, #252]	; (8001348 <MX_SAI1_Init+0x11c>)
 800124a:	2200      	movs	r2, #0
 800124c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800124e:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001250:	2200      	movs	r2, #0
 8001252:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8001254:	4b3c      	ldr	r3, [pc, #240]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800125a:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <MX_SAI1_Init+0x11c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001260:	4b39      	ldr	r3, [pc, #228]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8001266:	4b38      	ldr	r3, [pc, #224]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001268:	2200      	movs	r2, #0
 800126a:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800126c:	4b36      	ldr	r3, [pc, #216]	; (8001348 <MX_SAI1_Init+0x11c>)
 800126e:	2200      	movs	r2, #0
 8001270:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001272:	4b35      	ldr	r3, [pc, #212]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001274:	4a36      	ldr	r2, [pc, #216]	; (8001350 <MX_SAI1_Init+0x124>)
 8001276:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001278:	4b33      	ldr	r3, [pc, #204]	; (8001348 <MX_SAI1_Init+0x11c>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800127e:	4b32      	ldr	r3, [pc, #200]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001280:	2200      	movs	r2, #0
 8001282:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001284:	4b30      	ldr	r3, [pc, #192]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001286:	2200      	movs	r2, #0
 8001288:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800128a:	4b2f      	ldr	r3, [pc, #188]	; (8001348 <MX_SAI1_Init+0x11c>)
 800128c:	2200      	movs	r2, #0
 800128e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8001290:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <MX_SAI1_Init+0x11c>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 0;
 8001298:	4b2b      	ldr	r3, [pc, #172]	; (8001348 <MX_SAI1_Init+0x11c>)
 800129a:	2200      	movs	r2, #0
 800129c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800129e:	4b2a      	ldr	r3, [pc, #168]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 80012a6:	4b28      	ldr	r3, [pc, #160]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012a8:	2208      	movs	r2, #8
 80012aa:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80012ac:	4b26      	ldr	r3, [pc, #152]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80012b2:	4b25      	ldr	r3, [pc, #148]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80012b8:	4b23      	ldr	r3, [pc, #140]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80012be:	4b22      	ldr	r3, [pc, #136]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80012c4:	4b20      	ldr	r3, [pc, #128]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80012ca:	4b1f      	ldr	r3, [pc, #124]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80012d6:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012d8:	2200      	movs	r2, #0
 80012da:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80012dc:	481a      	ldr	r0, [pc, #104]	; (8001348 <MX_SAI1_Init+0x11c>)
 80012de:	f005 fe29 	bl	8006f34 <HAL_SAI_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 80012e8:	f000 fcf4 	bl	8001cd4 <Error_Handler>
  }
  hsai_BlockA1.Instance = SAI1_Block_A;
 80012ec:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_SAI1_Init+0x128>)
 80012ee:	4a1a      	ldr	r2, [pc, #104]	; (8001358 <MX_SAI1_Init+0x12c>)
 80012f0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80012f2:	4b18      	ldr	r3, [pc, #96]	; (8001354 <MX_SAI1_Init+0x128>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80012f8:	4b16      	ldr	r3, [pc, #88]	; (8001354 <MX_SAI1_Init+0x128>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80012fe:	4b15      	ldr	r3, [pc, #84]	; (8001354 <MX_SAI1_Init+0x128>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <MX_SAI1_Init+0x128>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <MX_SAI1_Init+0x128>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001310:	4b10      	ldr	r3, [pc, #64]	; (8001354 <MX_SAI1_Init+0x128>)
 8001312:	4a0f      	ldr	r2, [pc, #60]	; (8001350 <MX_SAI1_Init+0x124>)
 8001314:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <MX_SAI1_Init+0x128>)
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <MX_SAI1_Init+0x128>)
 800131e:	2200      	movs	r2, #0
 8001320:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8001322:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <MX_SAI1_Init+0x128>)
 8001324:	2200      	movs	r2, #0
 8001326:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001328:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <MX_SAI1_Init+0x128>)
 800132a:	2200      	movs	r2, #0
 800132c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800132e:	2302      	movs	r3, #2
 8001330:	2200      	movs	r2, #0
 8001332:	2100      	movs	r1, #0
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <MX_SAI1_Init+0x128>)
 8001336:	f005 fdcb 	bl	8006ed0 <HAL_SAI_InitProtocol>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_SAI1_Init+0x118>
  {
    Error_Handler();
 8001340:	f000 fcc8 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200003d0 	.word	0x200003d0
 800134c:	40015424 	.word	0x40015424
 8001350:	0002ee00 	.word	0x0002ee00
 8001354:	20000464 	.word	0x20000464
 8001358:	40015404 	.word	0x40015404

0800135c <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8001360:	4b2f      	ldr	r3, [pc, #188]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001362:	4a30      	ldr	r2, [pc, #192]	; (8001424 <MX_SAI2_Init+0xc8>)
 8001364:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 8001366:	4b2e      	ldr	r3, [pc, #184]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001368:	2200      	movs	r2, #0
 800136a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 800136c:	4b2c      	ldr	r3, [pc, #176]	; (8001420 <MX_SAI2_Init+0xc4>)
 800136e:	2200      	movs	r2, #0
 8001370:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8001372:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001374:	2240      	movs	r2, #64	; 0x40
 8001376:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001378:	4b29      	ldr	r3, [pc, #164]	; (8001420 <MX_SAI2_Init+0xc4>)
 800137a:	2200      	movs	r2, #0
 800137c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800137e:	4b28      	ldr	r3, [pc, #160]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001380:	2200      	movs	r2, #0
 8001382:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001384:	4b26      	ldr	r3, [pc, #152]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800138a:	4b25      	ldr	r3, [pc, #148]	; (8001420 <MX_SAI2_Init+0xc4>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001390:	4b23      	ldr	r3, [pc, #140]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8001396:	4b22      	ldr	r3, [pc, #136]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <MX_SAI2_Init+0xc4>)
 800139e:	2200      	movs	r2, #0
 80013a0:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013a4:	4a20      	ldr	r2, [pc, #128]	; (8001428 <MX_SAI2_Init+0xcc>)
 80013a6:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80013a8:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013bc:	2200      	movs	r2, #0
 80013be:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 80013c0:	4b17      	ldr	r3, [pc, #92]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 80013c8:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013d4:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 80013d6:	4b12      	ldr	r3, [pc, #72]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013d8:	2208      	movs	r2, #8
 80013da:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80013dc:	4b10      	ldr	r3, [pc, #64]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013de:	2201      	movs	r2, #1
 80013e0:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80013ee:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80013fa:	4b09      	ldr	r3, [pc, #36]	; (8001420 <MX_SAI2_Init+0xc4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001402:	2201      	movs	r2, #1
 8001404:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <MX_SAI2_Init+0xc4>)
 8001408:	2200      	movs	r2, #0
 800140a:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 800140c:	4804      	ldr	r0, [pc, #16]	; (8001420 <MX_SAI2_Init+0xc4>)
 800140e:	f005 fd91 	bl	8006f34 <HAL_SAI_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 8001418:	f000 fc5c 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800141c:	bf00      	nop
 800141e:	bd80      	pop	{r7, pc}
 8001420:	200004f8 	.word	0x200004f8
 8001424:	40015804 	.word	0x40015804
 8001428:	0002ee00 	.word	0x0002ee00

0800142c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001432:	4a1c      	ldr	r2, [pc, #112]	; (80014a4 <MX_SPI1_Init+0x78>)
 8001434:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001436:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001438:	f44f 7282 	mov.w	r2, #260	; 0x104
 800143c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800143e:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001446:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800144a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <MX_SPI1_Init+0x74>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001452:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001454:	2200      	movs	r2, #0
 8001456:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001458:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_SPI1_Init+0x74>)
 800145a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800145e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001462:	2218      	movs	r2, #24
 8001464:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_SPI1_Init+0x74>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_SPI1_Init+0x74>)
 800147a:	2207      	movs	r2, #7
 800147c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_SPI1_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_SPI1_Init+0x74>)
 800148c:	f006 f9a9 	bl	80077e2 <HAL_SPI_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001496:	f000 fc1d 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2000058c 	.word	0x2000058c
 80014a4:	40013000 	.word	0x40013000

080014a8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <MX_SPI3_Init+0x74>)
 80014ae:	4a1c      	ldr	r2, [pc, #112]	; (8001520 <MX_SPI3_Init+0x78>)
 80014b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	; (800151c <MX_SPI3_Init+0x74>)
 80014b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <MX_SPI3_Init+0x74>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80014c0:	4b16      	ldr	r3, [pc, #88]	; (800151c <MX_SPI3_Init+0x74>)
 80014c2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80014c6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014c8:	4b14      	ldr	r3, [pc, #80]	; (800151c <MX_SPI3_Init+0x74>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ce:	4b13      	ldr	r3, [pc, #76]	; (800151c <MX_SPI3_Init+0x74>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <MX_SPI3_Init+0x74>)
 80014d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014da:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	; (800151c <MX_SPI3_Init+0x74>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <MX_SPI3_Init+0x74>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <MX_SPI3_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ee:	4b0b      	ldr	r3, [pc, #44]	; (800151c <MX_SPI3_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <MX_SPI3_Init+0x74>)
 80014f6:	2207      	movs	r2, #7
 80014f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <MX_SPI3_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <MX_SPI3_Init+0x74>)
 8001502:	2208      	movs	r2, #8
 8001504:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001506:	4805      	ldr	r0, [pc, #20]	; (800151c <MX_SPI3_Init+0x74>)
 8001508:	f006 f96b 	bl	80077e2 <HAL_SPI_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001512:	f000 fbdf 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200005f0 	.word	0x200005f0
 8001520:	40003c00 	.word	0x40003c00

08001524 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b09c      	sub	sp, #112	; 0x70
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800152a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001536:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001542:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	605a      	str	r2, [r3, #4]
 800154c:	609a      	str	r2, [r3, #8]
 800154e:	60da      	str	r2, [r3, #12]
 8001550:	611a      	str	r2, [r3, #16]
 8001552:	615a      	str	r2, [r3, #20]
 8001554:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001556:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001564:	463b      	mov	r3, r7
 8001566:	222c      	movs	r2, #44	; 0x2c
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f009 fcea 	bl	800af44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001570:	4b5e      	ldr	r3, [pc, #376]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001572:	4a5f      	ldr	r2, [pc, #380]	; (80016f0 <MX_TIM1_Init+0x1cc>)
 8001574:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 8001576:	4b5d      	ldr	r3, [pc, #372]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001578:	f640 729f 	movw	r2, #3999	; 0xf9f
 800157c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b5b      	ldr	r3, [pc, #364]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001584:	4b59      	ldr	r3, [pc, #356]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001586:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800158a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b57      	ldr	r3, [pc, #348]	; (80016ec <MX_TIM1_Init+0x1c8>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001592:	4b56      	ldr	r3, [pc, #344]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001594:	2200      	movs	r2, #0
 8001596:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001598:	4b54      	ldr	r3, [pc, #336]	; (80016ec <MX_TIM1_Init+0x1c8>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800159e:	4853      	ldr	r0, [pc, #332]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80015a0:	f007 f887 	bl	80086b2 <HAL_TIM_PWM_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80015aa:	f000 fb93 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80015ae:	484f      	ldr	r0, [pc, #316]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80015b0:	f007 f9dc 	bl	800896c <HAL_TIM_IC_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80015ba:	f000 fb8b 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	667b      	str	r3, [r7, #100]	; 0x64
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	66bb      	str	r3, [r7, #104]	; 0x68
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ca:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80015ce:	4619      	mov	r1, r3
 80015d0:	4846      	ldr	r0, [pc, #280]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80015d2:	f008 fc97 	bl	8009f04 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80015dc:	f000 fb7a 	bl	8001cd4 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80015e0:	2301      	movs	r3, #1
 80015e2:	65bb      	str	r3, [r7, #88]	; 0x58
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80015e4:	2301      	movs	r3, #1
 80015e6:	65fb      	str	r3, [r7, #92]	; 0x5c
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80015e8:	2300      	movs	r3, #0
 80015ea:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80015ec:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015f0:	461a      	mov	r2, r3
 80015f2:	2101      	movs	r1, #1
 80015f4:	483d      	ldr	r0, [pc, #244]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80015f6:	f008 fd8b 	bl	800a110 <HAL_TIMEx_ConfigBreakInput>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 8001600:	f000 fb68 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001604:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001608:	461a      	mov	r2, r3
 800160a:	2102      	movs	r1, #2
 800160c:	4837      	ldr	r0, [pc, #220]	; (80016ec <MX_TIM1_Init+0x1c8>)
 800160e:	f008 fd7f 	bl	800a110 <HAL_TIMEx_ConfigBreakInput>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001618:	f000 fb5c 	bl	8001cd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161c:	2360      	movs	r3, #96	; 0x60
 800161e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.Pulse = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001624:	2300      	movs	r3, #0
 8001626:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001628:	2300      	movs	r3, #0
 800162a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001630:	2300      	movs	r3, #0
 8001632:	653b      	str	r3, [r7, #80]	; 0x50
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001638:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800163c:	2200      	movs	r2, #0
 800163e:	4619      	mov	r1, r3
 8001640:	482a      	ldr	r0, [pc, #168]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001642:	f007 fcfb 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 800164c:	f000 fb42 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001650:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001654:	2204      	movs	r2, #4
 8001656:	4619      	mov	r1, r3
 8001658:	4824      	ldr	r0, [pc, #144]	; (80016ec <MX_TIM1_Init+0x1c8>)
 800165a:	f007 fcef 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001664:	f000 fb36 	bl	8001cd4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001668:	2302      	movs	r3, #2
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800166c:	2301      	movs	r3, #1
 800166e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigIC.ICFilter = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001678:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800167c:	2208      	movs	r2, #8
 800167e:	4619      	mov	r1, r3
 8001680:	481a      	ldr	r0, [pc, #104]	; (80016ec <MX_TIM1_Init+0x1c8>)
 8001682:	f007 fc3e 	bl	8008f02 <HAL_TIM_IC_ConfigChannel>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 800168c:	f000 fb22 	bl	8001cd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001690:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001694:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001696:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800169a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80016a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 80016b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016b8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016be:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016c8:	463b      	mov	r3, r7
 80016ca:	4619      	mov	r1, r3
 80016cc:	4807      	ldr	r0, [pc, #28]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80016ce:	f008 fca1 	bl	800a014 <HAL_TIMEx_ConfigBreakDeadTime>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM1_Init+0x1b8>
  {
    Error_Handler();
 80016d8:	f000 fafc 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016dc:	4803      	ldr	r0, [pc, #12]	; (80016ec <MX_TIM1_Init+0x1c8>)
 80016de:	f000 ff61 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 80016e2:	bf00      	nop
 80016e4:	3770      	adds	r7, #112	; 0x70
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000654 	.word	0x20000654
 80016f0:	40012c00 	.word	0x40012c00

080016f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08e      	sub	sp, #56	; 0x38
 80016f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001714:	463b      	mov	r3, r7
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	60da      	str	r2, [r3, #12]
 8001720:	611a      	str	r2, [r3, #16]
 8001722:	615a      	str	r2, [r3, #20]
 8001724:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001726:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <MX_TIM2_Init+0x100>)
 8001728:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800172c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 800172e:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <MX_TIM2_Init+0x100>)
 8001730:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001734:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001736:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <MX_TIM2_Init+0x100>)
 8001738:	2200      	movs	r2, #0
 800173a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40;
 800173c:	4b2d      	ldr	r3, [pc, #180]	; (80017f4 <MX_TIM2_Init+0x100>)
 800173e:	2228      	movs	r2, #40	; 0x28
 8001740:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001742:	4b2c      	ldr	r3, [pc, #176]	; (80017f4 <MX_TIM2_Init+0x100>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001748:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <MX_TIM2_Init+0x100>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800174e:	4829      	ldr	r0, [pc, #164]	; (80017f4 <MX_TIM2_Init+0x100>)
 8001750:	f006 ff58 	bl	8008604 <HAL_TIM_Base_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800175a:	f000 fabb 	bl	8001cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800175e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001764:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001768:	4619      	mov	r1, r3
 800176a:	4822      	ldr	r0, [pc, #136]	; (80017f4 <MX_TIM2_Init+0x100>)
 800176c:	f007 fd7a 	bl	8009264 <HAL_TIM_ConfigClockSource>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001776:	f000 faad 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800177a:	481e      	ldr	r0, [pc, #120]	; (80017f4 <MX_TIM2_Init+0x100>)
 800177c:	f006 ff99 	bl	80086b2 <HAL_TIM_PWM_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001786:	f000 faa5 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	4816      	ldr	r0, [pc, #88]	; (80017f4 <MX_TIM2_Init+0x100>)
 800179a:	f008 fbb3 	bl	8009f04 <HAL_TIMEx_MasterConfigSynchronization>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80017a4:	f000 fa96 	bl	8001cd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017a8:	2360      	movs	r3, #96	; 0x60
 80017aa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017b8:	463b      	mov	r3, r7
 80017ba:	2200      	movs	r2, #0
 80017bc:	4619      	mov	r1, r3
 80017be:	480d      	ldr	r0, [pc, #52]	; (80017f4 <MX_TIM2_Init+0x100>)
 80017c0:	f007 fc3c 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80017ca:	f000 fa83 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017ce:	463b      	mov	r3, r7
 80017d0:	2208      	movs	r2, #8
 80017d2:	4619      	mov	r1, r3
 80017d4:	4807      	ldr	r0, [pc, #28]	; (80017f4 <MX_TIM2_Init+0x100>)
 80017d6:	f007 fc31 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80017e0:	f000 fa78 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017e4:	4803      	ldr	r0, [pc, #12]	; (80017f4 <MX_TIM2_Init+0x100>)
 80017e6:	f000 fedd 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 80017ea:	bf00      	nop
 80017ec:	3738      	adds	r7, #56	; 0x38
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	200006a0 	.word	0x200006a0

080017f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08c      	sub	sp, #48	; 0x30
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0320 	add.w	r3, r7, #32
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001824:	4b2b      	ldr	r3, [pc, #172]	; (80018d4 <MX_TIM3_Init+0xdc>)
 8001826:	4a2c      	ldr	r2, [pc, #176]	; (80018d8 <MX_TIM3_Init+0xe0>)
 8001828:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31999;
 800182a:	4b2a      	ldr	r3, [pc, #168]	; (80018d4 <MX_TIM3_Init+0xdc>)
 800182c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8001830:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001832:	4b28      	ldr	r3, [pc, #160]	; (80018d4 <MX_TIM3_Init+0xdc>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 31999;
 8001838:	4b26      	ldr	r3, [pc, #152]	; (80018d4 <MX_TIM3_Init+0xdc>)
 800183a:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800183e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001840:	4b24      	ldr	r3, [pc, #144]	; (80018d4 <MX_TIM3_Init+0xdc>)
 8001842:	2200      	movs	r2, #0
 8001844:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001846:	4b23      	ldr	r3, [pc, #140]	; (80018d4 <MX_TIM3_Init+0xdc>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800184c:	4821      	ldr	r0, [pc, #132]	; (80018d4 <MX_TIM3_Init+0xdc>)
 800184e:	f006 fed9 	bl	8008604 <HAL_TIM_Base_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001858:	f000 fa3c 	bl	8001cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001860:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001862:	f107 0320 	add.w	r3, r7, #32
 8001866:	4619      	mov	r1, r3
 8001868:	481a      	ldr	r0, [pc, #104]	; (80018d4 <MX_TIM3_Init+0xdc>)
 800186a:	f007 fcfb 	bl	8009264 <HAL_TIM_ConfigClockSource>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001874:	f000 fa2e 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001878:	4816      	ldr	r0, [pc, #88]	; (80018d4 <MX_TIM3_Init+0xdc>)
 800187a:	f007 f877 	bl	800896c <HAL_TIM_IC_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001884:	f000 fa26 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	480f      	ldr	r0, [pc, #60]	; (80018d4 <MX_TIM3_Init+0xdc>)
 8001898:	f008 fb34 	bl	8009f04 <HAL_TIMEx_MasterConfigSynchronization>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80018a2:	f000 fa17 	bl	8001cd4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80018a6:	2302      	movs	r3, #2
 80018a8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018aa:	2301      	movs	r3, #1
 80018ac:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2204      	movs	r2, #4
 80018ba:	4619      	mov	r1, r3
 80018bc:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_TIM3_Init+0xdc>)
 80018be:	f007 fb20 	bl	8008f02 <HAL_TIM_IC_ConfigChannel>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80018c8:	f000 fa04 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	3730      	adds	r7, #48	; 0x30
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200006ec 	.word	0x200006ec
 80018d8:	40000400 	.word	0x40000400

080018dc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08e      	sub	sp, #56	; 0x38
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	605a      	str	r2, [r3, #4]
 80018fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fc:	463b      	mov	r3, r7
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800190e:	4b38      	ldr	r3, [pc, #224]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001910:	4a38      	ldr	r2, [pc, #224]	; (80019f4 <MX_TIM4_Init+0x118>)
 8001912:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6399;
 8001914:	4b36      	ldr	r3, [pc, #216]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001916:	f641 02ff 	movw	r2, #6399	; 0x18ff
 800191a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b34      	ldr	r3, [pc, #208]	; (80019f0 <MX_TIM4_Init+0x114>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001922:	4b33      	ldr	r3, [pc, #204]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001924:	2263      	movs	r2, #99	; 0x63
 8001926:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b31      	ldr	r3, [pc, #196]	; (80019f0 <MX_TIM4_Init+0x114>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192e:	4b30      	ldr	r3, [pc, #192]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001934:	482e      	ldr	r0, [pc, #184]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001936:	f006 fe65 	bl	8008604 <HAL_TIM_Base_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001940:	f000 f9c8 	bl	8001cd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001948:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800194a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800194e:	4619      	mov	r1, r3
 8001950:	4827      	ldr	r0, [pc, #156]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001952:	f007 fc87 	bl	8009264 <HAL_TIM_ConfigClockSource>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800195c:	f000 f9ba 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001960:	4823      	ldr	r0, [pc, #140]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001962:	f006 fea6 	bl	80086b2 <HAL_TIM_PWM_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800196c:	f000 f9b2 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4619      	mov	r1, r3
 800197e:	481c      	ldr	r0, [pc, #112]	; (80019f0 <MX_TIM4_Init+0x114>)
 8001980:	f008 fac0 	bl	8009f04 <HAL_TIMEx_MasterConfigSynchronization>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800198a:	f000 f9a3 	bl	8001cd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800198e:	2360      	movs	r3, #96	; 0x60
 8001990:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	2204      	movs	r2, #4
 80019a2:	4619      	mov	r1, r3
 80019a4:	4812      	ldr	r0, [pc, #72]	; (80019f0 <MX_TIM4_Init+0x114>)
 80019a6:	f007 fb49 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80019b0:	f000 f990 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019b4:	463b      	mov	r3, r7
 80019b6:	2208      	movs	r2, #8
 80019b8:	4619      	mov	r1, r3
 80019ba:	480d      	ldr	r0, [pc, #52]	; (80019f0 <MX_TIM4_Init+0x114>)
 80019bc:	f007 fb3e 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80019c6:	f000 f985 	bl	8001cd4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019ca:	463b      	mov	r3, r7
 80019cc:	220c      	movs	r2, #12
 80019ce:	4619      	mov	r1, r3
 80019d0:	4807      	ldr	r0, [pc, #28]	; (80019f0 <MX_TIM4_Init+0x114>)
 80019d2:	f007 fb33 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80019dc:	f000 f97a 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80019e0:	4803      	ldr	r0, [pc, #12]	; (80019f0 <MX_TIM4_Init+0x114>)
 80019e2:	f000 fddf 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 80019e6:	bf00      	nop
 80019e8:	3738      	adds	r7, #56	; 0x38
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000738 	.word	0x20000738
 80019f4:	40000800 	.word	0x40000800

080019f8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b096      	sub	sp, #88	; 0x58
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	60da      	str	r2, [r3, #12]
 8001a18:	611a      	str	r2, [r3, #16]
 8001a1a:	615a      	str	r2, [r3, #20]
 8001a1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	222c      	movs	r2, #44	; 0x2c
 8001a22:	2100      	movs	r1, #0
 8001a24:	4618      	mov	r0, r3
 8001a26:	f009 fa8d 	bl	800af44 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001a2a:	4b33      	ldr	r3, [pc, #204]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a2c:	4a33      	ldr	r2, [pc, #204]	; (8001afc <MX_TIM15_Init+0x104>)
 8001a2e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001a30:	4b31      	ldr	r3, [pc, #196]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	4b30      	ldr	r3, [pc, #192]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001a3c:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a42:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a44:	4b2c      	ldr	r3, [pc, #176]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a50:	4b29      	ldr	r3, [pc, #164]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001a56:	4828      	ldr	r0, [pc, #160]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a58:	f006 fe2b 	bl	80086b2 <HAL_TIM_PWM_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001a62:	f000 f937 	bl	8001cd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a66:	2300      	movs	r3, #0
 8001a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001a6e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a72:	4619      	mov	r1, r3
 8001a74:	4820      	ldr	r0, [pc, #128]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001a76:	f008 fa45 	bl	8009f04 <HAL_TIMEx_MasterConfigSynchronization>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001a80:	f000 f928 	bl	8001cd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a84:	2360      	movs	r3, #96	; 0x60
 8001a86:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a90:	2300      	movs	r3, #0
 8001a92:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a94:	2300      	movs	r3, #0
 8001a96:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4813      	ldr	r0, [pc, #76]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001aaa:	f007 fac7 	bl	800903c <HAL_TIM_PWM_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001ab4:	f000 f90e 	bl	8001cd4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ad0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4807      	ldr	r0, [pc, #28]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001adc:	f008 fa9a 	bl	800a014 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8001ae6:	f000 f8f5 	bl	8001cd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001aea:	4803      	ldr	r0, [pc, #12]	; (8001af8 <MX_TIM15_Init+0x100>)
 8001aec:	f000 fd5a 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 8001af0:	bf00      	nop
 8001af2:	3758      	adds	r7, #88	; 0x58
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000784 	.word	0x20000784
 8001afc:	40014000 	.word	0x40014000

08001b00 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08e      	sub	sp, #56	; 0x38
 8001b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
 8001b24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b26:	4b66      	ldr	r3, [pc, #408]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2a:	4a65      	ldr	r2, [pc, #404]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b2c:	f043 0310 	orr.w	r3, r3, #16
 8001b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b32:	4b63      	ldr	r3, [pc, #396]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b36:	f003 0310 	and.w	r3, r3, #16
 8001b3a:	623b      	str	r3, [r7, #32]
 8001b3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	4b60      	ldr	r3, [pc, #384]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b42:	4a5f      	ldr	r2, [pc, #380]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b4a:	4b5d      	ldr	r3, [pc, #372]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	61fb      	str	r3, [r7, #28]
 8001b54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b56:	4b5a      	ldr	r3, [pc, #360]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5a:	4a59      	ldr	r2, [pc, #356]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b5c:	f043 0320 	orr.w	r3, r3, #32
 8001b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b62:	4b57      	ldr	r3, [pc, #348]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b6e:	4b54      	ldr	r3, [pc, #336]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b72:	4a53      	ldr	r2, [pc, #332]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7a:	4b51      	ldr	r3, [pc, #324]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	4b4e      	ldr	r3, [pc, #312]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8a:	4a4d      	ldr	r2, [pc, #308]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b92:	4b4b      	ldr	r3, [pc, #300]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	4b48      	ldr	r3, [pc, #288]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	4a47      	ldr	r2, [pc, #284]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001baa:	4b45      	ldr	r3, [pc, #276]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bb6:	4b42      	ldr	r3, [pc, #264]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4a41      	ldr	r2, [pc, #260]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4b3f      	ldr	r3, [pc, #252]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bce:	4b3c      	ldr	r3, [pc, #240]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a3b      	ldr	r2, [pc, #236]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b39      	ldr	r3, [pc, #228]	; (8001cc0 <MX_GPIO_Init+0x1b0>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001be6:	f002 fd2f 	bl	8004648 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001bea:	2200      	movs	r2, #0
 8001bec:	217e      	movs	r1, #126	; 0x7e
 8001bee:	4835      	ldr	r0, [pc, #212]	; (8001cc4 <MX_GPIO_Init+0x1b4>)
 8001bf0:	f002 fc3e 	bl	8004470 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2140      	movs	r1, #64	; 0x40
 8001bf8:	4833      	ldr	r0, [pc, #204]	; (8001cc8 <MX_GPIO_Init+0x1b8>)
 8001bfa:	f002 fc39 	bl	8004470 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PG1 PG2 PG3 PG4
                           PG5 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001bfe:	237e      	movs	r3, #126	; 0x7e
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c02:	2301      	movs	r3, #1
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c12:	4619      	mov	r1, r3
 8001c14:	482b      	ldr	r0, [pc, #172]	; (8001cc4 <MX_GPIO_Init+0x1b4>)
 8001c16:	f002 fa99 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c1a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001c2c:	230c      	movs	r3, #12
 8001c2e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c34:	4619      	mov	r1, r3
 8001c36:	4825      	ldr	r0, [pc, #148]	; (8001ccc <MX_GPIO_Init+0x1bc>)
 8001c38:	f002 fa88 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001c3c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c4e:	230a      	movs	r3, #10
 8001c50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c56:	4619      	mov	r1, r3
 8001c58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c5c:	f002 fa76 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c72:	4619      	mov	r1, r3
 8001c74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c78:	f002 fa68 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c7c:	2304      	movs	r3, #4
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001c8c:	230c      	movs	r3, #12
 8001c8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c94:	4619      	mov	r1, r3
 8001c96:	480e      	ldr	r0, [pc, #56]	; (8001cd0 <MX_GPIO_Init+0x1c0>)
 8001c98:	f002 fa58 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c9c:	2340      	movs	r3, #64	; 0x40
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4805      	ldr	r0, [pc, #20]	; (8001cc8 <MX_GPIO_Init+0x1b8>)
 8001cb4:	f002 fa4a 	bl	800414c <HAL_GPIO_Init>

}
 8001cb8:	bf00      	nop
 8001cba:	3738      	adds	r7, #56	; 0x38
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	48001800 	.word	0x48001800
 8001cc8:	48000400 	.word	0x48000400
 8001ccc:	48000800 	.word	0x48000800
 8001cd0:	48000c00 	.word	0x48000c00

08001cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cd8:	b672      	cpsid	i
}
 8001cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <Error_Handler+0x8>
	...

08001ce0 <rotor_control>:
 */

#include "rotor_control.h"


void rotor_control (uint8_t mode) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71fb      	strb	r3, [r7, #7]
	// mode 0 turn, mode 1 stop
	static uint8_t motor_pwm_val = 0; // 0 - 99 throttle control
	static uint8_t motor_h_bridge_in1 = 1;
	static uint8_t motor_h_bridge_in2 = 0;

	switch(mode) {
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d109      	bne.n	8001d04 <rotor_control+0x24>
		case 0 :
			motor_pwm_val = 80;
 8001cf0:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <rotor_control+0x68>)
 8001cf2:	2250      	movs	r2, #80	; 0x50
 8001cf4:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <rotor_control+0x6c>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <rotor_control+0x70>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	701a      	strb	r2, [r3, #0]
			break;
 8001d02:	e009      	b.n	8001d18 <rotor_control+0x38>
		default:
			motor_pwm_val = 0;
 8001d04:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <rotor_control+0x68>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <rotor_control+0x6c>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <rotor_control+0x70>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]
			break;
 8001d16:	bf00      	nop
	}

	htim4.Instance->CCR2 = motor_pwm_val; // PD13
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <rotor_control+0x68>)
 8001d1a:	781a      	ldrb	r2, [r3, #0]
 8001d1c:	4b0d      	ldr	r3, [pc, #52]	; (8001d54 <rotor_control+0x74>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2,  motor_h_bridge_in1);
 8001d22:	4b0a      	ldr	r3, [pc, #40]	; (8001d4c <rotor_control+0x6c>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	2104      	movs	r1, #4
 8001d2a:	480b      	ldr	r0, [pc, #44]	; (8001d58 <rotor_control+0x78>)
 8001d2c:	f002 fba0 	bl	8004470 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,  motor_h_bridge_in2);
 8001d30:	4b07      	ldr	r3, [pc, #28]	; (8001d50 <rotor_control+0x70>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	461a      	mov	r2, r3
 8001d36:	2102      	movs	r1, #2
 8001d38:	4807      	ldr	r0, [pc, #28]	; (8001d58 <rotor_control+0x78>)
 8001d3a:	f002 fb99 	bl	8004470 <HAL_GPIO_WritePin>
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200007d0 	.word	0x200007d0
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	200007d1 	.word	0x200007d1
 8001d54:	20000738 	.word	0x20000738
 8001d58:	48001800 	.word	0x48001800

08001d5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <HAL_MspInit+0x44>)
 8001d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d66:	4a0e      	ldr	r2, [pc, #56]	; (8001da0 <HAL_MspInit+0x44>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6613      	str	r3, [r2, #96]	; 0x60
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <HAL_MspInit+0x44>)
 8001d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <HAL_MspInit+0x44>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	4a08      	ldr	r2, [pc, #32]	; (8001da0 <HAL_MspInit+0x44>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	; 0x58
 8001d86:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <HAL_MspInit+0x44>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	603b      	str	r3, [r7, #0]
 8001d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000

08001da4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08c      	sub	sp, #48	; 0x30
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 031c 	add.w	r3, r7, #28
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a2d      	ldr	r2, [pc, #180]	; (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d154      	bne.n	8001e70 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001dc6:	4b2d      	ldr	r3, [pc, #180]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	4a2c      	ldr	r2, [pc, #176]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001dcc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001dd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dda:	61bb      	str	r3, [r7, #24]
 8001ddc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dde:	4b27      	ldr	r3, [pc, #156]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	4a26      	ldr	r2, [pc, #152]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dea:	4b24      	ldr	r3, [pc, #144]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dee:	f003 0304 	and.w	r3, r3, #4
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df6:	4b21      	ldr	r3, [pc, #132]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfa:	4a20      	ldr	r2, [pc, #128]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e02:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	4a1a      	ldr	r2, [pc, #104]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1a:	4b18      	ldr	r3, [pc, #96]	; (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001e26:	233f      	movs	r3, #63	; 0x3f
 8001e28:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e2a:	230b      	movs	r3, #11
 8001e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e32:	f107 031c 	add.w	r3, r7, #28
 8001e36:	4619      	mov	r1, r3
 8001e38:	4811      	ldr	r0, [pc, #68]	; (8001e80 <HAL_ADC_MspInit+0xdc>)
 8001e3a:	f002 f987 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001e3e:	230a      	movs	r3, #10
 8001e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e42:	230b      	movs	r3, #11
 8001e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	f107 031c 	add.w	r3, r7, #28
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e54:	f002 f97a 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e5c:	230b      	movs	r3, #11
 8001e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <HAL_ADC_MspInit+0xe0>)
 8001e6c:	f002 f96e 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e70:	bf00      	nop
 8001e72:	3730      	adds	r7, #48	; 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	50040000 	.word	0x50040000
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	48000800 	.word	0x48000800
 8001e84:	48000400 	.word	0x48000400

08001e88 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08a      	sub	sp, #40	; 0x28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	605a      	str	r2, [r3, #4]
 8001e9a:	609a      	str	r2, [r3, #8]
 8001e9c:	60da      	str	r2, [r3, #12]
 8001e9e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a17      	ldr	r2, [pc, #92]	; (8001f04 <HAL_CAN_MspInit+0x7c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d127      	bne.n	8001efa <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001eaa:	4b17      	ldr	r3, [pc, #92]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eae:	4a16      	ldr	r2, [pc, #88]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001eb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001eb4:	6593      	str	r3, [r2, #88]	; 0x58
 8001eb6:	4b14      	ldr	r3, [pc, #80]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ec2:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec6:	4a10      	ldr	r2, [pc, #64]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001ec8:	f043 0308 	orr.w	r3, r3, #8
 8001ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ece:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <HAL_CAN_MspInit+0x80>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eda:	2303      	movs	r3, #3
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ede:	2302      	movs	r3, #2
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001eea:	2309      	movs	r3, #9
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4805      	ldr	r0, [pc, #20]	; (8001f0c <HAL_CAN_MspInit+0x84>)
 8001ef6:	f002 f929 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001efa:	bf00      	nop
 8001efc:	3728      	adds	r7, #40	; 0x28
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40006400 	.word	0x40006400
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	48000c00 	.word	0x48000c00

08001f10 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b088      	sub	sp, #32
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 030c 	add.w	r3, r7, #12
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a0f      	ldr	r2, [pc, #60]	; (8001f6c <HAL_COMP_MspInit+0x5c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d117      	bne.n	8001f62 <HAL_COMP_MspInit+0x52>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_COMP_MspInit+0x60>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_COMP_MspInit+0x60>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_COMP_MspInit+0x60>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4805      	ldr	r0, [pc, #20]	; (8001f74 <HAL_COMP_MspInit+0x64>)
 8001f5e:	f002 f8f5 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8001f62:	bf00      	nop
 8001f64:	3720      	adds	r7, #32
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40010200 	.word	0x40010200
 8001f70:	40021000 	.word	0x40021000
 8001f74:	48000400 	.word	0x48000400

08001f78 <HAL_SMBUS_MspInit>:
* This function configures the hardware resources used in this example
* @param hsmbus: SMBUS handle pointer
* @retval None
*/
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0b0      	sub	sp, #192	; 0xc0
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f90:	f107 0318 	add.w	r3, r7, #24
 8001f94:	2294      	movs	r2, #148	; 0x94
 8001f96:	2100      	movs	r1, #0
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f008 ffd3 	bl	800af44 <memset>
  if(hsmbus->Instance==I2C1)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a42      	ldr	r2, [pc, #264]	; (80020ac <HAL_SMBUS_MspInit+0x134>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d13c      	bne.n	8002022 <HAL_SMBUS_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fa8:	2340      	movs	r3, #64	; 0x40
 8001faa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fac:	2300      	movs	r3, #0
 8001fae:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fb0:	f107 0318 	add.w	r3, r7, #24
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f003 fa2f 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <HAL_SMBUS_MspInit+0x4c>
    {
      Error_Handler();
 8001fc0:	f7ff fe88 	bl	8001cd4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc4:	4b3a      	ldr	r3, [pc, #232]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8001fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc8:	4a39      	ldr	r2, [pc, #228]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8001fca:	f043 0302 	orr.w	r3, r3, #2
 8001fce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fd0:	4b37      	ldr	r3, [pc, #220]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8001fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fdc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fe0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe4:	2312      	movs	r3, #18
 8001fe6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fea:	2301      	movs	r3, #1
 8001fec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002000:	4619      	mov	r1, r3
 8002002:	482c      	ldr	r0, [pc, #176]	; (80020b4 <HAL_SMBUS_MspInit+0x13c>)
 8002004:	f002 f8a2 	bl	800414c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002008:	4b29      	ldr	r3, [pc, #164]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 800200a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200c:	4a28      	ldr	r2, [pc, #160]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 800200e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002012:	6593      	str	r3, [r2, #88]	; 0x58
 8002014:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8002016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002018:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002020:	e03f      	b.n	80020a2 <HAL_SMBUS_MspInit+0x12a>
  else if(hsmbus->Instance==I2C2)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a24      	ldr	r2, [pc, #144]	; (80020b8 <HAL_SMBUS_MspInit+0x140>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d13a      	bne.n	80020a2 <HAL_SMBUS_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800202c:	2380      	movs	r3, #128	; 0x80
 800202e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002030:	2300      	movs	r3, #0
 8002032:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	4618      	mov	r0, r3
 800203a:	f003 f9ed 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <HAL_SMBUS_MspInit+0xd0>
      Error_Handler();
 8002044:	f7ff fe46 	bl	8001cd4 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002048:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204c:	4a18      	ldr	r2, [pc, #96]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 800204e:	f043 0320 	orr.w	r3, r3, #32
 8002052:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002054:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8002056:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002058:	f003 0320 	and.w	r3, r3, #32
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002060:	2307      	movs	r3, #7
 8002062:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002066:	2312      	movs	r3, #18
 8002068:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800206c:	2301      	movs	r3, #1
 800206e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002072:	2303      	movs	r3, #3
 8002074:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002078:	2304      	movs	r3, #4
 800207a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800207e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002082:	4619      	mov	r1, r3
 8002084:	480d      	ldr	r0, [pc, #52]	; (80020bc <HAL_SMBUS_MspInit+0x144>)
 8002086:	f002 f861 	bl	800414c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800208a:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 800208c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208e:	4a08      	ldr	r2, [pc, #32]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8002090:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002094:	6593      	str	r3, [r2, #88]	; 0x58
 8002096:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_SMBUS_MspInit+0x138>)
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800209e:	60bb      	str	r3, [r7, #8]
 80020a0:	68bb      	ldr	r3, [r7, #8]
}
 80020a2:	bf00      	nop
 80020a4:	37c0      	adds	r7, #192	; 0xc0
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40005400 	.word	0x40005400
 80020b0:	40021000 	.word	0x40021000
 80020b4:	48000400 	.word	0x48000400
 80020b8:	40005800 	.word	0x40005800
 80020bc:	48001400 	.word	0x48001400

080020c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b0b2      	sub	sp, #200	; 0xc8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020d8:	f107 0320 	add.w	r3, r7, #32
 80020dc:	2294      	movs	r2, #148	; 0x94
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f008 ff2f 	bl	800af44 <memset>
  if(huart->Instance==LPUART1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a64      	ldr	r2, [pc, #400]	; (800227c <HAL_UART_MspInit+0x1bc>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d13e      	bne.n	800216e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80020f0:	2320      	movs	r3, #32
 80020f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f8:	f107 0320 	add.w	r3, r7, #32
 80020fc:	4618      	mov	r0, r3
 80020fe:	f003 f98b 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002108:	f7ff fde4 	bl	8001cd4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800210c:	4b5c      	ldr	r3, [pc, #368]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800210e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002110:	4a5b      	ldr	r2, [pc, #364]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002118:	4b59      	ldr	r3, [pc, #356]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800211a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002124:	4b56      	ldr	r3, [pc, #344]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002128:	4a55      	ldr	r2, [pc, #340]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800212a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800212e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002130:	4b53      	ldr	r3, [pc, #332]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 800213c:	f002 fa84 	bl	8004648 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002140:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002144:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002148:	2302      	movs	r3, #2
 800214a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	2300      	movs	r3, #0
 8002150:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002154:	2303      	movs	r3, #3
 8002156:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800215a:	2308      	movs	r3, #8
 800215c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002160:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002164:	4619      	mov	r1, r3
 8002166:	4847      	ldr	r0, [pc, #284]	; (8002284 <HAL_UART_MspInit+0x1c4>)
 8002168:	f001 fff0 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800216c:	e081      	b.n	8002272 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a45      	ldr	r2, [pc, #276]	; (8002288 <HAL_UART_MspInit+0x1c8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d13b      	bne.n	80021f0 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002178:	2302      	movs	r3, #2
 800217a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800217c:	2300      	movs	r3, #0
 800217e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002180:	f107 0320 	add.w	r3, r7, #32
 8002184:	4618      	mov	r0, r3
 8002186:	f003 f947 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002190:	f7ff fda0 	bl	8001cd4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002194:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002198:	4a39      	ldr	r2, [pc, #228]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800219a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800219e:	6593      	str	r3, [r2, #88]	; 0x58
 80021a0:	4b37      	ldr	r3, [pc, #220]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 80021a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021ac:	4b34      	ldr	r3, [pc, #208]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 80021ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b0:	4a33      	ldr	r2, [pc, #204]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 80021b2:	f043 0308 	orr.w	r3, r3, #8
 80021b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b8:	4b31      	ldr	r3, [pc, #196]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 80021ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021bc:	f003 0308 	and.w	r3, r3, #8
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80021c4:	2378      	movs	r3, #120	; 0x78
 80021c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021dc:	2307      	movs	r3, #7
 80021de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80021e6:	4619      	mov	r1, r3
 80021e8:	4828      	ldr	r0, [pc, #160]	; (800228c <HAL_UART_MspInit+0x1cc>)
 80021ea:	f001 ffaf 	bl	800414c <HAL_GPIO_Init>
}
 80021ee:	e040      	b.n	8002272 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a26      	ldr	r2, [pc, #152]	; (8002290 <HAL_UART_MspInit+0x1d0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d13b      	bne.n	8002272 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021fa:	2304      	movs	r3, #4
 80021fc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021fe:	2300      	movs	r3, #0
 8002200:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002202:	f107 0320 	add.w	r3, r7, #32
 8002206:	4618      	mov	r0, r3
 8002208:	f003 f906 	bl	8005418 <HAL_RCCEx_PeriphCLKConfig>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_UART_MspInit+0x156>
      Error_Handler();
 8002212:	f7ff fd5f 	bl	8001cd4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002216:	4b1a      	ldr	r3, [pc, #104]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221a:	4a19      	ldr	r2, [pc, #100]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800221c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002220:	6593      	str	r3, [r2, #88]	; 0x58
 8002222:	4b17      	ldr	r3, [pc, #92]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800222e:	4b14      	ldr	r3, [pc, #80]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	4a13      	ldr	r2, [pc, #76]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 8002234:	f043 0308 	orr.w	r3, r3, #8
 8002238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800223a:	4b11      	ldr	r3, [pc, #68]	; (8002280 <HAL_UART_MspInit+0x1c0>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	60bb      	str	r3, [r7, #8]
 8002244:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002246:	f44f 7340 	mov.w	r3, #768	; 0x300
 800224a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224e:	2302      	movs	r3, #2
 8002250:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800225a:	2303      	movs	r3, #3
 800225c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002260:	2307      	movs	r3, #7
 8002262:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002266:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800226a:	4619      	mov	r1, r3
 800226c:	4807      	ldr	r0, [pc, #28]	; (800228c <HAL_UART_MspInit+0x1cc>)
 800226e:	f001 ff6d 	bl	800414c <HAL_GPIO_Init>
}
 8002272:	bf00      	nop
 8002274:	37c8      	adds	r7, #200	; 0xc8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40008000 	.word	0x40008000
 8002280:	40021000 	.word	0x40021000
 8002284:	48001800 	.word	0x48001800
 8002288:	40004400 	.word	0x40004400
 800228c:	48000c00 	.word	0x48000c00
 8002290:	40004800 	.word	0x40004800

08002294 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08c      	sub	sp, #48	; 0x30
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 031c 	add.w	r3, r7, #28
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a2e      	ldr	r2, [pc, #184]	; (800236c <HAL_SPI_MspInit+0xd8>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d129      	bne.n	800230a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022b6:	4b2e      	ldr	r3, [pc, #184]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ba:	4a2d      	ldr	r2, [pc, #180]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022c0:	6613      	str	r3, [r2, #96]	; 0x60
 80022c2:	4b2b      	ldr	r3, [pc, #172]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ca:	61bb      	str	r3, [r7, #24]
 80022cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	4b28      	ldr	r3, [pc, #160]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d2:	4a27      	ldr	r2, [pc, #156]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022da:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 80022dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	617b      	str	r3, [r7, #20]
 80022e4:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022e6:	23f0      	movs	r3, #240	; 0xf0
 80022e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f2:	2303      	movs	r3, #3
 80022f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022f6:	2305      	movs	r3, #5
 80022f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fa:	f107 031c 	add.w	r3, r7, #28
 80022fe:	4619      	mov	r1, r3
 8002300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002304:	f001 ff22 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002308:	e02c      	b.n	8002364 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a19      	ldr	r2, [pc, #100]	; (8002374 <HAL_SPI_MspInit+0xe0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d127      	bne.n	8002364 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002314:	4b16      	ldr	r3, [pc, #88]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 8002316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002318:	4a15      	ldr	r2, [pc, #84]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 800231a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800231e:	6593      	str	r3, [r2, #88]	; 0x58
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 8002322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002324:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002328:	613b      	str	r3, [r7, #16]
 800232a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232c:	4b10      	ldr	r3, [pc, #64]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002330:	4a0f      	ldr	r2, [pc, #60]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002338:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <HAL_SPI_MspInit+0xdc>)
 800233a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002344:	2338      	movs	r3, #56	; 0x38
 8002346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002350:	2303      	movs	r3, #3
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002354:	2306      	movs	r3, #6
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	4619      	mov	r1, r3
 800235e:	4806      	ldr	r0, [pc, #24]	; (8002378 <HAL_SPI_MspInit+0xe4>)
 8002360:	f001 fef4 	bl	800414c <HAL_GPIO_Init>
}
 8002364:	bf00      	nop
 8002366:	3730      	adds	r7, #48	; 0x30
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40013000 	.word	0x40013000
 8002370:	40021000 	.word	0x40021000
 8002374:	40003c00 	.word	0x40003c00
 8002378:	48000400 	.word	0x48000400

0800237c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	; 0x28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002384:	f107 0314 	add.w	r3, r7, #20
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	60da      	str	r2, [r3, #12]
 8002392:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a35      	ldr	r2, [pc, #212]	; (8002470 <HAL_TIM_PWM_MspInit+0xf4>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d152      	bne.n	8002444 <HAL_TIM_PWM_MspInit+0xc8>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800239e:	4b35      	ldr	r3, [pc, #212]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a2:	4a34      	ldr	r2, [pc, #208]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023a8:	6613      	str	r3, [r2, #96]	; 0x60
 80023aa:	4b32      	ldr	r3, [pc, #200]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023b2:	613b      	str	r3, [r7, #16]
 80023b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023b6:	4b2f      	ldr	r3, [pc, #188]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ba:	4a2e      	ldr	r2, [pc, #184]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023bc:	f043 0310 	orr.w	r3, r3, #16
 80023c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023c2:	4b2c      	ldr	r3, [pc, #176]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 80023c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c6:	f003 0310 	and.w	r3, r3, #16
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
    PE7     ------> TIM1_ETR
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023ce:	2380      	movs	r3, #128	; 0x80
 80023d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023da:	2300      	movs	r3, #0
 80023dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023de:	2301      	movs	r3, #1
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4619      	mov	r1, r3
 80023e8:	4823      	ldr	r0, [pc, #140]	; (8002478 <HAL_TIM_PWM_MspInit+0xfc>)
 80023ea:	f001 feaf 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f4:	2302      	movs	r3, #2
 80023f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002400:	2301      	movs	r3, #1
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	481b      	ldr	r0, [pc, #108]	; (8002478 <HAL_TIM_PWM_MspInit+0xfc>)
 800240c:	f001 fe9e 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002410:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002422:	2303      	movs	r3, #3
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4812      	ldr	r0, [pc, #72]	; (8002478 <HAL_TIM_PWM_MspInit+0xfc>)
 800242e:	f001 fe8d 	bl	800414c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	201b      	movs	r0, #27
 8002438:	f001 fe43 	bl	80040c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800243c:	201b      	movs	r0, #27
 800243e:	f001 fe5c 	bl	80040fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002442:	e010      	b.n	8002466 <HAL_TIM_PWM_MspInit+0xea>
  else if(htim_pwm->Instance==TIM15)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a0c      	ldr	r2, [pc, #48]	; (800247c <HAL_TIM_PWM_MspInit+0x100>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d10b      	bne.n	8002466 <HAL_TIM_PWM_MspInit+0xea>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800244e:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 8002450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 8002454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002458:	6613      	str	r3, [r2, #96]	; 0x60
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_TIM_PWM_MspInit+0xf8>)
 800245c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800245e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
}
 8002466:	bf00      	nop
 8002468:	3728      	adds	r7, #40	; 0x28
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40012c00 	.word	0x40012c00
 8002474:	40021000 	.word	0x40021000
 8002478:	48001000 	.word	0x48001000
 800247c:	40014000 	.word	0x40014000

08002480 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	; 0x30
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002488:	f107 031c 	add.w	r3, r7, #28
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
 8002490:	605a      	str	r2, [r3, #4]
 8002492:	609a      	str	r2, [r3, #8]
 8002494:	60da      	str	r2, [r3, #12]
 8002496:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a0:	d10c      	bne.n	80024bc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024a2:	4b3b      	ldr	r3, [pc, #236]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a6:	4a3a      	ldr	r2, [pc, #232]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6593      	str	r3, [r2, #88]	; 0x58
 80024ae:	4b38      	ldr	r3, [pc, #224]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024ba:	e065      	b.n	8002588 <HAL_TIM_Base_MspInit+0x108>
  else if(htim_base->Instance==TIM3)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a34      	ldr	r2, [pc, #208]	; (8002594 <HAL_TIM_Base_MspInit+0x114>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d133      	bne.n	800252e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024c6:	4b32      	ldr	r3, [pc, #200]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ca:	4a31      	ldr	r2, [pc, #196]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	6593      	str	r3, [r2, #88]	; 0x58
 80024d2:	4b2f      	ldr	r3, [pc, #188]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	617b      	str	r3, [r7, #20]
 80024dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024de:	4b2c      	ldr	r3, [pc, #176]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e2:	4a2b      	ldr	r2, [pc, #172]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024e4:	f043 0304 	orr.w	r3, r3, #4
 80024e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ea:	4b29      	ldr	r3, [pc, #164]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80024f6:	2380      	movs	r3, #128	; 0x80
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fa:	2302      	movs	r3, #2
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024fe:	2301      	movs	r3, #1
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002502:	2300      	movs	r3, #0
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002506:	2302      	movs	r3, #2
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800250a:	f107 031c 	add.w	r3, r7, #28
 800250e:	4619      	mov	r1, r3
 8002510:	4821      	ldr	r0, [pc, #132]	; (8002598 <HAL_TIM_Base_MspInit+0x118>)
 8002512:	f001 fe1b 	bl	800414c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002516:	2200      	movs	r2, #0
 8002518:	2100      	movs	r1, #0
 800251a:	201d      	movs	r0, #29
 800251c:	f001 fdd1 	bl	80040c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002520:	201d      	movs	r0, #29
 8002522:	f001 fdea 	bl	80040fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8002526:	201d      	movs	r0, #29
 8002528:	f001 fdf5 	bl	8004116 <HAL_NVIC_DisableIRQ>
}
 800252c:	e02c      	b.n	8002588 <HAL_TIM_Base_MspInit+0x108>
  else if(htim_base->Instance==TIM4)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a1a      	ldr	r2, [pc, #104]	; (800259c <HAL_TIM_Base_MspInit+0x11c>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d127      	bne.n	8002588 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002538:	4b15      	ldr	r3, [pc, #84]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 800253a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253c:	4a14      	ldr	r2, [pc, #80]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 800253e:	f043 0304 	orr.w	r3, r3, #4
 8002542:	6593      	str	r3, [r2, #88]	; 0x58
 8002544:	4b12      	ldr	r3, [pc, #72]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002550:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 8002552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002554:	4a0e      	ldr	r2, [pc, #56]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 8002556:	f043 0310 	orr.w	r3, r3, #16
 800255a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800255c:	4b0c      	ldr	r3, [pc, #48]	; (8002590 <HAL_TIM_Base_MspInit+0x110>)
 800255e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002568:	2301      	movs	r3, #1
 800256a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256c:	2302      	movs	r3, #2
 800256e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2300      	movs	r3, #0
 8002576:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002578:	2302      	movs	r3, #2
 800257a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800257c:	f107 031c 	add.w	r3, r7, #28
 8002580:	4619      	mov	r1, r3
 8002582:	4807      	ldr	r0, [pc, #28]	; (80025a0 <HAL_TIM_Base_MspInit+0x120>)
 8002584:	f001 fde2 	bl	800414c <HAL_GPIO_Init>
}
 8002588:	bf00      	nop
 800258a:	3730      	adds	r7, #48	; 0x30
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	40000400 	.word	0x40000400
 8002598:	48000800 	.word	0x48000800
 800259c:	40000800 	.word	0x40000800
 80025a0:	48001000 	.word	0x48001000

080025a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08c      	sub	sp, #48	; 0x30
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 031c 	add.w	r3, r7, #28
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a54      	ldr	r2, [pc, #336]	; (8002714 <HAL_TIM_MspPostInit+0x170>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d11d      	bne.n	8002602 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025c6:	4b54      	ldr	r3, [pc, #336]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80025c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ca:	4a53      	ldr	r2, [pc, #332]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80025cc:	f043 0310 	orr.w	r3, r3, #16
 80025d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025d2:	4b51      	ldr	r3, [pc, #324]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80025d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d6:	f003 0310 	and.w	r3, r3, #16
 80025da:	61bb      	str	r3, [r7, #24]
 80025dc:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE10     ------> TIM1_CH2N
    PE11     ------> TIM1_CH2
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80025de:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80025e2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2300      	movs	r3, #0
 80025ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025f0:	2301      	movs	r3, #1
 80025f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025f4:	f107 031c 	add.w	r3, r7, #28
 80025f8:	4619      	mov	r1, r3
 80025fa:	4848      	ldr	r0, [pc, #288]	; (800271c <HAL_TIM_MspPostInit+0x178>)
 80025fc:	f001 fda6 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002600:	e084      	b.n	800270c <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM2)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800260a:	d13a      	bne.n	8002682 <HAL_TIM_MspPostInit+0xde>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260c:	4b42      	ldr	r3, [pc, #264]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 800260e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002610:	4a41      	ldr	r2, [pc, #260]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002618:	4b3f      	ldr	r3, [pc, #252]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 800261a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002624:	4b3c      	ldr	r3, [pc, #240]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 8002626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002628:	4a3b      	ldr	r2, [pc, #236]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 800262a:	f043 0302 	orr.w	r3, r3, #2
 800262e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002630:	4b39      	ldr	r3, [pc, #228]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 8002632:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800263c:	2301      	movs	r3, #1
 800263e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2300      	movs	r3, #0
 800264a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800264c:	2301      	movs	r3, #1
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002650:	f107 031c 	add.w	r3, r7, #28
 8002654:	4619      	mov	r1, r3
 8002656:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800265a:	f001 fd77 	bl	800414c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800265e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002662:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002664:	2302      	movs	r3, #2
 8002666:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002668:	2300      	movs	r3, #0
 800266a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266c:	2300      	movs	r3, #0
 800266e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002670:	2301      	movs	r3, #1
 8002672:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002674:	f107 031c 	add.w	r3, r7, #28
 8002678:	4619      	mov	r1, r3
 800267a:	4829      	ldr	r0, [pc, #164]	; (8002720 <HAL_TIM_MspPostInit+0x17c>)
 800267c:	f001 fd66 	bl	800414c <HAL_GPIO_Init>
}
 8002680:	e044      	b.n	800270c <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM4)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a27      	ldr	r2, [pc, #156]	; (8002724 <HAL_TIM_MspPostInit+0x180>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d11d      	bne.n	80026c8 <HAL_TIM_MspPostInit+0x124>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800268c:	4b22      	ldr	r3, [pc, #136]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 800268e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002690:	4a21      	ldr	r2, [pc, #132]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 8002692:	f043 0308 	orr.w	r3, r3, #8
 8002696:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002698:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 800269a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80026a4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80026a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026aa:	2302      	movs	r3, #2
 80026ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b2:	2300      	movs	r3, #0
 80026b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80026b6:	2302      	movs	r3, #2
 80026b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ba:	f107 031c 	add.w	r3, r7, #28
 80026be:	4619      	mov	r1, r3
 80026c0:	4819      	ldr	r0, [pc, #100]	; (8002728 <HAL_TIM_MspPostInit+0x184>)
 80026c2:	f001 fd43 	bl	800414c <HAL_GPIO_Init>
}
 80026c6:	e021      	b.n	800270c <HAL_TIM_MspPostInit+0x168>
  else if(htim->Instance==TIM15)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a17      	ldr	r2, [pc, #92]	; (800272c <HAL_TIM_MspPostInit+0x188>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d11c      	bne.n	800270c <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d2:	4b11      	ldr	r3, [pc, #68]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d6:	4a10      	ldr	r2, [pc, #64]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026de:	4b0e      	ldr	r3, [pc, #56]	; (8002718 <HAL_TIM_MspPostInit+0x174>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80026ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80026ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f0:	2302      	movs	r3, #2
 80026f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f8:	2300      	movs	r3, #0
 80026fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80026fc:	230e      	movs	r3, #14
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002700:	f107 031c 	add.w	r3, r7, #28
 8002704:	4619      	mov	r1, r3
 8002706:	4806      	ldr	r0, [pc, #24]	; (8002720 <HAL_TIM_MspPostInit+0x17c>)
 8002708:	f001 fd20 	bl	800414c <HAL_GPIO_Init>
}
 800270c:	bf00      	nop
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40012c00 	.word	0x40012c00
 8002718:	40021000 	.word	0x40021000
 800271c:	48001000 	.word	0x48001000
 8002720:	48000400 	.word	0x48000400
 8002724:	40000800 	.word	0x40000800
 8002728:	48000c00 	.word	0x48000c00
 800272c:	40014000 	.word	0x40014000

08002730 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08a      	sub	sp, #40	; 0x28
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a50      	ldr	r2, [pc, #320]	; (8002880 <HAL_SAI_MspInit+0x150>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d124      	bne.n	800278c <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8002742:	4b50      	ldr	r3, [pc, #320]	; (8002884 <HAL_SAI_MspInit+0x154>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10b      	bne.n	8002762 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800274a:	4b4f      	ldr	r3, [pc, #316]	; (8002888 <HAL_SAI_MspInit+0x158>)
 800274c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800274e:	4a4e      	ldr	r2, [pc, #312]	; (8002888 <HAL_SAI_MspInit+0x158>)
 8002750:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002754:	6613      	str	r3, [r2, #96]	; 0x60
 8002756:	4b4c      	ldr	r3, [pc, #304]	; (8002888 <HAL_SAI_MspInit+0x158>)
 8002758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8002762:	4b48      	ldr	r3, [pc, #288]	; (8002884 <HAL_SAI_MspInit+0x154>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	3301      	adds	r3, #1
 8002768:	4a46      	ldr	r2, [pc, #280]	; (8002884 <HAL_SAI_MspInit+0x154>)
 800276a:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800276c:	2374      	movs	r3, #116	; 0x74
 800276e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002770:	2302      	movs	r3, #2
 8002772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002774:	2300      	movs	r3, #0
 8002776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002778:	2300      	movs	r3, #0
 800277a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800277c:	230d      	movs	r3, #13
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	4619      	mov	r1, r3
 8002786:	4841      	ldr	r0, [pc, #260]	; (800288c <HAL_SAI_MspInit+0x15c>)
 8002788:	f001 fce0 	bl	800414c <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a3f      	ldr	r2, [pc, #252]	; (8002890 <HAL_SAI_MspInit+0x160>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d135      	bne.n	8002802 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002796:	4b3b      	ldr	r3, [pc, #236]	; (8002884 <HAL_SAI_MspInit+0x154>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10b      	bne.n	80027b6 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800279e:	4b3a      	ldr	r3, [pc, #232]	; (8002888 <HAL_SAI_MspInit+0x158>)
 80027a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027a2:	4a39      	ldr	r2, [pc, #228]	; (8002888 <HAL_SAI_MspInit+0x158>)
 80027a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027a8:	6613      	str	r3, [r2, #96]	; 0x60
 80027aa:	4b37      	ldr	r3, [pc, #220]	; (8002888 <HAL_SAI_MspInit+0x158>)
 80027ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 80027b6:	4b33      	ldr	r3, [pc, #204]	; (8002884 <HAL_SAI_MspInit+0x154>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	3301      	adds	r3, #1
 80027bc:	4a31      	ldr	r2, [pc, #196]	; (8002884 <HAL_SAI_MspInit+0x154>)
 80027be:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF7     ------> SAI1_MCLK_B
    PF8     ------> SAI1_SCK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027c0:	2308      	movs	r3, #8
 80027c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027cc:	2300      	movs	r3, #0
 80027ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80027d0:	230d      	movs	r3, #13
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	4619      	mov	r1, r3
 80027da:	482c      	ldr	r0, [pc, #176]	; (800288c <HAL_SAI_MspInit+0x15c>)
 80027dc:	f001 fcb6 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80027e0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80027e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e6:	2302      	movs	r3, #2
 80027e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80027f2:	230d      	movs	r3, #13
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027f6:	f107 0314 	add.w	r3, r7, #20
 80027fa:	4619      	mov	r1, r3
 80027fc:	4825      	ldr	r0, [pc, #148]	; (8002894 <HAL_SAI_MspInit+0x164>)
 80027fe:	f001 fca5 	bl	800414c <HAL_GPIO_Init>

    }
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a24      	ldr	r2, [pc, #144]	; (8002898 <HAL_SAI_MspInit+0x168>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d135      	bne.n	8002878 <HAL_SAI_MspInit+0x148>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800280c:	4b23      	ldr	r3, [pc, #140]	; (800289c <HAL_SAI_MspInit+0x16c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10b      	bne.n	800282c <HAL_SAI_MspInit+0xfc>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002814:	4b1c      	ldr	r3, [pc, #112]	; (8002888 <HAL_SAI_MspInit+0x158>)
 8002816:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002818:	4a1b      	ldr	r2, [pc, #108]	; (8002888 <HAL_SAI_MspInit+0x158>)
 800281a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800281e:	6613      	str	r3, [r2, #96]	; 0x60
 8002820:	4b19      	ldr	r3, [pc, #100]	; (8002888 <HAL_SAI_MspInit+0x158>)
 8002822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 800282c:	4b1b      	ldr	r3, [pc, #108]	; (800289c <HAL_SAI_MspInit+0x16c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	4a1a      	ldr	r2, [pc, #104]	; (800289c <HAL_SAI_MspInit+0x16c>)
 8002834:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002836:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002844:	2300      	movs	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002848:	230d      	movs	r3, #13
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	4813      	ldr	r0, [pc, #76]	; (80028a0 <HAL_SAI_MspInit+0x170>)
 8002854:	f001 fc7a 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002858:	2340      	movs	r3, #64	; 0x40
 800285a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285c:	2302      	movs	r3, #2
 800285e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002860:	2300      	movs	r3, #0
 8002862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002868:	230d      	movs	r3, #13
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	4619      	mov	r1, r3
 8002872:	480c      	ldr	r0, [pc, #48]	; (80028a4 <HAL_SAI_MspInit+0x174>)
 8002874:	f001 fc6a 	bl	800414c <HAL_GPIO_Init>

    }
}
 8002878:	bf00      	nop
 800287a:	3728      	adds	r7, #40	; 0x28
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40015404 	.word	0x40015404
 8002884:	200007d4 	.word	0x200007d4
 8002888:	40021000 	.word	0x40021000
 800288c:	48001000 	.word	0x48001000
 8002890:	40015424 	.word	0x40015424
 8002894:	48001400 	.word	0x48001400
 8002898:	40015804 	.word	0x40015804
 800289c:	200007d8 	.word	0x200007d8
 80028a0:	48000400 	.word	0x48000400
 80028a4:	48000800 	.word	0x48000800

080028a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028ac:	e7fe      	b.n	80028ac <NMI_Handler+0x4>

080028ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028b2:	e7fe      	b.n	80028b2 <HardFault_Handler+0x4>

080028b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028b8:	e7fe      	b.n	80028b8 <MemManage_Handler+0x4>

080028ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028be:	e7fe      	b.n	80028be <BusFault_Handler+0x4>

080028c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028c4:	e7fe      	b.n	80028c4 <UsageFault_Handler+0x4>

080028c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028f4:	f000 f924 	bl	8002b40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}

080028fc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002900:	4802      	ldr	r0, [pc, #8]	; (800290c <TIM1_CC_IRQHandler+0x10>)
 8002902:	f006 f9df 	bl	8008cc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000654 	.word	0x20000654

08002910 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	const uint32_t THRESHOD = 500;
 8002916:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800291a:	607b      	str	r3, [r7, #4]

	extern uint32_t count;

	static uint8_t mode = 0;

	if (mode == 0) {
 800291c:	4b1f      	ldr	r3, [pc, #124]	; (800299c <TIM3_IRQHandler+0x8c>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d112      	bne.n	800294a <TIM3_IRQHandler+0x3a>
		// falling edge
		TIM3->CNT = 0;
 8002924:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002926:	2200      	movs	r2, #0
 8002928:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->CCER &= ~(0b1 << 5);
 800292a:	4b1d      	ldr	r3, [pc, #116]	; (80029a0 <TIM3_IRQHandler+0x90>)
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4a1c      	ldr	r2, [pc, #112]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002930:	f023 0320 	bic.w	r3, r3, #32
 8002934:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 8002936:	4b1a      	ldr	r3, [pc, #104]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4a19      	ldr	r2, [pc, #100]	; (80029a0 <TIM3_IRQHandler+0x90>)
 800293c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002940:	6213      	str	r3, [r2, #32]
		mode = 1;
 8002942:	4b16      	ldr	r3, [pc, #88]	; (800299c <TIM3_IRQHandler+0x8c>)
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
 8002948:	e021      	b.n	800298e <TIM3_IRQHandler+0x7e>
	} else {
		// rising edge;
		uint32_t local_count = TIM3->CNT;
 800294a:	4b15      	ldr	r3, [pc, #84]	; (80029a0 <TIM3_IRQHandler+0x90>)
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	603b      	str	r3, [r7, #0]
		count = local_count;
 8002950:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <TIM3_IRQHandler+0x94>)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6013      	str	r3, [r2, #0]

		if (local_count > THRESHOD) {
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	429a      	cmp	r2, r3
 800295c:	d908      	bls.n	8002970 <TIM3_IRQHandler+0x60>
			 ball_collected = 1;
 800295e:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <TIM3_IRQHandler+0x98>)
 8002960:	2201      	movs	r2, #1
 8002962:	701a      	strb	r2, [r3, #0]
			 ball_count++;
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <TIM3_IRQHandler+0x9c>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	3301      	adds	r3, #1
 800296a:	b2da      	uxtb	r2, r3
 800296c:	4b0f      	ldr	r3, [pc, #60]	; (80029ac <TIM3_IRQHandler+0x9c>)
 800296e:	701a      	strb	r2, [r3, #0]
		}

		TIM3->CCER |= (0b1 << 5);
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002972:	6a1b      	ldr	r3, [r3, #32]
 8002974:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002976:	f043 0320 	orr.w	r3, r3, #32
 800297a:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 800297c:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <TIM3_IRQHandler+0x90>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <TIM3_IRQHandler+0x90>)
 8002982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002986:	6213      	str	r3, [r2, #32]
		mode = 0;
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <TIM3_IRQHandler+0x8c>)
 800298a:	2200      	movs	r2, #0
 800298c:	701a      	strb	r2, [r3, #0]
	}


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800298e:	4808      	ldr	r0, [pc, #32]	; (80029b0 <TIM3_IRQHandler+0xa0>)
 8002990:	f006 f998 	bl	8008cc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002994:	bf00      	nop
 8002996:	3708      	adds	r7, #8
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	200007dc 	.word	0x200007dc
 80029a0:	40000400 	.word	0x40000400
 80029a4:	200000c0 	.word	0x200000c0
 80029a8:	200000bc 	.word	0x200000bc
 80029ac:	200000bb 	.word	0x200000bb
 80029b0:	200006ec 	.word	0x200006ec

080029b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029bc:	4a14      	ldr	r2, [pc, #80]	; (8002a10 <_sbrk+0x5c>)
 80029be:	4b15      	ldr	r3, [pc, #84]	; (8002a14 <_sbrk+0x60>)
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029c8:	4b13      	ldr	r3, [pc, #76]	; (8002a18 <_sbrk+0x64>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d102      	bne.n	80029d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <_sbrk+0x64>)
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <_sbrk+0x68>)
 80029d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <_sbrk+0x64>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4413      	add	r3, r2
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d207      	bcs.n	80029f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e4:	f008 fa7c 	bl	800aee0 <__errno>
 80029e8:	4603      	mov	r3, r0
 80029ea:	220c      	movs	r2, #12
 80029ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029f2:	e009      	b.n	8002a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <_sbrk+0x64>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fa:	4b07      	ldr	r3, [pc, #28]	; (8002a18 <_sbrk+0x64>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4413      	add	r3, r2
 8002a02:	4a05      	ldr	r2, [pc, #20]	; (8002a18 <_sbrk+0x64>)
 8002a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a06:	68fb      	ldr	r3, [r7, #12]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3718      	adds	r7, #24
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	200a0000 	.word	0x200a0000
 8002a14:	00000400 	.word	0x00000400
 8002a18:	200007e0 	.word	0x200007e0
 8002a1c:	200007f8 	.word	0x200007f8

08002a20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <SystemInit+0x20>)
 8002a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2a:	4a05      	ldr	r2, [pc, #20]	; (8002a40 <SystemInit+0x20>)
 8002a2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a48:	f7ff ffea 	bl	8002a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a4c:	480c      	ldr	r0, [pc, #48]	; (8002a80 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a4e:	490d      	ldr	r1, [pc, #52]	; (8002a84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a50:	4a0d      	ldr	r2, [pc, #52]	; (8002a88 <LoopForever+0xe>)
  movs r3, #0
 8002a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a54:	e002      	b.n	8002a5c <LoopCopyDataInit>

08002a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a5a:	3304      	adds	r3, #4

08002a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a60:	d3f9      	bcc.n	8002a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a64:	4c0a      	ldr	r4, [pc, #40]	; (8002a90 <LoopForever+0x16>)
  movs r3, #0
 8002a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a68:	e001      	b.n	8002a6e <LoopFillZerobss>

08002a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a6c:	3204      	adds	r2, #4

08002a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a70:	d3fb      	bcc.n	8002a6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a72:	f008 fa3b 	bl	800aeec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a76:	f7fe f8bf 	bl	8000bf8 <main>

08002a7a <LoopForever>:

LoopForever:
    b LoopForever
 8002a7a:	e7fe      	b.n	8002a7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a7c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a84:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002a88:	0800b1b0 	.word	0x0800b1b0
  ldr r2, =_sbss
 8002a8c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002a90:	200007f8 	.word	0x200007f8

08002a94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a94:	e7fe      	b.n	8002a94 <ADC1_IRQHandler>

08002a96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aa0:	2003      	movs	r0, #3
 8002aa2:	f001 fb03 	bl	80040ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f000 f80e 	bl	8002ac8 <HAL_InitTick>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	71fb      	strb	r3, [r7, #7]
 8002ab6:	e001      	b.n	8002abc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ab8:	f7ff f950 	bl	8001d5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002abc:	79fb      	ldrb	r3, [r7, #7]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002ad4:	4b17      	ldr	r3, [pc, #92]	; (8002b34 <HAL_InitTick+0x6c>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d023      	beq.n	8002b24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002adc:	4b16      	ldr	r3, [pc, #88]	; (8002b38 <HAL_InitTick+0x70>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <HAL_InitTick+0x6c>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002aea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af2:	4618      	mov	r0, r3
 8002af4:	f001 fb1d 	bl	8004132 <HAL_SYSTICK_Config>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10f      	bne.n	8002b1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b0f      	cmp	r3, #15
 8002b02:	d809      	bhi.n	8002b18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b04:	2200      	movs	r2, #0
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b0c:	f001 fad9 	bl	80040c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b10:	4a0a      	ldr	r2, [pc, #40]	; (8002b3c <HAL_InitTick+0x74>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	e007      	b.n	8002b28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	73fb      	strb	r3, [r7, #15]
 8002b1c:	e004      	b.n	8002b28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	73fb      	strb	r3, [r7, #15]
 8002b22:	e001      	b.n	8002b28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000000c 	.word	0x2000000c
 8002b38:	20000004 	.word	0x20000004
 8002b3c:	20000008 	.word	0x20000008

08002b40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b44:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <HAL_IncTick+0x20>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <HAL_IncTick+0x24>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a04      	ldr	r2, [pc, #16]	; (8002b64 <HAL_IncTick+0x24>)
 8002b52:	6013      	str	r3, [r2, #0]
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	2000000c 	.word	0x2000000c
 8002b64:	200007e4 	.word	0x200007e4

08002b68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b6c:	4b03      	ldr	r3, [pc, #12]	; (8002b7c <HAL_GetTick+0x14>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	200007e4 	.word	0x200007e4

08002b80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b88:	f7ff ffee 	bl	8002b68 <HAL_GetTick>
 8002b8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b98:	d005      	beq.n	8002ba6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <HAL_Delay+0x44>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ba6:	bf00      	nop
 8002ba8:	f7ff ffde 	bl	8002b68 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d8f7      	bhi.n	8002ba8 <HAL_Delay+0x28>
  {
  }
}
 8002bb8:	bf00      	nop
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	2000000c 	.word	0x2000000c

08002bc8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	609a      	str	r2, [r3, #8]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
 8002bf6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	609a      	str	r2, [r3, #8]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b087      	sub	sp, #28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	3360      	adds	r3, #96	; 0x60
 8002c42:	461a      	mov	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	4413      	add	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <LL_ADC_SetOffset+0x44>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002c68:	bf00      	nop
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	03fff000 	.word	0x03fff000

08002c78 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3360      	adds	r3, #96	; 0x60
 8002c86:	461a      	mov	r2, r3
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	4413      	add	r3, r2
 8002c8e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3360      	adds	r3, #96	; 0x60
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002cce:	bf00      	nop
 8002cd0:	371c      	adds	r7, #28
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	615a      	str	r2, [r3, #20]
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	3330      	adds	r3, #48	; 0x30
 8002d10:	461a      	mov	r2, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	0a1b      	lsrs	r3, r3, #8
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	4413      	add	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	211f      	movs	r1, #31
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	401a      	ands	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	0e9b      	lsrs	r3, r3, #26
 8002d38:	f003 011f 	and.w	r1, r3, #31
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f003 031f 	and.w	r3, r3, #31
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	431a      	orrs	r2, r3
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d4c:	bf00      	nop
 8002d4e:	371c      	adds	r7, #28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	3314      	adds	r3, #20
 8002d68:	461a      	mov	r2, r3
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	0e5b      	lsrs	r3, r3, #25
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	4413      	add	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	0d1b      	lsrs	r3, r3, #20
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	2107      	movs	r1, #7
 8002d86:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	401a      	ands	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	0d1b      	lsrs	r3, r3, #20
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002da2:	bf00      	nop
 8002da4:	371c      	adds	r7, #28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
	...

08002db0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	401a      	ands	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f003 0318 	and.w	r3, r3, #24
 8002dd2:	4908      	ldr	r1, [pc, #32]	; (8002df4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002dd4:	40d9      	lsrs	r1, r3
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	400b      	ands	r3, r1
 8002dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dde:	431a      	orrs	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002de6:	bf00      	nop
 8002de8:	3714      	adds	r7, #20
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	0007ffff 	.word	0x0007ffff

08002df8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002e08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6093      	str	r3, [r2, #8]
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e30:	d101      	bne.n	8002e36 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e80:	d101      	bne.n	8002e86 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d101      	bne.n	8002eac <LL_ADC_IsEnabled+0x18>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <LL_ADC_IsEnabled+0x1a>
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr

08002eba <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0304 	and.w	r3, r3, #4
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	d101      	bne.n	8002ed2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e000      	b.n	8002ed4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d101      	bne.n	8002ef8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e000      	b.n	8002efa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
	...

08002f08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e12f      	b.n	8003182 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d109      	bne.n	8002f44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7fe ff37 	bl	8001da4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff ff67 	bl	8002e1c <LL_ADC_IsDeepPowerDownEnabled>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d004      	beq.n	8002f5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff ff4d 	bl	8002df8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff ff82 	bl	8002e6c <LL_ADC_IsInternalRegulatorEnabled>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d115      	bne.n	8002f9a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff ff66 	bl	8002e44 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f78:	4b84      	ldr	r3, [pc, #528]	; (800318c <HAL_ADC_Init+0x284>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	099b      	lsrs	r3, r3, #6
 8002f7e:	4a84      	ldr	r2, [pc, #528]	; (8003190 <HAL_ADC_Init+0x288>)
 8002f80:	fba2 2303 	umull	r2, r3, r2, r3
 8002f84:	099b      	lsrs	r3, r3, #6
 8002f86:	3301      	adds	r3, #1
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f8c:	e002      	b.n	8002f94 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	3b01      	subs	r3, #1
 8002f92:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f9      	bne.n	8002f8e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7ff ff64 	bl	8002e6c <LL_ADC_IsInternalRegulatorEnabled>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10d      	bne.n	8002fc6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fae:	f043 0210 	orr.w	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fba:	f043 0201 	orr.w	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff ff75 	bl	8002eba <LL_ADC_REG_IsConversionOngoing>
 8002fd0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fd6:	f003 0310 	and.w	r3, r3, #16
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f040 80c8 	bne.w	8003170 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f040 80c4 	bne.w	8003170 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ff0:	f043 0202 	orr.w	r2, r3, #2
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff ff49 	bl	8002e94 <LL_ADC_IsEnabled>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10b      	bne.n	8003020 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003008:	4862      	ldr	r0, [pc, #392]	; (8003194 <HAL_ADC_Init+0x28c>)
 800300a:	f7ff ff43 	bl	8002e94 <LL_ADC_IsEnabled>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d105      	bne.n	8003020 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	4619      	mov	r1, r3
 800301a:	485f      	ldr	r0, [pc, #380]	; (8003198 <HAL_ADC_Init+0x290>)
 800301c:	f7ff fdd4 	bl	8002bc8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	7e5b      	ldrb	r3, [r3, #25]
 8003024:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800302a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003030:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003036:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003040:	4313      	orrs	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3020 	ldrb.w	r3, [r3, #32]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d106      	bne.n	800305c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	3b01      	subs	r3, #1
 8003054:	045b      	lsls	r3, r3, #17
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003060:	2b00      	cmp	r3, #0
 8003062:	d009      	beq.n	8003078 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003068:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003070:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	4b47      	ldr	r3, [pc, #284]	; (800319c <HAL_ADC_Init+0x294>)
 8003080:	4013      	ands	r3, r2
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	6812      	ldr	r2, [r2, #0]
 8003086:	69b9      	ldr	r1, [r7, #24]
 8003088:	430b      	orrs	r3, r1
 800308a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff12 	bl	8002eba <LL_ADC_REG_IsConversionOngoing>
 8003096:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ff1f 	bl	8002ee0 <LL_ADC_INJ_IsConversionOngoing>
 80030a2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d140      	bne.n	800312c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d13d      	bne.n	800312c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	7e1b      	ldrb	r3, [r3, #24]
 80030b8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030ba:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030c2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030d2:	f023 0306 	bic.w	r3, r3, #6
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	69b9      	ldr	r1, [r7, #24]
 80030dc:	430b      	orrs	r3, r1
 80030de:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d118      	bne.n	800311c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80030f4:	f023 0304 	bic.w	r3, r3, #4
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003100:	4311      	orrs	r1, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003106:	4311      	orrs	r1, r2
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800310c:	430a      	orrs	r2, r1
 800310e:	431a      	orrs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0201 	orr.w	r2, r2, #1
 8003118:	611a      	str	r2, [r3, #16]
 800311a:	e007      	b.n	800312c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0201 	bic.w	r2, r2, #1
 800312a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d10c      	bne.n	800314e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	f023 010f 	bic.w	r1, r3, #15
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	1e5a      	subs	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	631a      	str	r2, [r3, #48]	; 0x30
 800314c:	e007      	b.n	800315e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 020f 	bic.w	r2, r2, #15
 800315c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	f023 0303 	bic.w	r3, r3, #3
 8003166:	f043 0201 	orr.w	r2, r3, #1
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	659a      	str	r2, [r3, #88]	; 0x58
 800316e:	e007      	b.n	8003180 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003174:	f043 0210 	orr.w	r2, r3, #16
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003180:	7ffb      	ldrb	r3, [r7, #31]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3720      	adds	r7, #32
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000004 	.word	0x20000004
 8003190:	053e2d63 	.word	0x053e2d63
 8003194:	50040000 	.word	0x50040000
 8003198:	50040300 	.word	0x50040300
 800319c:	fff0c007 	.word	0xfff0c007

080031a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b0b6      	sub	sp, #216	; 0xd8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x22>
 80031be:	2302      	movs	r3, #2
 80031c0:	e3d5      	b.n	800396e <HAL_ADC_ConfigChannel+0x7ce>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff fe73 	bl	8002eba <LL_ADC_REG_IsConversionOngoing>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f040 83ba 	bne.w	8003950 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b05      	cmp	r3, #5
 80031e2:	d824      	bhi.n	800322e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	3b02      	subs	r3, #2
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d81b      	bhi.n	8003226 <HAL_ADC_ConfigChannel+0x86>
 80031ee:	a201      	add	r2, pc, #4	; (adr r2, 80031f4 <HAL_ADC_ConfigChannel+0x54>)
 80031f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f4:	08003205 	.word	0x08003205
 80031f8:	0800320d 	.word	0x0800320d
 80031fc:	08003215 	.word	0x08003215
 8003200:	0800321d 	.word	0x0800321d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	220c      	movs	r2, #12
 8003208:	605a      	str	r2, [r3, #4]
          break;
 800320a:	e011      	b.n	8003230 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2212      	movs	r2, #18
 8003210:	605a      	str	r2, [r3, #4]
          break;
 8003212:	e00d      	b.n	8003230 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	2218      	movs	r2, #24
 8003218:	605a      	str	r2, [r3, #4]
          break;
 800321a:	e009      	b.n	8003230 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003222:	605a      	str	r2, [r3, #4]
          break;
 8003224:	e004      	b.n	8003230 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2206      	movs	r2, #6
 800322a:	605a      	str	r2, [r3, #4]
          break;
 800322c:	e000      	b.n	8003230 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800322e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6818      	ldr	r0, [r3, #0]
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	f7ff fd5f 	bl	8002d00 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff fe37 	bl	8002eba <LL_ADC_REG_IsConversionOngoing>
 800324c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fe43 	bl	8002ee0 <LL_ADC_INJ_IsConversionOngoing>
 800325a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800325e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003262:	2b00      	cmp	r3, #0
 8003264:	f040 81c1 	bne.w	80035ea <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003268:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800326c:	2b00      	cmp	r3, #0
 800326e:	f040 81bc 	bne.w	80035ea <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800327a:	d10f      	bne.n	800329c <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2200      	movs	r2, #0
 8003286:	4619      	mov	r1, r3
 8003288:	f7ff fd66 	bl	8002d58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fd20 	bl	8002cda <LL_ADC_SetSamplingTimeCommonConfig>
 800329a:	e00e      	b.n	80032ba <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6818      	ldr	r0, [r3, #0]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	6819      	ldr	r1, [r3, #0]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	461a      	mov	r2, r3
 80032aa:	f7ff fd55 	bl	8002d58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2100      	movs	r1, #0
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fd10 	bl	8002cda <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	08db      	lsrs	r3, r3, #3
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d00a      	beq.n	80032f2 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	6919      	ldr	r1, [r3, #16]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80032ec:	f7ff fca0 	bl	8002c30 <LL_ADC_SetOffset>
 80032f0:	e17b      	b.n	80035ea <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2100      	movs	r1, #0
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fcbd 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80032fe:	4603      	mov	r3, r0
 8003300:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003304:	2b00      	cmp	r3, #0
 8003306:	d10a      	bne.n	800331e <HAL_ADC_ConfigChannel+0x17e>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff fcb2 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 8003314:	4603      	mov	r3, r0
 8003316:	0e9b      	lsrs	r3, r3, #26
 8003318:	f003 021f 	and.w	r2, r3, #31
 800331c:	e01e      	b.n	800335c <HAL_ADC_ConfigChannel+0x1bc>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2100      	movs	r1, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f7ff fca7 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 800332a:	4603      	mov	r3, r0
 800332c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003334:	fa93 f3a3 	rbit	r3, r3
 8003338:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800333c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003340:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003344:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800334c:	2320      	movs	r3, #32
 800334e:	e004      	b.n	800335a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003354:	fab3 f383 	clz	r3, r3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003364:	2b00      	cmp	r3, #0
 8003366:	d105      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x1d4>
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	0e9b      	lsrs	r3, r3, #26
 800336e:	f003 031f 	and.w	r3, r3, #31
 8003372:	e018      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x206>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003380:	fa93 f3a3 	rbit	r3, r3
 8003384:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003388:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800338c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003390:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8003398:	2320      	movs	r3, #32
 800339a:	e004      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 800339c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033a0:	fab3 f383 	clz	r3, r3
 80033a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d106      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2200      	movs	r2, #0
 80033b0:	2100      	movs	r1, #0
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff fc76 	bl	8002ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2101      	movs	r1, #1
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff fc5a 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80033c4:	4603      	mov	r3, r0
 80033c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10a      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x244>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2101      	movs	r1, #1
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff fc4f 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80033da:	4603      	mov	r3, r0
 80033dc:	0e9b      	lsrs	r3, r3, #26
 80033de:	f003 021f 	and.w	r2, r3, #31
 80033e2:	e01e      	b.n	8003422 <HAL_ADC_ConfigChannel+0x282>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2101      	movs	r1, #1
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff fc44 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003402:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003406:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800340a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003412:	2320      	movs	r3, #32
 8003414:	e004      	b.n	8003420 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8003416:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342a:	2b00      	cmp	r3, #0
 800342c:	d105      	bne.n	800343a <HAL_ADC_ConfigChannel+0x29a>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	0e9b      	lsrs	r3, r3, #26
 8003434:	f003 031f 	and.w	r3, r3, #31
 8003438:	e018      	b.n	800346c <HAL_ADC_ConfigChannel+0x2cc>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800344e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003452:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003456:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800345e:	2320      	movs	r3, #32
 8003460:	e004      	b.n	800346c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003462:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003466:	fab3 f383 	clz	r3, r3
 800346a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800346c:	429a      	cmp	r2, r3
 800346e:	d106      	bne.n	800347e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2200      	movs	r2, #0
 8003476:	2101      	movs	r1, #1
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff fc13 	bl	8002ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2102      	movs	r1, #2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fbf7 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 800348a:	4603      	mov	r3, r0
 800348c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10a      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x30a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2102      	movs	r1, #2
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff fbec 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80034a0:	4603      	mov	r3, r0
 80034a2:	0e9b      	lsrs	r3, r3, #26
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	e01e      	b.n	80034e8 <HAL_ADC_ConfigChannel+0x348>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2102      	movs	r1, #2
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff fbe1 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034c0:	fa93 f3a3 	rbit	r3, r3
 80034c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80034c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80034cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80034d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d101      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80034d8:	2320      	movs	r3, #32
 80034da:	e004      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80034dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80034e0:	fab3 f383 	clz	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d105      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x360>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	0e9b      	lsrs	r3, r3, #26
 80034fa:	f003 031f 	and.w	r3, r3, #31
 80034fe:	e016      	b.n	800352e <HAL_ADC_ConfigChannel+0x38e>
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800350c:	fa93 f3a3 	rbit	r3, r3
 8003510:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003512:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003514:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003518:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003520:	2320      	movs	r3, #32
 8003522:	e004      	b.n	800352e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003524:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003528:	fab3 f383 	clz	r3, r3
 800352c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800352e:	429a      	cmp	r2, r3
 8003530:	d106      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2200      	movs	r2, #0
 8003538:	2102      	movs	r1, #2
 800353a:	4618      	mov	r0, r3
 800353c:	f7ff fbb2 	bl	8002ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2103      	movs	r1, #3
 8003546:	4618      	mov	r0, r3
 8003548:	f7ff fb96 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 800354c:	4603      	mov	r3, r0
 800354e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10a      	bne.n	800356c <HAL_ADC_ConfigChannel+0x3cc>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2103      	movs	r1, #3
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff fb8b 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 8003562:	4603      	mov	r3, r0
 8003564:	0e9b      	lsrs	r3, r3, #26
 8003566:	f003 021f 	and.w	r2, r3, #31
 800356a:	e017      	b.n	800359c <HAL_ADC_ConfigChannel+0x3fc>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2103      	movs	r1, #3
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff fb80 	bl	8002c78 <LL_ADC_GetOffsetChannel>
 8003578:	4603      	mov	r3, r0
 800357a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003584:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003586:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003588:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800358e:	2320      	movs	r3, #32
 8003590:	e003      	b.n	800359a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003592:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003594:	fab3 f383 	clz	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d105      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x414>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	0e9b      	lsrs	r3, r3, #26
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	e011      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x438>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035bc:	fa93 f3a3 	rbit	r3, r3
 80035c0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80035c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80035c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80035c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80035cc:	2320      	movs	r3, #32
 80035ce:	e003      	b.n	80035d8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80035d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035d2:	fab3 f383 	clz	r3, r3
 80035d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80035d8:	429a      	cmp	r2, r3
 80035da:	d106      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2200      	movs	r2, #0
 80035e2:	2103      	movs	r1, #3
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff fb5d 	bl	8002ca4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff fc50 	bl	8002e94 <LL_ADC_IsEnabled>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f040 8140 	bne.w	800387c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6818      	ldr	r0, [r3, #0]
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	6819      	ldr	r1, [r3, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	461a      	mov	r2, r3
 800360a:	f7ff fbd1 	bl	8002db0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	4a8f      	ldr	r2, [pc, #572]	; (8003850 <HAL_ADC_ConfigChannel+0x6b0>)
 8003614:	4293      	cmp	r3, r2
 8003616:	f040 8131 	bne.w	800387c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10b      	bne.n	8003642 <HAL_ADC_ConfigChannel+0x4a2>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	0e9b      	lsrs	r3, r3, #26
 8003630:	3301      	adds	r3, #1
 8003632:	f003 031f 	and.w	r3, r3, #31
 8003636:	2b09      	cmp	r3, #9
 8003638:	bf94      	ite	ls
 800363a:	2301      	movls	r3, #1
 800363c:	2300      	movhi	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	e019      	b.n	8003676 <HAL_ADC_ConfigChannel+0x4d6>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800364a:	fa93 f3a3 	rbit	r3, r3
 800364e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003650:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003652:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003654:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800365a:	2320      	movs	r3, #32
 800365c:	e003      	b.n	8003666 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800365e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003660:	fab3 f383 	clz	r3, r3
 8003664:	b2db      	uxtb	r3, r3
 8003666:	3301      	adds	r3, #1
 8003668:	f003 031f 	and.w	r3, r3, #31
 800366c:	2b09      	cmp	r3, #9
 800366e:	bf94      	ite	ls
 8003670:	2301      	movls	r3, #1
 8003672:	2300      	movhi	r3, #0
 8003674:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003676:	2b00      	cmp	r3, #0
 8003678:	d079      	beq.n	800376e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003682:	2b00      	cmp	r3, #0
 8003684:	d107      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x4f6>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	0e9b      	lsrs	r3, r3, #26
 800368c:	3301      	adds	r3, #1
 800368e:	069b      	lsls	r3, r3, #26
 8003690:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003694:	e015      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x522>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800369e:	fa93 f3a3 	rbit	r3, r3
 80036a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80036a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036a6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80036a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80036ae:	2320      	movs	r3, #32
 80036b0:	e003      	b.n	80036ba <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80036b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036b4:	fab3 f383 	clz	r3, r3
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	3301      	adds	r3, #1
 80036bc:	069b      	lsls	r3, r3, #26
 80036be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d109      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x542>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	0e9b      	lsrs	r3, r3, #26
 80036d4:	3301      	adds	r3, #1
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	2101      	movs	r1, #1
 80036dc:	fa01 f303 	lsl.w	r3, r1, r3
 80036e0:	e017      	b.n	8003712 <HAL_ADC_ConfigChannel+0x572>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ea:	fa93 f3a3 	rbit	r3, r3
 80036ee:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80036f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036f2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80036f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80036fa:	2320      	movs	r3, #32
 80036fc:	e003      	b.n	8003706 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80036fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003700:	fab3 f383 	clz	r3, r3
 8003704:	b2db      	uxtb	r3, r3
 8003706:	3301      	adds	r3, #1
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	2101      	movs	r1, #1
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	ea42 0103 	orr.w	r1, r2, r3
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10a      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x598>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	0e9b      	lsrs	r3, r3, #26
 8003728:	3301      	adds	r3, #1
 800372a:	f003 021f 	and.w	r2, r3, #31
 800372e:	4613      	mov	r3, r2
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	051b      	lsls	r3, r3, #20
 8003736:	e018      	b.n	800376a <HAL_ADC_ConfigChannel+0x5ca>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003740:	fa93 f3a3 	rbit	r3, r3
 8003744:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003748:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800374a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003750:	2320      	movs	r3, #32
 8003752:	e003      	b.n	800375c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003756:	fab3 f383 	clz	r3, r3
 800375a:	b2db      	uxtb	r3, r3
 800375c:	3301      	adds	r3, #1
 800375e:	f003 021f 	and.w	r2, r3, #31
 8003762:	4613      	mov	r3, r2
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	4413      	add	r3, r2
 8003768:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800376a:	430b      	orrs	r3, r1
 800376c:	e081      	b.n	8003872 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003776:	2b00      	cmp	r3, #0
 8003778:	d107      	bne.n	800378a <HAL_ADC_ConfigChannel+0x5ea>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	0e9b      	lsrs	r3, r3, #26
 8003780:	3301      	adds	r3, #1
 8003782:	069b      	lsls	r3, r3, #26
 8003784:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003788:	e015      	b.n	80037b6 <HAL_ADC_ConfigChannel+0x616>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003792:	fa93 f3a3 	rbit	r3, r3
 8003796:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800379a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800379c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80037a2:	2320      	movs	r3, #32
 80037a4:	e003      	b.n	80037ae <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80037a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a8:	fab3 f383 	clz	r3, r3
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	3301      	adds	r3, #1
 80037b0:	069b      	lsls	r3, r3, #26
 80037b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x636>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	0e9b      	lsrs	r3, r3, #26
 80037c8:	3301      	adds	r3, #1
 80037ca:	f003 031f 	and.w	r3, r3, #31
 80037ce:	2101      	movs	r1, #1
 80037d0:	fa01 f303 	lsl.w	r3, r1, r3
 80037d4:	e017      	b.n	8003806 <HAL_ADC_ConfigChannel+0x666>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	fa93 f3a3 	rbit	r3, r3
 80037e2:	61fb      	str	r3, [r7, #28]
  return result;
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80037e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80037ee:	2320      	movs	r3, #32
 80037f0:	e003      	b.n	80037fa <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80037f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f4:	fab3 f383 	clz	r3, r3
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	3301      	adds	r3, #1
 80037fc:	f003 031f 	and.w	r3, r3, #31
 8003800:	2101      	movs	r1, #1
 8003802:	fa01 f303 	lsl.w	r3, r1, r3
 8003806:	ea42 0103 	orr.w	r1, r2, r3
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10d      	bne.n	8003832 <HAL_ADC_ConfigChannel+0x692>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	0e9b      	lsrs	r3, r3, #26
 800381c:	3301      	adds	r3, #1
 800381e:	f003 021f 	and.w	r2, r3, #31
 8003822:	4613      	mov	r3, r2
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	4413      	add	r3, r2
 8003828:	3b1e      	subs	r3, #30
 800382a:	051b      	lsls	r3, r3, #20
 800382c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003830:	e01e      	b.n	8003870 <HAL_ADC_ConfigChannel+0x6d0>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	fa93 f3a3 	rbit	r3, r3
 800383e:	613b      	str	r3, [r7, #16]
  return result;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d104      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800384a:	2320      	movs	r3, #32
 800384c:	e006      	b.n	800385c <HAL_ADC_ConfigChannel+0x6bc>
 800384e:	bf00      	nop
 8003850:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	fab3 f383 	clz	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	3301      	adds	r3, #1
 800385e:	f003 021f 	and.w	r2, r3, #31
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	3b1e      	subs	r3, #30
 800386a:	051b      	lsls	r3, r3, #20
 800386c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003870:	430b      	orrs	r3, r1
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	6892      	ldr	r2, [r2, #8]
 8003876:	4619      	mov	r1, r3
 8003878:	f7ff fa6e 	bl	8002d58 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	4b3d      	ldr	r3, [pc, #244]	; (8003978 <HAL_ADC_ConfigChannel+0x7d8>)
 8003882:	4013      	ands	r3, r2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d06c      	beq.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003888:	483c      	ldr	r0, [pc, #240]	; (800397c <HAL_ADC_ConfigChannel+0x7dc>)
 800388a:	f7ff f9c3 	bl	8002c14 <LL_ADC_GetCommonPathInternalCh>
 800388e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a3a      	ldr	r2, [pc, #232]	; (8003980 <HAL_ADC_ConfigChannel+0x7e0>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d127      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800389c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d121      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a35      	ldr	r2, [pc, #212]	; (8003984 <HAL_ADC_ConfigChannel+0x7e4>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d157      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038ba:	4619      	mov	r1, r3
 80038bc:	482f      	ldr	r0, [pc, #188]	; (800397c <HAL_ADC_ConfigChannel+0x7dc>)
 80038be:	f7ff f996 	bl	8002bee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038c2:	4b31      	ldr	r3, [pc, #196]	; (8003988 <HAL_ADC_ConfigChannel+0x7e8>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	099b      	lsrs	r3, r3, #6
 80038c8:	4a30      	ldr	r2, [pc, #192]	; (800398c <HAL_ADC_ConfigChannel+0x7ec>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	099b      	lsrs	r3, r3, #6
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	4613      	mov	r3, r2
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	4413      	add	r3, r2
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038dc:	e002      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3b01      	subs	r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1f9      	bne.n	80038de <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038ea:	e03a      	b.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a27      	ldr	r2, [pc, #156]	; (8003990 <HAL_ADC_ConfigChannel+0x7f0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d113      	bne.n	800391e <HAL_ADC_ConfigChannel+0x77e>
 80038f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a1f      	ldr	r2, [pc, #124]	; (8003984 <HAL_ADC_ConfigChannel+0x7e4>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d12a      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800390c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003910:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003914:	4619      	mov	r1, r3
 8003916:	4819      	ldr	r0, [pc, #100]	; (800397c <HAL_ADC_ConfigChannel+0x7dc>)
 8003918:	f7ff f969 	bl	8002bee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800391c:	e021      	b.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a1c      	ldr	r2, [pc, #112]	; (8003994 <HAL_ADC_ConfigChannel+0x7f4>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d11c      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003928:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800392c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d116      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a12      	ldr	r2, [pc, #72]	; (8003984 <HAL_ADC_ConfigChannel+0x7e4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d111      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800393e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003942:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003946:	4619      	mov	r1, r3
 8003948:	480c      	ldr	r0, [pc, #48]	; (800397c <HAL_ADC_ConfigChannel+0x7dc>)
 800394a:	f7ff f950 	bl	8002bee <LL_ADC_SetCommonPathInternalCh>
 800394e:	e008      	b.n	8003962 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003954:	f043 0220 	orr.w	r2, r3, #32
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800396a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800396e:	4618      	mov	r0, r3
 8003970:	37d8      	adds	r7, #216	; 0xd8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	80080000 	.word	0x80080000
 800397c:	50040300 	.word	0x50040300
 8003980:	c7520000 	.word	0xc7520000
 8003984:	50040000 	.word	0x50040000
 8003988:	20000004 	.word	0x20000004
 800398c:	053e2d63 	.word	0x053e2d63
 8003990:	cb840000 	.word	0xcb840000
 8003994:	80000001 	.word	0x80000001

08003998 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e0ed      	b.n	8003b86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d102      	bne.n	80039bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fe fa66 	bl	8001e88 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0201 	orr.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039cc:	f7ff f8cc 	bl	8002b68 <HAL_GetTick>
 80039d0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039d2:	e012      	b.n	80039fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80039d4:	f7ff f8c8 	bl	8002b68 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b0a      	cmp	r3, #10
 80039e0:	d90b      	bls.n	80039fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2205      	movs	r2, #5
 80039f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e0c5      	b.n	8003b86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0e5      	beq.n	80039d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0202 	bic.w	r2, r2, #2
 8003a16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a18:	f7ff f8a6 	bl	8002b68 <HAL_GetTick>
 8003a1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a1e:	e012      	b.n	8003a46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a20:	f7ff f8a2 	bl	8002b68 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b0a      	cmp	r3, #10
 8003a2c:	d90b      	bls.n	8003a46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2205      	movs	r2, #5
 8003a3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e09f      	b.n	8003b86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1e5      	bne.n	8003a20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	7e1b      	ldrb	r3, [r3, #24]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d108      	bne.n	8003a6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	e007      	b.n	8003a7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	7e5b      	ldrb	r3, [r3, #25]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d108      	bne.n	8003a98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	e007      	b.n	8003aa8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	7e9b      	ldrb	r3, [r3, #26]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d108      	bne.n	8003ac2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0220 	orr.w	r2, r2, #32
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	e007      	b.n	8003ad2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0220 	bic.w	r2, r2, #32
 8003ad0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	7edb      	ldrb	r3, [r3, #27]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d108      	bne.n	8003aec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f022 0210 	bic.w	r2, r2, #16
 8003ae8:	601a      	str	r2, [r3, #0]
 8003aea:	e007      	b.n	8003afc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0210 	orr.w	r2, r2, #16
 8003afa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	7f1b      	ldrb	r3, [r3, #28]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d108      	bne.n	8003b16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f042 0208 	orr.w	r2, r2, #8
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e007      	b.n	8003b26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0208 	bic.w	r2, r2, #8
 8003b24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	7f5b      	ldrb	r3, [r3, #29]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d108      	bne.n	8003b40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f042 0204 	orr.w	r2, r2, #4
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	e007      	b.n	8003b50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0204 	bic.w	r2, r2, #4
 8003b4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	ea42 0103 	orr.w	r1, r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	1e5a      	subs	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	4904      	ldr	r1, [pc, #16]	; (8003bb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	600b      	str	r3, [r1, #0]
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	40010400 	.word	0x40010400

08003bb4 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003bbc:	4b06      	ldr	r3, [pc, #24]	; (8003bd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	4904      	ldr	r1, [pc, #16]	; (8003bd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	600b      	str	r3, [r1, #0]
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40010400 	.word	0x40010400

08003bdc <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003be4:	4b05      	ldr	r3, [pc, #20]	; (8003bfc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4904      	ldr	r1, [pc, #16]	; (8003bfc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]

}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr
 8003bfc:	40010400 	.word	0x40010400

08003c00 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003c08:	4b06      	ldr	r3, [pc, #24]	; (8003c24 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	4904      	ldr	r1, [pc, #16]	; (8003c24 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	604b      	str	r3, [r1, #4]
}
 8003c16:	bf00      	nop
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	40010400 	.word	0x40010400

08003c28 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003c30:	4b05      	ldr	r3, [pc, #20]	; (8003c48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	4904      	ldr	r1, [pc, #16]	; (8003c48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	608b      	str	r3, [r1, #8]

}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	40010400 	.word	0x40010400

08003c4c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	4904      	ldr	r1, [pc, #16]	; (8003c70 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003c5e:	4013      	ands	r3, r2
 8003c60:	608b      	str	r3, [r1, #8]

}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40010400 	.word	0x40010400

08003c74 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	4904      	ldr	r1, [pc, #16]	; (8003c94 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	60cb      	str	r3, [r1, #12]
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	40010400 	.word	0x40010400

08003c98 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	4904      	ldr	r1, [pc, #16]	; (8003cbc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003caa:	4013      	ands	r3, r2
 8003cac:	60cb      	str	r3, [r1, #12]
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003cc8:	4a04      	ldr	r2, [pc, #16]	; (8003cdc <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6153      	str	r3, [r2, #20]
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	40010400 	.word	0x40010400

08003ce0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003cec:	2300      	movs	r3, #0
 8003cee:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d102      	bne.n	8003cfc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	77fb      	strb	r3, [r7, #31]
 8003cfa:	e0d1      	b.n	8003ea0 <HAL_COMP_Init+0x1c0>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d0a:	d102      	bne.n	8003d12 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	77fb      	strb	r3, [r7, #31]
 8003d10:	e0c6      	b.n	8003ea0 <HAL_COMP_Init+0x1c0>
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d115      	bne.n	8003d4a <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	629a      	str	r2, [r3, #40]	; 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2c:	4b5f      	ldr	r3, [pc, #380]	; (8003eac <HAL_COMP_Init+0x1cc>)
 8003d2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d30:	4a5e      	ldr	r2, [pc, #376]	; (8003eac <HAL_COMP_Init+0x1cc>)
 8003d32:	f043 0301 	orr.w	r3, r3, #1
 8003d36:	6613      	str	r3, [r2, #96]	; 0x60
 8003d38:	4b5c      	ldr	r3, [pc, #368]	; (8003eac <HAL_COMP_Init+0x1cc>)
 8003d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7fe f8e3 	bl	8001f10 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d54:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.NonInvertingInput
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (  hcomp->Init.NonInvertingInput
 8003d76:	4313      	orrs	r3, r2
 8003d78:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	4b4b      	ldr	r3, [pc, #300]	; (8003eb0 <HAL_COMP_Init+0x1d0>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6812      	ldr	r2, [r2, #0]
 8003d88:	6979      	ldr	r1, [r7, #20]
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d96:	d106      	bne.n	8003da6 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8003d98:	4b46      	ldr	r3, [pc, #280]	; (8003eb4 <HAL_COMP_Init+0x1d4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a45      	ldr	r2, [pc, #276]	; (8003eb4 <HAL_COMP_Init+0x1d4>)
 8003d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003da2:	6013      	str	r3, [r2, #0]
 8003da4:	e005      	b.n	8003db2 <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8003da6:	4b43      	ldr	r3, [pc, #268]	; (8003eb4 <HAL_COMP_Init+0x1d4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a42      	ldr	r2, [pc, #264]	; (8003eb4 <HAL_COMP_Init+0x1d4>)
 8003dac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003db0:	6013      	str	r3, [r2, #0]
    }
#endif /* COMP2 */

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d016      	beq.n	8003dee <HAL_COMP_Init+0x10e>
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d113      	bne.n	8003dee <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dc6:	4b3c      	ldr	r3, [pc, #240]	; (8003eb8 <HAL_COMP_Init+0x1d8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	099b      	lsrs	r3, r3, #6
 8003dcc:	4a3b      	ldr	r2, [pc, #236]	; (8003ebc <HAL_COMP_Init+0x1dc>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	099b      	lsrs	r3, r3, #6
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8003de0:	e002      	b.n	8003de8 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1f9      	bne.n	8003de2 <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a33      	ldr	r2, [pc, #204]	; (8003ec0 <HAL_COMP_Init+0x1e0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d102      	bne.n	8003dfe <HAL_COMP_Init+0x11e>
 8003df8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003dfc:	e001      	b.n	8003e02 <HAL_COMP_Init+0x122>
 8003dfe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e02:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	f003 0303 	and.w	r3, r3, #3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d037      	beq.n	8003e80 <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f003 0310 	and.w	r3, r3, #16
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003e1c:	6938      	ldr	r0, [r7, #16]
 8003e1e:	f7ff ff03 	bl	8003c28 <LL_EXTI_EnableRisingTrig_0_31>
 8003e22:	e002      	b.n	8003e2a <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003e24:	6938      	ldr	r0, [r7, #16]
 8003e26:	f7ff ff11 	bl	8003c4c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003e36:	6938      	ldr	r0, [r7, #16]
 8003e38:	f7ff ff1c 	bl	8003c74 <LL_EXTI_EnableFallingTrig_0_31>
 8003e3c:	e002      	b.n	8003e44 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003e3e:	6938      	ldr	r0, [r7, #16]
 8003e40:	f7ff ff2a 	bl	8003c98 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003e44:	6938      	ldr	r0, [r7, #16]
 8003e46:	f7ff ff3b 	bl	8003cc0 <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003e56:	6938      	ldr	r0, [r7, #16]
 8003e58:	f7ff fec0 	bl	8003bdc <LL_EXTI_EnableEvent_0_31>
 8003e5c:	e002      	b.n	8003e64 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003e5e:	6938      	ldr	r0, [r7, #16]
 8003e60:	f7ff fece 	bl	8003c00 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8003e70:	6938      	ldr	r0, [r7, #16]
 8003e72:	f7ff fe8d 	bl	8003b90 <LL_EXTI_EnableIT_0_31>
 8003e76:	e009      	b.n	8003e8c <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003e78:	6938      	ldr	r0, [r7, #16]
 8003e7a:	f7ff fe9b 	bl	8003bb4 <LL_EXTI_DisableIT_0_31>
 8003e7e:	e005      	b.n	8003e8c <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003e80:	6938      	ldr	r0, [r7, #16]
 8003e82:	f7ff febd 	bl	8003c00 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8003e86:	6938      	ldr	r0, [r7, #16]
 8003e88:	f7ff fe94 	bl	8003bb4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d103      	bne.n	8003ea0 <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 8003ea0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3720      	adds	r7, #32
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	ff207d03 	.word	0xff207d03
 8003eb4:	40010204 	.word	0x40010204
 8003eb8:	20000004 	.word	0x20000004
 8003ebc:	053e2d63 	.word	0x053e2d63
 8003ec0:	40010200 	.word	0x40010200

08003ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ed4:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <__NVIC_SetPriorityGrouping+0x44>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003eec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ef6:	4a04      	ldr	r2, [pc, #16]	; (8003f08 <__NVIC_SetPriorityGrouping+0x44>)
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	60d3      	str	r3, [r2, #12]
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f10:	4b04      	ldr	r3, [pc, #16]	; (8003f24 <__NVIC_GetPriorityGrouping+0x18>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	0a1b      	lsrs	r3, r3, #8
 8003f16:	f003 0307 	and.w	r3, r3, #7
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	e000ed00 	.word	0xe000ed00

08003f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	db0b      	blt.n	8003f52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f3a:	79fb      	ldrb	r3, [r7, #7]
 8003f3c:	f003 021f 	and.w	r2, r3, #31
 8003f40:	4907      	ldr	r1, [pc, #28]	; (8003f60 <__NVIC_EnableIRQ+0x38>)
 8003f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f46:	095b      	lsrs	r3, r3, #5
 8003f48:	2001      	movs	r0, #1
 8003f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	e000e100 	.word	0xe000e100

08003f64 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	db12      	blt.n	8003f9c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f76:	79fb      	ldrb	r3, [r7, #7]
 8003f78:	f003 021f 	and.w	r2, r3, #31
 8003f7c:	490a      	ldr	r1, [pc, #40]	; (8003fa8 <__NVIC_DisableIRQ+0x44>)
 8003f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	2001      	movs	r0, #1
 8003f86:	fa00 f202 	lsl.w	r2, r0, r2
 8003f8a:	3320      	adds	r3, #32
 8003f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f90:	f3bf 8f4f 	dsb	sy
}
 8003f94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f96:	f3bf 8f6f 	isb	sy
}
 8003f9a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	e000e100 	.word	0xe000e100

08003fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	6039      	str	r1, [r7, #0]
 8003fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	db0a      	blt.n	8003fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	490c      	ldr	r1, [pc, #48]	; (8003ff8 <__NVIC_SetPriority+0x4c>)
 8003fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fca:	0112      	lsls	r2, r2, #4
 8003fcc:	b2d2      	uxtb	r2, r2
 8003fce:	440b      	add	r3, r1
 8003fd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fd4:	e00a      	b.n	8003fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	4908      	ldr	r1, [pc, #32]	; (8003ffc <__NVIC_SetPriority+0x50>)
 8003fdc:	79fb      	ldrb	r3, [r7, #7]
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	3b04      	subs	r3, #4
 8003fe4:	0112      	lsls	r2, r2, #4
 8003fe6:	b2d2      	uxtb	r2, r2
 8003fe8:	440b      	add	r3, r1
 8003fea:	761a      	strb	r2, [r3, #24]
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	e000e100 	.word	0xe000e100
 8003ffc:	e000ed00 	.word	0xe000ed00

08004000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004000:	b480      	push	{r7}
 8004002:	b089      	sub	sp, #36	; 0x24
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f1c3 0307 	rsb	r3, r3, #7
 800401a:	2b04      	cmp	r3, #4
 800401c:	bf28      	it	cs
 800401e:	2304      	movcs	r3, #4
 8004020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	3304      	adds	r3, #4
 8004026:	2b06      	cmp	r3, #6
 8004028:	d902      	bls.n	8004030 <NVIC_EncodePriority+0x30>
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	3b03      	subs	r3, #3
 800402e:	e000      	b.n	8004032 <NVIC_EncodePriority+0x32>
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004034:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	fa02 f303 	lsl.w	r3, r2, r3
 800403e:	43da      	mvns	r2, r3
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	401a      	ands	r2, r3
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004048:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	fa01 f303 	lsl.w	r3, r1, r3
 8004052:	43d9      	mvns	r1, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004058:	4313      	orrs	r3, r2
         );
}
 800405a:	4618      	mov	r0, r3
 800405c:	3724      	adds	r7, #36	; 0x24
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
	...

08004068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3b01      	subs	r3, #1
 8004074:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004078:	d301      	bcc.n	800407e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800407a:	2301      	movs	r3, #1
 800407c:	e00f      	b.n	800409e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800407e:	4a0a      	ldr	r2, [pc, #40]	; (80040a8 <SysTick_Config+0x40>)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	3b01      	subs	r3, #1
 8004084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004086:	210f      	movs	r1, #15
 8004088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800408c:	f7ff ff8e 	bl	8003fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004090:	4b05      	ldr	r3, [pc, #20]	; (80040a8 <SysTick_Config+0x40>)
 8004092:	2200      	movs	r2, #0
 8004094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004096:	4b04      	ldr	r3, [pc, #16]	; (80040a8 <SysTick_Config+0x40>)
 8004098:	2207      	movs	r2, #7
 800409a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	e000e010 	.word	0xe000e010

080040ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff ff05 	bl	8003ec4 <__NVIC_SetPriorityGrouping>
}
 80040ba:	bf00      	nop
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b086      	sub	sp, #24
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	4603      	mov	r3, r0
 80040ca:	60b9      	str	r1, [r7, #8]
 80040cc:	607a      	str	r2, [r7, #4]
 80040ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040d0:	2300      	movs	r3, #0
 80040d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040d4:	f7ff ff1a 	bl	8003f0c <__NVIC_GetPriorityGrouping>
 80040d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	68b9      	ldr	r1, [r7, #8]
 80040de:	6978      	ldr	r0, [r7, #20]
 80040e0:	f7ff ff8e 	bl	8004000 <NVIC_EncodePriority>
 80040e4:	4602      	mov	r2, r0
 80040e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ea:	4611      	mov	r1, r2
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff ff5d 	bl	8003fac <__NVIC_SetPriority>
}
 80040f2:	bf00      	nop
 80040f4:	3718      	adds	r7, #24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b082      	sub	sp, #8
 80040fe:	af00      	add	r7, sp, #0
 8004100:	4603      	mov	r3, r0
 8004102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff ff0d 	bl	8003f28 <__NVIC_EnableIRQ>
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b082      	sub	sp, #8
 800411a:	af00      	add	r7, sp, #0
 800411c:	4603      	mov	r3, r0
 800411e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004124:	4618      	mov	r0, r3
 8004126:	f7ff ff1d 	bl	8003f64 <__NVIC_DisableIRQ>
}
 800412a:	bf00      	nop
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff ff94 	bl	8004068 <SysTick_Config>
 8004140:	4603      	mov	r3, r0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3708      	adds	r7, #8
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800415a:	e166      	b.n	800442a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	2101      	movs	r1, #1
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	fa01 f303 	lsl.w	r3, r1, r3
 8004168:	4013      	ands	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 8158 	beq.w	8004424 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0303 	and.w	r3, r3, #3
 800417c:	2b01      	cmp	r3, #1
 800417e:	d005      	beq.n	800418c <HAL_GPIO_Init+0x40>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	2b02      	cmp	r3, #2
 800418a:	d130      	bne.n	80041ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	2203      	movs	r2, #3
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4013      	ands	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68da      	ldr	r2, [r3, #12]
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041c2:	2201      	movs	r2, #1
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	43db      	mvns	r3, r3
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	4013      	ands	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	091b      	lsrs	r3, r3, #4
 80041d8:	f003 0201 	and.w	r2, r3, #1
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f003 0303 	and.w	r3, r3, #3
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d017      	beq.n	800422a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	005b      	lsls	r3, r3, #1
 8004204:	2203      	movs	r2, #3
 8004206:	fa02 f303 	lsl.w	r3, r2, r3
 800420a:	43db      	mvns	r3, r3
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	4013      	ands	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f003 0303 	and.w	r3, r3, #3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d123      	bne.n	800427e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	08da      	lsrs	r2, r3, #3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	3208      	adds	r2, #8
 800423e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f003 0307 	and.w	r3, r3, #7
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	220f      	movs	r2, #15
 800424e:	fa02 f303 	lsl.w	r3, r2, r3
 8004252:	43db      	mvns	r3, r3
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	691a      	ldr	r2, [r3, #16]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	08da      	lsrs	r2, r3, #3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3208      	adds	r2, #8
 8004278:	6939      	ldr	r1, [r7, #16]
 800427a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	2203      	movs	r2, #3
 800428a:	fa02 f303 	lsl.w	r3, r2, r3
 800428e:	43db      	mvns	r3, r3
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	4013      	ands	r3, r2
 8004294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f003 0203 	and.w	r2, r3, #3
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 80b2 	beq.w	8004424 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042c0:	4b61      	ldr	r3, [pc, #388]	; (8004448 <HAL_GPIO_Init+0x2fc>)
 80042c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042c4:	4a60      	ldr	r2, [pc, #384]	; (8004448 <HAL_GPIO_Init+0x2fc>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6613      	str	r3, [r2, #96]	; 0x60
 80042cc:	4b5e      	ldr	r3, [pc, #376]	; (8004448 <HAL_GPIO_Init+0x2fc>)
 80042ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042d8:	4a5c      	ldr	r2, [pc, #368]	; (800444c <HAL_GPIO_Init+0x300>)
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	089b      	lsrs	r3, r3, #2
 80042de:	3302      	adds	r3, #2
 80042e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f003 0303 	and.w	r3, r3, #3
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	220f      	movs	r2, #15
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	43db      	mvns	r3, r3
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	4013      	ands	r3, r2
 80042fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004302:	d02b      	beq.n	800435c <HAL_GPIO_Init+0x210>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a52      	ldr	r2, [pc, #328]	; (8004450 <HAL_GPIO_Init+0x304>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d025      	beq.n	8004358 <HAL_GPIO_Init+0x20c>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a51      	ldr	r2, [pc, #324]	; (8004454 <HAL_GPIO_Init+0x308>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d01f      	beq.n	8004354 <HAL_GPIO_Init+0x208>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a50      	ldr	r2, [pc, #320]	; (8004458 <HAL_GPIO_Init+0x30c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d019      	beq.n	8004350 <HAL_GPIO_Init+0x204>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a4f      	ldr	r2, [pc, #316]	; (800445c <HAL_GPIO_Init+0x310>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d013      	beq.n	800434c <HAL_GPIO_Init+0x200>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a4e      	ldr	r2, [pc, #312]	; (8004460 <HAL_GPIO_Init+0x314>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d00d      	beq.n	8004348 <HAL_GPIO_Init+0x1fc>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a4d      	ldr	r2, [pc, #308]	; (8004464 <HAL_GPIO_Init+0x318>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d007      	beq.n	8004344 <HAL_GPIO_Init+0x1f8>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a4c      	ldr	r2, [pc, #304]	; (8004468 <HAL_GPIO_Init+0x31c>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d101      	bne.n	8004340 <HAL_GPIO_Init+0x1f4>
 800433c:	2307      	movs	r3, #7
 800433e:	e00e      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004340:	2308      	movs	r3, #8
 8004342:	e00c      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004344:	2306      	movs	r3, #6
 8004346:	e00a      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004348:	2305      	movs	r3, #5
 800434a:	e008      	b.n	800435e <HAL_GPIO_Init+0x212>
 800434c:	2304      	movs	r3, #4
 800434e:	e006      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004350:	2303      	movs	r3, #3
 8004352:	e004      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004354:	2302      	movs	r3, #2
 8004356:	e002      	b.n	800435e <HAL_GPIO_Init+0x212>
 8004358:	2301      	movs	r3, #1
 800435a:	e000      	b.n	800435e <HAL_GPIO_Init+0x212>
 800435c:	2300      	movs	r3, #0
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	f002 0203 	and.w	r2, r2, #3
 8004364:	0092      	lsls	r2, r2, #2
 8004366:	4093      	lsls	r3, r2
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800436e:	4937      	ldr	r1, [pc, #220]	; (800444c <HAL_GPIO_Init+0x300>)
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	089b      	lsrs	r3, r3, #2
 8004374:	3302      	adds	r3, #2
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800437c:	4b3b      	ldr	r3, [pc, #236]	; (800446c <HAL_GPIO_Init+0x320>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	43db      	mvns	r3, r3
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043a0:	4a32      	ldr	r2, [pc, #200]	; (800446c <HAL_GPIO_Init+0x320>)
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80043a6:	4b31      	ldr	r3, [pc, #196]	; (800446c <HAL_GPIO_Init+0x320>)
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	43db      	mvns	r3, r3
 80043b0:	693a      	ldr	r2, [r7, #16]
 80043b2:	4013      	ands	r3, r2
 80043b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80043ca:	4a28      	ldr	r2, [pc, #160]	; (800446c <HAL_GPIO_Init+0x320>)
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80043d0:	4b26      	ldr	r3, [pc, #152]	; (800446c <HAL_GPIO_Init+0x320>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	43db      	mvns	r3, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043f4:	4a1d      	ldr	r2, [pc, #116]	; (800446c <HAL_GPIO_Init+0x320>)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043fa:	4b1c      	ldr	r3, [pc, #112]	; (800446c <HAL_GPIO_Init+0x320>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	43db      	mvns	r3, r3
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	4013      	ands	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800441e:	4a13      	ldr	r2, [pc, #76]	; (800446c <HAL_GPIO_Init+0x320>)
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	3301      	adds	r3, #1
 8004428:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	fa22 f303 	lsr.w	r3, r2, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	f47f ae91 	bne.w	800415c <HAL_GPIO_Init+0x10>
  }
}
 800443a:	bf00      	nop
 800443c:	bf00      	nop
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	40021000 	.word	0x40021000
 800444c:	40010000 	.word	0x40010000
 8004450:	48000400 	.word	0x48000400
 8004454:	48000800 	.word	0x48000800
 8004458:	48000c00 	.word	0x48000c00
 800445c:	48001000 	.word	0x48001000
 8004460:	48001400 	.word	0x48001400
 8004464:	48001800 	.word	0x48001800
 8004468:	48001c00 	.word	0x48001c00
 800446c:	40010400 	.word	0x40010400

08004470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	807b      	strh	r3, [r7, #2]
 800447c:	4613      	mov	r3, r2
 800447e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004480:	787b      	ldrb	r3, [r7, #1]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004486:	887a      	ldrh	r2, [r7, #2]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800448c:	e002      	b.n	8004494 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800448e:	887a      	ldrh	r2, [r7, #2]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044a4:	4b05      	ldr	r3, [pc, #20]	; (80044bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a04      	ldr	r2, [pc, #16]	; (80044bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80044aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ae:	6013      	str	r3, [r2, #0]
}
 80044b0:	bf00      	nop
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40007000 	.word	0x40007000

080044c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044c4:	4b0d      	ldr	r3, [pc, #52]	; (80044fc <HAL_PWREx_GetVoltageRange+0x3c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80044cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044d0:	d102      	bne.n	80044d8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80044d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044d6:	e00b      	b.n	80044f0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80044d8:	4b08      	ldr	r3, [pc, #32]	; (80044fc <HAL_PWREx_GetVoltageRange+0x3c>)
 80044da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044e6:	d102      	bne.n	80044ee <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80044e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044ec:	e000      	b.n	80044f0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80044ee:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40007000 	.word	0x40007000

08004500 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d141      	bne.n	8004592 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800450e:	4b4b      	ldr	r3, [pc, #300]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800451a:	d131      	bne.n	8004580 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800451c:	4b47      	ldr	r3, [pc, #284]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800451e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004522:	4a46      	ldr	r2, [pc, #280]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004524:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004528:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800452c:	4b43      	ldr	r3, [pc, #268]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004534:	4a41      	ldr	r2, [pc, #260]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004536:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800453a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800453c:	4b40      	ldr	r3, [pc, #256]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2232      	movs	r2, #50	; 0x32
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	4a3f      	ldr	r2, [pc, #252]	; (8004644 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	0c9b      	lsrs	r3, r3, #18
 800454e:	3301      	adds	r3, #1
 8004550:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004552:	e002      	b.n	800455a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	3b01      	subs	r3, #1
 8004558:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800455a:	4b38      	ldr	r3, [pc, #224]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004562:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004566:	d102      	bne.n	800456e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1f2      	bne.n	8004554 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800456e:	4b33      	ldr	r3, [pc, #204]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800457a:	d158      	bne.n	800462e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e057      	b.n	8004630 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004580:	4b2e      	ldr	r3, [pc, #184]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004582:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004586:	4a2d      	ldr	r2, [pc, #180]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800458c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004590:	e04d      	b.n	800462e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004598:	d141      	bne.n	800461e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800459a:	4b28      	ldr	r3, [pc, #160]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045a6:	d131      	bne.n	800460c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045a8:	4b24      	ldr	r3, [pc, #144]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045ae:	4a23      	ldr	r2, [pc, #140]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045b8:	4b20      	ldr	r3, [pc, #128]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045c0:	4a1e      	ldr	r2, [pc, #120]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80045c8:	4b1d      	ldr	r3, [pc, #116]	; (8004640 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2232      	movs	r2, #50	; 0x32
 80045ce:	fb02 f303 	mul.w	r3, r2, r3
 80045d2:	4a1c      	ldr	r2, [pc, #112]	; (8004644 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80045d4:	fba2 2303 	umull	r2, r3, r2, r3
 80045d8:	0c9b      	lsrs	r3, r3, #18
 80045da:	3301      	adds	r3, #1
 80045dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045de:	e002      	b.n	80045e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045e6:	4b15      	ldr	r3, [pc, #84]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045f2:	d102      	bne.n	80045fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f2      	bne.n	80045e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045fa:	4b10      	ldr	r3, [pc, #64]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004606:	d112      	bne.n	800462e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e011      	b.n	8004630 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800460c:	4b0b      	ldr	r3, [pc, #44]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004612:	4a0a      	ldr	r2, [pc, #40]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004618:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800461c:	e007      	b.n	800462e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800461e:	4b07      	ldr	r3, [pc, #28]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004626:	4a05      	ldr	r2, [pc, #20]	; (800463c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004628:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800462c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr
 800463c:	40007000 	.word	0x40007000
 8004640:	20000004 	.word	0x20000004
 8004644:	431bde83 	.word	0x431bde83

08004648 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800464c:	4b05      	ldr	r3, [pc, #20]	; (8004664 <HAL_PWREx_EnableVddIO2+0x1c>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	4a04      	ldr	r2, [pc, #16]	; (8004664 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004652:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004656:	6053      	str	r3, [r2, #4]
}
 8004658:	bf00      	nop
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40007000 	.word	0x40007000

08004668 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b088      	sub	sp, #32
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d102      	bne.n	800467c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	f000 bc08 	b.w	8004e8c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800467c:	4b96      	ldr	r3, [pc, #600]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 030c 	and.w	r3, r3, #12
 8004684:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004686:	4b94      	ldr	r3, [pc, #592]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 80e4 	beq.w	8004866 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <HAL_RCC_OscConfig+0x4c>
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	2b0c      	cmp	r3, #12
 80046a8:	f040 808b 	bne.w	80047c2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	f040 8087 	bne.w	80047c2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046b4:	4b88      	ldr	r3, [pc, #544]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d005      	beq.n	80046cc <HAL_RCC_OscConfig+0x64>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d101      	bne.n	80046cc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e3df      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a1a      	ldr	r2, [r3, #32]
 80046d0:	4b81      	ldr	r3, [pc, #516]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d004      	beq.n	80046e6 <HAL_RCC_OscConfig+0x7e>
 80046dc:	4b7e      	ldr	r3, [pc, #504]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046e4:	e005      	b.n	80046f2 <HAL_RCC_OscConfig+0x8a>
 80046e6:	4b7c      	ldr	r3, [pc, #496]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80046e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046ec:	091b      	lsrs	r3, r3, #4
 80046ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d223      	bcs.n	800473e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 fdcc 	bl	8005298 <RCC_SetFlashLatencyFromMSIRange>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e3c0      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800470a:	4b73      	ldr	r3, [pc, #460]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a72      	ldr	r2, [pc, #456]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004710:	f043 0308 	orr.w	r3, r3, #8
 8004714:	6013      	str	r3, [r2, #0]
 8004716:	4b70      	ldr	r3, [pc, #448]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	496d      	ldr	r1, [pc, #436]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004724:	4313      	orrs	r3, r2
 8004726:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004728:	4b6b      	ldr	r3, [pc, #428]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	4968      	ldr	r1, [pc, #416]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004738:	4313      	orrs	r3, r2
 800473a:	604b      	str	r3, [r1, #4]
 800473c:	e025      	b.n	800478a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800473e:	4b66      	ldr	r3, [pc, #408]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a65      	ldr	r2, [pc, #404]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004744:	f043 0308 	orr.w	r3, r3, #8
 8004748:	6013      	str	r3, [r2, #0]
 800474a:	4b63      	ldr	r3, [pc, #396]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	4960      	ldr	r1, [pc, #384]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004758:	4313      	orrs	r3, r2
 800475a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800475c:	4b5e      	ldr	r3, [pc, #376]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	021b      	lsls	r3, r3, #8
 800476a:	495b      	ldr	r1, [pc, #364]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800476c:	4313      	orrs	r3, r2
 800476e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d109      	bne.n	800478a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fd8c 	bl	8005298 <RCC_SetFlashLatencyFromMSIRange>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e380      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800478a:	f000 fcc1 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800478e:	4602      	mov	r2, r0
 8004790:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	4950      	ldr	r1, [pc, #320]	; (80048dc <HAL_RCC_OscConfig+0x274>)
 800479c:	5ccb      	ldrb	r3, [r1, r3]
 800479e:	f003 031f 	and.w	r3, r3, #31
 80047a2:	fa22 f303 	lsr.w	r3, r2, r3
 80047a6:	4a4e      	ldr	r2, [pc, #312]	; (80048e0 <HAL_RCC_OscConfig+0x278>)
 80047a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047aa:	4b4e      	ldr	r3, [pc, #312]	; (80048e4 <HAL_RCC_OscConfig+0x27c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe f98a 	bl	8002ac8 <HAL_InitTick>
 80047b4:	4603      	mov	r3, r0
 80047b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d052      	beq.n	8004864 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
 80047c0:	e364      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d032      	beq.n	8004830 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047ca:	4b43      	ldr	r3, [pc, #268]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a42      	ldr	r2, [pc, #264]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047d6:	f7fe f9c7 	bl	8002b68 <HAL_GetTick>
 80047da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047de:	f7fe f9c3 	bl	8002b68 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e34d      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047f0:	4b39      	ldr	r3, [pc, #228]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0302 	and.w	r3, r3, #2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d0f0      	beq.n	80047de <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047fc:	4b36      	ldr	r3, [pc, #216]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a35      	ldr	r2, [pc, #212]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004802:	f043 0308 	orr.w	r3, r3, #8
 8004806:	6013      	str	r3, [r2, #0]
 8004808:	4b33      	ldr	r3, [pc, #204]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a1b      	ldr	r3, [r3, #32]
 8004814:	4930      	ldr	r1, [pc, #192]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004816:	4313      	orrs	r3, r2
 8004818:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800481a:	4b2f      	ldr	r3, [pc, #188]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	021b      	lsls	r3, r3, #8
 8004828:	492b      	ldr	r1, [pc, #172]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 800482a:	4313      	orrs	r3, r2
 800482c:	604b      	str	r3, [r1, #4]
 800482e:	e01a      	b.n	8004866 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004830:	4b29      	ldr	r3, [pc, #164]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a28      	ldr	r2, [pc, #160]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004836:	f023 0301 	bic.w	r3, r3, #1
 800483a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800483c:	f7fe f994 	bl	8002b68 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004844:	f7fe f990 	bl	8002b68 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e31a      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004856:	4b20      	ldr	r3, [pc, #128]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f0      	bne.n	8004844 <HAL_RCC_OscConfig+0x1dc>
 8004862:	e000      	b.n	8004866 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004864:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d073      	beq.n	800495a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	2b08      	cmp	r3, #8
 8004876:	d005      	beq.n	8004884 <HAL_RCC_OscConfig+0x21c>
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	2b0c      	cmp	r3, #12
 800487c:	d10e      	bne.n	800489c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b03      	cmp	r3, #3
 8004882:	d10b      	bne.n	800489c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004884:	4b14      	ldr	r3, [pc, #80]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d063      	beq.n	8004958 <HAL_RCC_OscConfig+0x2f0>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d15f      	bne.n	8004958 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e2f7      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a4:	d106      	bne.n	80048b4 <HAL_RCC_OscConfig+0x24c>
 80048a6:	4b0c      	ldr	r3, [pc, #48]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a0b      	ldr	r2, [pc, #44]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048b0:	6013      	str	r3, [r2, #0]
 80048b2:	e025      	b.n	8004900 <HAL_RCC_OscConfig+0x298>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048bc:	d114      	bne.n	80048e8 <HAL_RCC_OscConfig+0x280>
 80048be:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a05      	ldr	r2, [pc, #20]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	4b03      	ldr	r3, [pc, #12]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a02      	ldr	r2, [pc, #8]	; (80048d8 <HAL_RCC_OscConfig+0x270>)
 80048d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	e013      	b.n	8004900 <HAL_RCC_OscConfig+0x298>
 80048d8:	40021000 	.word	0x40021000
 80048dc:	0800b0d0 	.word	0x0800b0d0
 80048e0:	20000004 	.word	0x20000004
 80048e4:	20000008 	.word	0x20000008
 80048e8:	4ba0      	ldr	r3, [pc, #640]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a9f      	ldr	r2, [pc, #636]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80048ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	4b9d      	ldr	r3, [pc, #628]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a9c      	ldr	r2, [pc, #624]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80048fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d013      	beq.n	8004930 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004908:	f7fe f92e 	bl	8002b68 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004910:	f7fe f92a 	bl	8002b68 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	; 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e2b4      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004922:	4b92      	ldr	r3, [pc, #584]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCC_OscConfig+0x2a8>
 800492e:	e014      	b.n	800495a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004930:	f7fe f91a 	bl	8002b68 <HAL_GetTick>
 8004934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004938:	f7fe f916 	bl	8002b68 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b64      	cmp	r3, #100	; 0x64
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e2a0      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800494a:	4b88      	ldr	r3, [pc, #544]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1f0      	bne.n	8004938 <HAL_RCC_OscConfig+0x2d0>
 8004956:	e000      	b.n	800495a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d060      	beq.n	8004a28 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d005      	beq.n	8004978 <HAL_RCC_OscConfig+0x310>
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	2b0c      	cmp	r3, #12
 8004970:	d119      	bne.n	80049a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2b02      	cmp	r3, #2
 8004976:	d116      	bne.n	80049a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004978:	4b7c      	ldr	r3, [pc, #496]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004980:	2b00      	cmp	r3, #0
 8004982:	d005      	beq.n	8004990 <HAL_RCC_OscConfig+0x328>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e27d      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004990:	4b76      	ldr	r3, [pc, #472]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	061b      	lsls	r3, r3, #24
 800499e:	4973      	ldr	r1, [pc, #460]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049a4:	e040      	b.n	8004a28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d023      	beq.n	80049f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049ae:	4b6f      	ldr	r3, [pc, #444]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a6e      	ldr	r2, [pc, #440]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ba:	f7fe f8d5 	bl	8002b68 <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049c0:	e008      	b.n	80049d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c2:	f7fe f8d1 	bl	8002b68 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e25b      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049d4:	4b65      	ldr	r3, [pc, #404]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0f0      	beq.n	80049c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e0:	4b62      	ldr	r3, [pc, #392]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	061b      	lsls	r3, r3, #24
 80049ee:	495f      	ldr	r1, [pc, #380]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	604b      	str	r3, [r1, #4]
 80049f4:	e018      	b.n	8004a28 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049f6:	4b5d      	ldr	r3, [pc, #372]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a5c      	ldr	r2, [pc, #368]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 80049fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a02:	f7fe f8b1 	bl	8002b68 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a08:	e008      	b.n	8004a1c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a0a:	f7fe f8ad 	bl	8002b68 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e237      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a1c:	4b53      	ldr	r3, [pc, #332]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1f0      	bne.n	8004a0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d03c      	beq.n	8004aae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d01c      	beq.n	8004a76 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a3c:	4b4b      	ldr	r3, [pc, #300]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a42:	4a4a      	ldr	r2, [pc, #296]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4c:	f7fe f88c 	bl	8002b68 <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a52:	e008      	b.n	8004a66 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a54:	f7fe f888 	bl	8002b68 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e212      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a66:	4b41      	ldr	r3, [pc, #260]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0ef      	beq.n	8004a54 <HAL_RCC_OscConfig+0x3ec>
 8004a74:	e01b      	b.n	8004aae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a76:	4b3d      	ldr	r3, [pc, #244]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a7c:	4a3b      	ldr	r2, [pc, #236]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004a7e:	f023 0301 	bic.w	r3, r3, #1
 8004a82:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a86:	f7fe f86f 	bl	8002b68 <HAL_GetTick>
 8004a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a8c:	e008      	b.n	8004aa0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a8e:	f7fe f86b 	bl	8002b68 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d901      	bls.n	8004aa0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e1f5      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004aa0:	4b32      	ldr	r3, [pc, #200]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1ef      	bne.n	8004a8e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 80a6 	beq.w	8004c08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004abc:	2300      	movs	r3, #0
 8004abe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004ac0:	4b2a      	ldr	r3, [pc, #168]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10d      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004acc:	4b27      	ldr	r3, [pc, #156]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad0:	4a26      	ldr	r2, [pc, #152]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad6:	6593      	str	r3, [r2, #88]	; 0x58
 8004ad8:	4b24      	ldr	r3, [pc, #144]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ae0:	60bb      	str	r3, [r7, #8]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ae8:	4b21      	ldr	r3, [pc, #132]	; (8004b70 <HAL_RCC_OscConfig+0x508>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d118      	bne.n	8004b26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004af4:	4b1e      	ldr	r3, [pc, #120]	; (8004b70 <HAL_RCC_OscConfig+0x508>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a1d      	ldr	r2, [pc, #116]	; (8004b70 <HAL_RCC_OscConfig+0x508>)
 8004afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004afe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b00:	f7fe f832 	bl	8002b68 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b08:	f7fe f82e 	bl	8002b68 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e1b8      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b1a:	4b15      	ldr	r3, [pc, #84]	; (8004b70 <HAL_RCC_OscConfig+0x508>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d0f0      	beq.n	8004b08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d108      	bne.n	8004b40 <HAL_RCC_OscConfig+0x4d8>
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b34:	4a0d      	ldr	r2, [pc, #52]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b3e:	e029      	b.n	8004b94 <HAL_RCC_OscConfig+0x52c>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2b05      	cmp	r3, #5
 8004b46:	d115      	bne.n	8004b74 <HAL_RCC_OscConfig+0x50c>
 8004b48:	4b08      	ldr	r3, [pc, #32]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4e:	4a07      	ldr	r2, [pc, #28]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b50:	f043 0304 	orr.w	r3, r3, #4
 8004b54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b58:	4b04      	ldr	r3, [pc, #16]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b5e:	4a03      	ldr	r2, [pc, #12]	; (8004b6c <HAL_RCC_OscConfig+0x504>)
 8004b60:	f043 0301 	orr.w	r3, r3, #1
 8004b64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b68:	e014      	b.n	8004b94 <HAL_RCC_OscConfig+0x52c>
 8004b6a:	bf00      	nop
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40007000 	.word	0x40007000
 8004b74:	4b9d      	ldr	r3, [pc, #628]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b7a:	4a9c      	ldr	r2, [pc, #624]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004b7c:	f023 0301 	bic.w	r3, r3, #1
 8004b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b84:	4b99      	ldr	r3, [pc, #612]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8a:	4a98      	ldr	r2, [pc, #608]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004b8c:	f023 0304 	bic.w	r3, r3, #4
 8004b90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d016      	beq.n	8004bca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9c:	f7fd ffe4 	bl	8002b68 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ba2:	e00a      	b.n	8004bba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba4:	f7fd ffe0 	bl	8002b68 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e168      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bba:	4b8c      	ldr	r3, [pc, #560]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ed      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x53c>
 8004bc8:	e015      	b.n	8004bf6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bca:	f7fd ffcd 	bl	8002b68 <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bd0:	e00a      	b.n	8004be8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd2:	f7fd ffc9 	bl	8002b68 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e151      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004be8:	4b80      	ldr	r3, [pc, #512]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1ed      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bf6:	7ffb      	ldrb	r3, [r7, #31]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d105      	bne.n	8004c08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bfc:	4b7b      	ldr	r3, [pc, #492]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c00:	4a7a      	ldr	r2, [pc, #488]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c06:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d03c      	beq.n	8004c8e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01c      	beq.n	8004c56 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c1c:	4b73      	ldr	r3, [pc, #460]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c22:	4a72      	ldr	r2, [pc, #456]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c24:	f043 0301 	orr.w	r3, r3, #1
 8004c28:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2c:	f7fd ff9c 	bl	8002b68 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c34:	f7fd ff98 	bl	8002b68 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e122      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c46:	4b69      	ldr	r3, [pc, #420]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0ef      	beq.n	8004c34 <HAL_RCC_OscConfig+0x5cc>
 8004c54:	e01b      	b.n	8004c8e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c56:	4b65      	ldr	r3, [pc, #404]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c5c:	4a63      	ldr	r2, [pc, #396]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c5e:	f023 0301 	bic.w	r3, r3, #1
 8004c62:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c66:	f7fd ff7f 	bl	8002b68 <HAL_GetTick>
 8004c6a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c6c:	e008      	b.n	8004c80 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c6e:	f7fd ff7b 	bl	8002b68 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d901      	bls.n	8004c80 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e105      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c80:	4b5a      	ldr	r3, [pc, #360]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1ef      	bne.n	8004c6e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 80f9 	beq.w	8004e8a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	f040 80cf 	bne.w	8004e40 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ca2:	4b52      	ldr	r3, [pc, #328]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f003 0203 	and.w	r2, r3, #3
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d12c      	bne.n	8004d10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc0:	3b01      	subs	r3, #1
 8004cc2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d123      	bne.n	8004d10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cd2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d11b      	bne.n	8004d10 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d113      	bne.n	8004d10 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf2:	085b      	lsrs	r3, r3, #1
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d109      	bne.n	8004d10 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	085b      	lsrs	r3, r3, #1
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d071      	beq.n	8004df4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	2b0c      	cmp	r3, #12
 8004d14:	d068      	beq.n	8004de8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d16:	4b35      	ldr	r3, [pc, #212]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d105      	bne.n	8004d2e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d22:	4b32      	ldr	r3, [pc, #200]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e0ac      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d32:	4b2e      	ldr	r3, [pc, #184]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a2d      	ldr	r2, [pc, #180]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d38:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d3c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d3e:	f7fd ff13 	bl	8002b68 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d46:	f7fd ff0f 	bl	8002b68 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e099      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d58:	4b24      	ldr	r3, [pc, #144]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1f0      	bne.n	8004d46 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d64:	4b21      	ldr	r3, [pc, #132]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	4b21      	ldr	r3, [pc, #132]	; (8004df0 <HAL_RCC_OscConfig+0x788>)
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d74:	3a01      	subs	r2, #1
 8004d76:	0112      	lsls	r2, r2, #4
 8004d78:	4311      	orrs	r1, r2
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d7e:	0212      	lsls	r2, r2, #8
 8004d80:	4311      	orrs	r1, r2
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004d86:	0852      	lsrs	r2, r2, #1
 8004d88:	3a01      	subs	r2, #1
 8004d8a:	0552      	lsls	r2, r2, #21
 8004d8c:	4311      	orrs	r1, r2
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004d92:	0852      	lsrs	r2, r2, #1
 8004d94:	3a01      	subs	r2, #1
 8004d96:	0652      	lsls	r2, r2, #25
 8004d98:	4311      	orrs	r1, r2
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d9e:	06d2      	lsls	r2, r2, #27
 8004da0:	430a      	orrs	r2, r1
 8004da2:	4912      	ldr	r1, [pc, #72]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004da4:	4313      	orrs	r3, r2
 8004da6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004da8:	4b10      	ldr	r3, [pc, #64]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a0f      	ldr	r2, [pc, #60]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004dae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004db2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004db4:	4b0d      	ldr	r3, [pc, #52]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	4a0c      	ldr	r2, [pc, #48]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004dba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004dbe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004dc0:	f7fd fed2 	bl	8002b68 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc8:	f7fd fece 	bl	8002b68 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e058      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dda:	4b04      	ldr	r3, [pc, #16]	; (8004dec <HAL_RCC_OscConfig+0x784>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0f0      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004de6:	e050      	b.n	8004e8a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e04f      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
 8004dec:	40021000 	.word	0x40021000
 8004df0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004df4:	4b27      	ldr	r3, [pc, #156]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d144      	bne.n	8004e8a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e00:	4b24      	ldr	r3, [pc, #144]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a23      	ldr	r2, [pc, #140]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e0c:	4b21      	ldr	r3, [pc, #132]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	4a20      	ldr	r2, [pc, #128]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e18:	f7fd fea6 	bl	8002b68 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e20:	f7fd fea2 	bl	8002b68 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e02c      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e32:	4b18      	ldr	r3, [pc, #96]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0f0      	beq.n	8004e20 <HAL_RCC_OscConfig+0x7b8>
 8004e3e:	e024      	b.n	8004e8a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	2b0c      	cmp	r3, #12
 8004e44:	d01f      	beq.n	8004e86 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e46:	4b13      	ldr	r3, [pc, #76]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a12      	ldr	r2, [pc, #72]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e52:	f7fd fe89 	bl	8002b68 <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e58:	e008      	b.n	8004e6c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5a:	f7fd fe85 	bl	8002b68 <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e00f      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e6c:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1f0      	bne.n	8004e5a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004e78:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e7a:	68da      	ldr	r2, [r3, #12]
 8004e7c:	4905      	ldr	r1, [pc, #20]	; (8004e94 <HAL_RCC_OscConfig+0x82c>)
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <HAL_RCC_OscConfig+0x830>)
 8004e80:	4013      	ands	r3, r2
 8004e82:	60cb      	str	r3, [r1, #12]
 8004e84:	e001      	b.n	8004e8a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e000      	b.n	8004e8c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3720      	adds	r7, #32
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40021000 	.word	0x40021000
 8004e98:	feeefffc 	.word	0xfeeefffc

08004e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e11d      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004eb4:	4b90      	ldr	r3, [pc, #576]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 030f 	and.w	r3, r3, #15
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d910      	bls.n	8004ee4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ec2:	4b8d      	ldr	r3, [pc, #564]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 020f 	bic.w	r2, r3, #15
 8004eca:	498b      	ldr	r1, [pc, #556]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed2:	4b89      	ldr	r3, [pc, #548]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 030f 	and.w	r3, r3, #15
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e105      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d010      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	4b81      	ldr	r3, [pc, #516]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d908      	bls.n	8004f12 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f00:	4b7e      	ldr	r3, [pc, #504]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	497b      	ldr	r1, [pc, #492]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d079      	beq.n	8005012 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b03      	cmp	r3, #3
 8004f24:	d11e      	bne.n	8004f64 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f26:	4b75      	ldr	r3, [pc, #468]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e0dc      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004f36:	f000 fa09 	bl	800534c <RCC_GetSysClockFreqFromPLLSource>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4a70      	ldr	r2, [pc, #448]	; (8005100 <HAL_RCC_ClockConfig+0x264>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d946      	bls.n	8004fd0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004f42:	4b6e      	ldr	r3, [pc, #440]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d140      	bne.n	8004fd0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f4e:	4b6b      	ldr	r3, [pc, #428]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f56:	4a69      	ldr	r2, [pc, #420]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f5e:	2380      	movs	r3, #128	; 0x80
 8004f60:	617b      	str	r3, [r7, #20]
 8004f62:	e035      	b.n	8004fd0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d107      	bne.n	8004f7c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f6c:	4b63      	ldr	r3, [pc, #396]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d115      	bne.n	8004fa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e0b9      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d107      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f84:	4b5d      	ldr	r3, [pc, #372]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d109      	bne.n	8004fa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e0ad      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f94:	4b59      	ldr	r3, [pc, #356]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d101      	bne.n	8004fa4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e0a5      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004fa4:	f000 f8b4 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	4a55      	ldr	r2, [pc, #340]	; (8005100 <HAL_RCC_ClockConfig+0x264>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d90f      	bls.n	8004fd0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004fb0:	4b52      	ldr	r3, [pc, #328]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d109      	bne.n	8004fd0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004fbc:	4b4f      	ldr	r3, [pc, #316]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fc4:	4a4d      	ldr	r2, [pc, #308]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fca:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004fcc:	2380      	movs	r3, #128	; 0x80
 8004fce:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fd0:	4b4a      	ldr	r3, [pc, #296]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f023 0203 	bic.w	r2, r3, #3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	4947      	ldr	r1, [pc, #284]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe2:	f7fd fdc1 	bl	8002b68 <HAL_GetTick>
 8004fe6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe8:	e00a      	b.n	8005000 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fea:	f7fd fdbd 	bl	8002b68 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d901      	bls.n	8005000 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e077      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005000:	4b3e      	ldr	r3, [pc, #248]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 020c 	and.w	r2, r3, #12
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	429a      	cmp	r2, r3
 8005010:	d1eb      	bne.n	8004fea <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b80      	cmp	r3, #128	; 0x80
 8005016:	d105      	bne.n	8005024 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005018:	4b38      	ldr	r3, [pc, #224]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	4a37      	ldr	r2, [pc, #220]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 800501e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005022:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0302 	and.w	r3, r3, #2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d010      	beq.n	8005052 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	4b31      	ldr	r3, [pc, #196]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800503c:	429a      	cmp	r2, r3
 800503e:	d208      	bcs.n	8005052 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005040:	4b2e      	ldr	r3, [pc, #184]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	492b      	ldr	r1, [pc, #172]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 800504e:	4313      	orrs	r3, r2
 8005050:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005052:	4b29      	ldr	r3, [pc, #164]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	429a      	cmp	r2, r3
 800505e:	d210      	bcs.n	8005082 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005060:	4b25      	ldr	r3, [pc, #148]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f023 020f 	bic.w	r2, r3, #15
 8005068:	4923      	ldr	r1, [pc, #140]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	4313      	orrs	r3, r2
 800506e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005070:	4b21      	ldr	r3, [pc, #132]	; (80050f8 <HAL_RCC_ClockConfig+0x25c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 030f 	and.w	r3, r3, #15
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	429a      	cmp	r2, r3
 800507c:	d001      	beq.n	8005082 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e036      	b.n	80050f0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0304 	and.w	r3, r3, #4
 800508a:	2b00      	cmp	r3, #0
 800508c:	d008      	beq.n	80050a0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800508e:	4b1b      	ldr	r3, [pc, #108]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	4918      	ldr	r1, [pc, #96]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 800509c:	4313      	orrs	r3, r2
 800509e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0308 	and.w	r3, r3, #8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d009      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050ac:	4b13      	ldr	r3, [pc, #76]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	00db      	lsls	r3, r3, #3
 80050ba:	4910      	ldr	r1, [pc, #64]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050c0:	f000 f826 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80050c4:	4602      	mov	r2, r0
 80050c6:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <HAL_RCC_ClockConfig+0x260>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	091b      	lsrs	r3, r3, #4
 80050cc:	f003 030f 	and.w	r3, r3, #15
 80050d0:	490c      	ldr	r1, [pc, #48]	; (8005104 <HAL_RCC_ClockConfig+0x268>)
 80050d2:	5ccb      	ldrb	r3, [r1, r3]
 80050d4:	f003 031f 	and.w	r3, r3, #31
 80050d8:	fa22 f303 	lsr.w	r3, r2, r3
 80050dc:	4a0a      	ldr	r2, [pc, #40]	; (8005108 <HAL_RCC_ClockConfig+0x26c>)
 80050de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050e0:	4b0a      	ldr	r3, [pc, #40]	; (800510c <HAL_RCC_ClockConfig+0x270>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7fd fcef 	bl	8002ac8 <HAL_InitTick>
 80050ea:	4603      	mov	r3, r0
 80050ec:	73fb      	strb	r3, [r7, #15]

  return status;
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	40022000 	.word	0x40022000
 80050fc:	40021000 	.word	0x40021000
 8005100:	04c4b400 	.word	0x04c4b400
 8005104:	0800b0d0 	.word	0x0800b0d0
 8005108:	20000004 	.word	0x20000004
 800510c:	20000008 	.word	0x20000008

08005110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005110:	b480      	push	{r7}
 8005112:	b089      	sub	sp, #36	; 0x24
 8005114:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	61fb      	str	r3, [r7, #28]
 800511a:	2300      	movs	r3, #0
 800511c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800511e:	4b3e      	ldr	r3, [pc, #248]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005128:	4b3b      	ldr	r3, [pc, #236]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d005      	beq.n	8005144 <HAL_RCC_GetSysClockFreq+0x34>
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	2b0c      	cmp	r3, #12
 800513c:	d121      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d11e      	bne.n	8005182 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005144:	4b34      	ldr	r3, [pc, #208]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d107      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005150:	4b31      	ldr	r3, [pc, #196]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005152:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005156:	0a1b      	lsrs	r3, r3, #8
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	61fb      	str	r3, [r7, #28]
 800515e:	e005      	b.n	800516c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005160:	4b2d      	ldr	r3, [pc, #180]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	091b      	lsrs	r3, r3, #4
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800516c:	4a2b      	ldr	r2, [pc, #172]	; (800521c <HAL_RCC_GetSysClockFreq+0x10c>)
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005174:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10d      	bne.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005180:	e00a      	b.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	2b04      	cmp	r3, #4
 8005186:	d102      	bne.n	800518e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005188:	4b25      	ldr	r3, [pc, #148]	; (8005220 <HAL_RCC_GetSysClockFreq+0x110>)
 800518a:	61bb      	str	r3, [r7, #24]
 800518c:	e004      	b.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b08      	cmp	r3, #8
 8005192:	d101      	bne.n	8005198 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005194:	4b23      	ldr	r3, [pc, #140]	; (8005224 <HAL_RCC_GetSysClockFreq+0x114>)
 8005196:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	2b0c      	cmp	r3, #12
 800519c:	d134      	bne.n	8005208 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800519e:	4b1e      	ldr	r3, [pc, #120]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f003 0303 	and.w	r3, r3, #3
 80051a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d003      	beq.n	80051b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b03      	cmp	r3, #3
 80051b2:	d003      	beq.n	80051bc <HAL_RCC_GetSysClockFreq+0xac>
 80051b4:	e005      	b.n	80051c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051b6:	4b1a      	ldr	r3, [pc, #104]	; (8005220 <HAL_RCC_GetSysClockFreq+0x110>)
 80051b8:	617b      	str	r3, [r7, #20]
      break;
 80051ba:	e005      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80051bc:	4b19      	ldr	r3, [pc, #100]	; (8005224 <HAL_RCC_GetSysClockFreq+0x114>)
 80051be:	617b      	str	r3, [r7, #20]
      break;
 80051c0:	e002      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	617b      	str	r3, [r7, #20]
      break;
 80051c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051c8:	4b13      	ldr	r3, [pc, #76]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	091b      	lsrs	r3, r3, #4
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	3301      	adds	r3, #1
 80051d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051d6:	4b10      	ldr	r3, [pc, #64]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	0a1b      	lsrs	r3, r3, #8
 80051dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	fb03 f202 	mul.w	r2, r3, r2
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051ee:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <HAL_RCC_GetSysClockFreq+0x108>)
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	0e5b      	lsrs	r3, r3, #25
 80051f4:	f003 0303 	and.w	r3, r3, #3
 80051f8:	3301      	adds	r3, #1
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051fe:	697a      	ldr	r2, [r7, #20]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	fbb2 f3f3 	udiv	r3, r2, r3
 8005206:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005208:	69bb      	ldr	r3, [r7, #24]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3724      	adds	r7, #36	; 0x24
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	40021000 	.word	0x40021000
 800521c:	0800b0e8 	.word	0x0800b0e8
 8005220:	00f42400 	.word	0x00f42400
 8005224:	007a1200 	.word	0x007a1200

08005228 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005228:	b480      	push	{r7}
 800522a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800522c:	4b03      	ldr	r3, [pc, #12]	; (800523c <HAL_RCC_GetHCLKFreq+0x14>)
 800522e:	681b      	ldr	r3, [r3, #0]
}
 8005230:	4618      	mov	r0, r3
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	20000004 	.word	0x20000004

08005240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005244:	f7ff fff0 	bl	8005228 <HAL_RCC_GetHCLKFreq>
 8005248:	4602      	mov	r2, r0
 800524a:	4b06      	ldr	r3, [pc, #24]	; (8005264 <HAL_RCC_GetPCLK1Freq+0x24>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	0a1b      	lsrs	r3, r3, #8
 8005250:	f003 0307 	and.w	r3, r3, #7
 8005254:	4904      	ldr	r1, [pc, #16]	; (8005268 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005256:	5ccb      	ldrb	r3, [r1, r3]
 8005258:	f003 031f 	and.w	r3, r3, #31
 800525c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005260:	4618      	mov	r0, r3
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40021000 	.word	0x40021000
 8005268:	0800b0e0 	.word	0x0800b0e0

0800526c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005270:	f7ff ffda 	bl	8005228 <HAL_RCC_GetHCLKFreq>
 8005274:	4602      	mov	r2, r0
 8005276:	4b06      	ldr	r3, [pc, #24]	; (8005290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	0adb      	lsrs	r3, r3, #11
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	4904      	ldr	r1, [pc, #16]	; (8005294 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005282:	5ccb      	ldrb	r3, [r1, r3]
 8005284:	f003 031f 	and.w	r3, r3, #31
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800528c:	4618      	mov	r0, r3
 800528e:	bd80      	pop	{r7, pc}
 8005290:	40021000 	.word	0x40021000
 8005294:	0800b0e0 	.word	0x0800b0e0

08005298 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052a0:	2300      	movs	r3, #0
 80052a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052a4:	4b27      	ldr	r3, [pc, #156]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052b0:	f7ff f906 	bl	80044c0 <HAL_PWREx_GetVoltageRange>
 80052b4:	6178      	str	r0, [r7, #20]
 80052b6:	e014      	b.n	80052e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80052b8:	4b22      	ldr	r3, [pc, #136]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052bc:	4a21      	ldr	r2, [pc, #132]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052c2:	6593      	str	r3, [r2, #88]	; 0x58
 80052c4:	4b1f      	ldr	r3, [pc, #124]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052d0:	f7ff f8f6 	bl	80044c0 <HAL_PWREx_GetVoltageRange>
 80052d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052d6:	4b1b      	ldr	r3, [pc, #108]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052da:	4a1a      	ldr	r2, [pc, #104]	; (8005344 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80052dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052e8:	d10b      	bne.n	8005302 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b80      	cmp	r3, #128	; 0x80
 80052ee:	d913      	bls.n	8005318 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2ba0      	cmp	r3, #160	; 0xa0
 80052f4:	d902      	bls.n	80052fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052f6:	2302      	movs	r3, #2
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	e00d      	b.n	8005318 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052fc:	2301      	movs	r3, #1
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	e00a      	b.n	8005318 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b7f      	cmp	r3, #127	; 0x7f
 8005306:	d902      	bls.n	800530e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005308:	2302      	movs	r3, #2
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	e004      	b.n	8005318 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b70      	cmp	r3, #112	; 0x70
 8005312:	d101      	bne.n	8005318 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005314:	2301      	movs	r3, #1
 8005316:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005318:	4b0b      	ldr	r3, [pc, #44]	; (8005348 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f023 020f 	bic.w	r2, r3, #15
 8005320:	4909      	ldr	r1, [pc, #36]	; (8005348 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	4313      	orrs	r3, r2
 8005326:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005328:	4b07      	ldr	r3, [pc, #28]	; (8005348 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	429a      	cmp	r2, r3
 8005334:	d001      	beq.n	800533a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40021000 	.word	0x40021000
 8005348:	40022000 	.word	0x40022000

0800534c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800534c:	b480      	push	{r7}
 800534e:	b087      	sub	sp, #28
 8005350:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005352:	4b2d      	ldr	r3, [pc, #180]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2b03      	cmp	r3, #3
 8005360:	d00b      	beq.n	800537a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d825      	bhi.n	80053b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d008      	beq.n	8005380 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d11f      	bne.n	80053b4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005374:	4b25      	ldr	r3, [pc, #148]	; (800540c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005376:	613b      	str	r3, [r7, #16]
    break;
 8005378:	e01f      	b.n	80053ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800537a:	4b25      	ldr	r3, [pc, #148]	; (8005410 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800537c:	613b      	str	r3, [r7, #16]
    break;
 800537e:	e01c      	b.n	80053ba <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005380:	4b21      	ldr	r3, [pc, #132]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d107      	bne.n	800539c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800538c:	4b1e      	ldr	r3, [pc, #120]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800538e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005392:	0a1b      	lsrs	r3, r3, #8
 8005394:	f003 030f 	and.w	r3, r3, #15
 8005398:	617b      	str	r3, [r7, #20]
 800539a:	e005      	b.n	80053a8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800539c:	4b1a      	ldr	r3, [pc, #104]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80053a8:	4a1a      	ldr	r2, [pc, #104]	; (8005414 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053b0:	613b      	str	r3, [r7, #16]
    break;
 80053b2:	e002      	b.n	80053ba <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
    break;
 80053b8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053ba:	4b13      	ldr	r3, [pc, #76]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	091b      	lsrs	r3, r3, #4
 80053c0:	f003 030f 	and.w	r3, r3, #15
 80053c4:	3301      	adds	r3, #1
 80053c6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80053c8:	4b0f      	ldr	r3, [pc, #60]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	0a1b      	lsrs	r3, r3, #8
 80053ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	fb03 f202 	mul.w	r2, r3, r2
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	fbb2 f3f3 	udiv	r3, r2, r3
 80053de:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80053e0:	4b09      	ldr	r3, [pc, #36]	; (8005408 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	0e5b      	lsrs	r3, r3, #25
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	3301      	adds	r3, #1
 80053ec:	005b      	lsls	r3, r3, #1
 80053ee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80053fa:	683b      	ldr	r3, [r7, #0]
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	371c      	adds	r7, #28
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr
 8005408:	40021000 	.word	0x40021000
 800540c:	00f42400 	.word	0x00f42400
 8005410:	007a1200 	.word	0x007a1200
 8005414:	0800b0e8 	.word	0x0800b0e8

08005418 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005420:	2300      	movs	r3, #0
 8005422:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005424:	2300      	movs	r3, #0
 8005426:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005430:	2b00      	cmp	r3, #0
 8005432:	d040      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005438:	2b80      	cmp	r3, #128	; 0x80
 800543a:	d02a      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800543c:	2b80      	cmp	r3, #128	; 0x80
 800543e:	d825      	bhi.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005440:	2b60      	cmp	r3, #96	; 0x60
 8005442:	d026      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005444:	2b60      	cmp	r3, #96	; 0x60
 8005446:	d821      	bhi.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d006      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800544c:	2b40      	cmp	r3, #64	; 0x40
 800544e:	d81d      	bhi.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d009      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005454:	2b20      	cmp	r3, #32
 8005456:	d010      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005458:	e018      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800545a:	4b89      	ldr	r3, [pc, #548]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	4a88      	ldr	r2, [pc, #544]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005464:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005466:	e015      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	3304      	adds	r3, #4
 800546c:	2100      	movs	r1, #0
 800546e:	4618      	mov	r0, r3
 8005470:	f001 fa34 	bl	80068dc <RCCEx_PLLSAI1_Config>
 8005474:	4603      	mov	r3, r0
 8005476:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005478:	e00c      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3320      	adds	r3, #32
 800547e:	2100      	movs	r1, #0
 8005480:	4618      	mov	r0, r3
 8005482:	f001 fb1f 	bl	8006ac4 <RCCEx_PLLSAI2_Config>
 8005486:	4603      	mov	r3, r0
 8005488:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800548a:	e003      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	74fb      	strb	r3, [r7, #19]
      break;
 8005490:	e000      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005492:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005494:	7cfb      	ldrb	r3, [r7, #19]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10b      	bne.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800549a:	4b79      	ldr	r3, [pc, #484]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800549c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80054a0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054a8:	4975      	ldr	r1, [pc, #468]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80054b0:	e001      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054b2:	7cfb      	ldrb	r3, [r7, #19]
 80054b4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d047      	beq.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054ca:	d030      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80054cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d0:	d82a      	bhi.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054d6:	d02a      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80054d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054dc:	d824      	bhi.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054e2:	d008      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80054e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054e8:	d81e      	bhi.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80054ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f2:	d010      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80054f4:	e018      	b.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054f6:	4b62      	ldr	r3, [pc, #392]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	4a61      	ldr	r2, [pc, #388]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80054fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005500:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005502:	e015      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	3304      	adds	r3, #4
 8005508:	2100      	movs	r1, #0
 800550a:	4618      	mov	r0, r3
 800550c:	f001 f9e6 	bl	80068dc <RCCEx_PLLSAI1_Config>
 8005510:	4603      	mov	r3, r0
 8005512:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005514:	e00c      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	3320      	adds	r3, #32
 800551a:	2100      	movs	r1, #0
 800551c:	4618      	mov	r0, r3
 800551e:	f001 fad1 	bl	8006ac4 <RCCEx_PLLSAI2_Config>
 8005522:	4603      	mov	r3, r0
 8005524:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005526:	e003      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	74fb      	strb	r3, [r7, #19]
      break;
 800552c:	e000      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800552e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005530:	7cfb      	ldrb	r3, [r7, #19]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10b      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005536:	4b52      	ldr	r3, [pc, #328]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005538:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800553c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005544:	494e      	ldr	r1, [pc, #312]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800554c:	e001      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554e:	7cfb      	ldrb	r3, [r7, #19]
 8005550:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 809f 	beq.w	800569e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005560:	2300      	movs	r3, #0
 8005562:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005564:	4b46      	ldr	r3, [pc, #280]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005570:	2301      	movs	r3, #1
 8005572:	e000      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005574:	2300      	movs	r3, #0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00d      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800557a:	4b41      	ldr	r3, [pc, #260]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800557c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800557e:	4a40      	ldr	r2, [pc, #256]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005584:	6593      	str	r3, [r2, #88]	; 0x58
 8005586:	4b3e      	ldr	r3, [pc, #248]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800558e:	60bb      	str	r3, [r7, #8]
 8005590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005592:	2301      	movs	r3, #1
 8005594:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005596:	4b3b      	ldr	r3, [pc, #236]	; (8005684 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a3a      	ldr	r2, [pc, #232]	; (8005684 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800559c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055a2:	f7fd fae1 	bl	8002b68 <HAL_GetTick>
 80055a6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055a8:	e009      	b.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055aa:	f7fd fadd 	bl	8002b68 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d902      	bls.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	74fb      	strb	r3, [r7, #19]
        break;
 80055bc:	e005      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055be:	4b31      	ldr	r3, [pc, #196]	; (8005684 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0ef      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80055ca:	7cfb      	ldrb	r3, [r7, #19]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d15b      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055d0:	4b2b      	ldr	r3, [pc, #172]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055da:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d01f      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d019      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055ee:	4b24      	ldr	r3, [pc, #144]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055fa:	4b21      	ldr	r3, [pc, #132]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005600:	4a1f      	ldr	r2, [pc, #124]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800560a:	4b1d      	ldr	r3, [pc, #116]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800560c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005610:	4a1b      	ldr	r2, [pc, #108]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005612:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005616:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800561a:	4a19      	ldr	r2, [pc, #100]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d016      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562c:	f7fd fa9c 	bl	8002b68 <HAL_GetTick>
 8005630:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005632:	e00b      	b.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005634:	f7fd fa98 	bl	8002b68 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005642:	4293      	cmp	r3, r2
 8005644:	d902      	bls.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	74fb      	strb	r3, [r7, #19]
            break;
 800564a:	e006      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800564c:	4b0c      	ldr	r3, [pc, #48]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800564e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0ec      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800565a:	7cfb      	ldrb	r3, [r7, #19]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10c      	bne.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005660:	4b07      	ldr	r3, [pc, #28]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005666:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005670:	4903      	ldr	r1, [pc, #12]	; (8005680 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005678:	e008      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800567a:	7cfb      	ldrb	r3, [r7, #19]
 800567c:	74bb      	strb	r3, [r7, #18]
 800567e:	e005      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005680:	40021000 	.word	0x40021000
 8005684:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005688:	7cfb      	ldrb	r3, [r7, #19]
 800568a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800568c:	7c7b      	ldrb	r3, [r7, #17]
 800568e:	2b01      	cmp	r3, #1
 8005690:	d105      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005692:	4ba0      	ldr	r3, [pc, #640]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005696:	4a9f      	ldr	r2, [pc, #636]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005698:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800569c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00a      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056aa:	4b9a      	ldr	r3, [pc, #616]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b0:	f023 0203 	bic.w	r2, r3, #3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b8:	4996      	ldr	r1, [pc, #600]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0302 	and.w	r3, r3, #2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00a      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056cc:	4b91      	ldr	r3, [pc, #580]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056d2:	f023 020c 	bic.w	r2, r3, #12
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	498e      	ldr	r1, [pc, #568]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056dc:	4313      	orrs	r3, r2
 80056de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0304 	and.w	r3, r3, #4
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00a      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056ee:	4b89      	ldr	r3, [pc, #548]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056fc:	4985      	ldr	r1, [pc, #532]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0308 	and.w	r3, r3, #8
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005710:	4b80      	ldr	r3, [pc, #512]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005716:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800571e:	497d      	ldr	r1, [pc, #500]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005720:	4313      	orrs	r3, r2
 8005722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0310 	and.w	r3, r3, #16
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005732:	4b78      	ldr	r3, [pc, #480]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005738:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005740:	4974      	ldr	r1, [pc, #464]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005742:	4313      	orrs	r3, r2
 8005744:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0320 	and.w	r3, r3, #32
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00a      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005754:	4b6f      	ldr	r3, [pc, #444]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800575a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005762:	496c      	ldr	r1, [pc, #432]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005764:	4313      	orrs	r3, r2
 8005766:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005776:	4b67      	ldr	r3, [pc, #412]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800577c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005784:	4963      	ldr	r1, [pc, #396]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00a      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005798:	4b5e      	ldr	r3, [pc, #376]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800579a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057a6:	495b      	ldr	r1, [pc, #364]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00a      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057ba:	4b56      	ldr	r3, [pc, #344]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c8:	4952      	ldr	r1, [pc, #328]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00a      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057dc:	4b4d      	ldr	r3, [pc, #308]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ea:	494a      	ldr	r1, [pc, #296]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057fe:	4b45      	ldr	r3, [pc, #276]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005804:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800580c:	4941      	ldr	r1, [pc, #260]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800580e:	4313      	orrs	r3, r2
 8005810:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005820:	4b3c      	ldr	r3, [pc, #240]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005822:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005826:	f023 0203 	bic.w	r2, r3, #3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800582e:	4939      	ldr	r1, [pc, #228]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d028      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005842:	4b34      	ldr	r3, [pc, #208]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005848:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005850:	4930      	ldr	r1, [pc, #192]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800585c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005860:	d106      	bne.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005862:	4b2c      	ldr	r3, [pc, #176]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	4a2b      	ldr	r2, [pc, #172]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005868:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800586c:	60d3      	str	r3, [r2, #12]
 800586e:	e011      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005874:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005878:	d10c      	bne.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	3304      	adds	r3, #4
 800587e:	2101      	movs	r1, #1
 8005880:	4618      	mov	r0, r3
 8005882:	f001 f82b 	bl	80068dc <RCCEx_PLLSAI1_Config>
 8005886:	4603      	mov	r3, r0
 8005888:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800588a:	7cfb      	ldrb	r3, [r7, #19]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d001      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005890:	7cfb      	ldrb	r3, [r7, #19]
 8005892:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d04d      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058a8:	d108      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80058aa:	4b1a      	ldr	r3, [pc, #104]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058b0:	4a18      	ldr	r2, [pc, #96]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058b6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80058ba:	e012      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80058bc:	4b15      	ldr	r3, [pc, #84]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058c2:	4a14      	ldr	r2, [pc, #80]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058c8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80058cc:	4b11      	ldr	r3, [pc, #68]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058da:	490e      	ldr	r1, [pc, #56]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058ea:	d106      	bne.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058ec:	4b09      	ldr	r3, [pc, #36]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	4a08      	ldr	r2, [pc, #32]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058f6:	60d3      	str	r3, [r2, #12]
 80058f8:	e020      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005902:	d109      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005904:	4b03      	ldr	r3, [pc, #12]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	4a02      	ldr	r2, [pc, #8]	; (8005914 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800590a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800590e:	60d3      	str	r3, [r2, #12]
 8005910:	e014      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005912:	bf00      	nop
 8005914:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800591c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005920:	d10c      	bne.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	3304      	adds	r3, #4
 8005926:	2101      	movs	r1, #1
 8005928:	4618      	mov	r0, r3
 800592a:	f000 ffd7 	bl	80068dc <RCCEx_PLLSAI1_Config>
 800592e:	4603      	mov	r3, r0
 8005930:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005932:	7cfb      	ldrb	r3, [r7, #19]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d001      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005938:	7cfb      	ldrb	r3, [r7, #19]
 800593a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d028      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005948:	4b4a      	ldr	r3, [pc, #296]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005956:	4947      	ldr	r1, [pc, #284]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005962:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005966:	d106      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005968:	4b42      	ldr	r3, [pc, #264]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	4a41      	ldr	r2, [pc, #260]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800596e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005972:	60d3      	str	r3, [r2, #12]
 8005974:	e011      	b.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800597a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800597e:	d10c      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	3304      	adds	r3, #4
 8005984:	2101      	movs	r1, #1
 8005986:	4618      	mov	r0, r3
 8005988:	f000 ffa8 	bl	80068dc <RCCEx_PLLSAI1_Config>
 800598c:	4603      	mov	r3, r0
 800598e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005990:	7cfb      	ldrb	r3, [r7, #19]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005996:	7cfb      	ldrb	r3, [r7, #19]
 8005998:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d01e      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059a6:	4b33      	ldr	r3, [pc, #204]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059b6:	492f      	ldr	r1, [pc, #188]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	3304      	adds	r3, #4
 80059ce:	2102      	movs	r1, #2
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 ff83 	bl	80068dc <RCCEx_PLLSAI1_Config>
 80059d6:	4603      	mov	r3, r0
 80059d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059da:	7cfb      	ldrb	r3, [r7, #19]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d001      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80059e0:	7cfb      	ldrb	r3, [r7, #19]
 80059e2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00b      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80059f0:	4b20      	ldr	r3, [pc, #128]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80059f6:	f023 0204 	bic.w	r2, r3, #4
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a00:	491c      	ldr	r1, [pc, #112]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00b      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005a14:	4b17      	ldr	r3, [pc, #92]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a1a:	f023 0218 	bic.w	r2, r3, #24
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a24:	4913      	ldr	r1, [pc, #76]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d017      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005a38:	4b0e      	ldr	r3, [pc, #56]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a48:	490a      	ldr	r1, [pc, #40]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a5a:	d105      	bne.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a5c:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	4a04      	ldr	r2, [pc, #16]	; (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005a62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a66:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a68:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3718      	adds	r7, #24
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40021000 	.word	0x40021000

08005a78 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b088      	sub	sp, #32
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005a80:	2300      	movs	r3, #0
 8005a82:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a8a:	d13e      	bne.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005a8c:	4bb6      	ldr	r3, [pc, #728]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a96:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a9e:	d028      	beq.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005aa6:	f200 86f4 	bhi.w	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ab0:	d005      	beq.n	8005abe <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ab8:	d00e      	beq.n	8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8005aba:	f000 beea 	b.w	8006892 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005abe:	4baa      	ldr	r3, [pc, #680]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	f040 86e4 	bne.w	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8005ace:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ad2:	61fb      	str	r3, [r7, #28]
      break;
 8005ad4:	f000 bedf 	b.w	8006896 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005ad8:	4ba3      	ldr	r3, [pc, #652]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	f040 86d9 	bne.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8005ae8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005aec:	61fb      	str	r3, [r7, #28]
      break;
 8005aee:	f000 bed4 	b.w	800689a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005af2:	4b9d      	ldr	r3, [pc, #628]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005afa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005afe:	f040 86ce 	bne.w	800689e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8005b02:	4b9a      	ldr	r3, [pc, #616]	; (8005d6c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005b04:	61fb      	str	r3, [r7, #28]
      break;
 8005b06:	f000 beca 	b.w	800689e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b0a:	4b97      	ldr	r3, [pc, #604]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f003 0303 	and.w	r3, r3, #3
 8005b12:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	2b03      	cmp	r3, #3
 8005b18:	d036      	beq.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d840      	bhi.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d003      	beq.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d020      	beq.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005b2c:	e039      	b.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005b2e:	4b8e      	ldr	r3, [pc, #568]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d116      	bne.n	8005b68 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005b3a:	4b8b      	ldr	r3, [pc, #556]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0308 	and.w	r3, r3, #8
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8005b46:	4b88      	ldr	r3, [pc, #544]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	091b      	lsrs	r3, r3, #4
 8005b4c:	f003 030f 	and.w	r3, r3, #15
 8005b50:	e005      	b.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8005b52:	4b85      	ldr	r3, [pc, #532]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b58:	0a1b      	lsrs	r3, r3, #8
 8005b5a:	f003 030f 	and.w	r3, r3, #15
 8005b5e:	4a84      	ldr	r2, [pc, #528]	; (8005d70 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005b66:	e01f      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	61bb      	str	r3, [r7, #24]
      break;
 8005b6c:	e01c      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b6e:	4b7e      	ldr	r3, [pc, #504]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b7a:	d102      	bne.n	8005b82 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8005b7c:	4b7d      	ldr	r3, [pc, #500]	; (8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005b7e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005b80:	e012      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	61bb      	str	r3, [r7, #24]
      break;
 8005b86:	e00f      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005b88:	4b77      	ldr	r3, [pc, #476]	; (8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b94:	d102      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8005b96:	4b78      	ldr	r3, [pc, #480]	; (8005d78 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005b98:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005b9a:	e005      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
      break;
 8005ba0:	e002      	b.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	61bb      	str	r3, [r7, #24]
      break;
 8005ba6:	bf00      	nop
    }

    switch(PeriphClk)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bae:	f000 8606 	beq.w	80067be <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bb8:	f200 8673 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bc2:	f000 8469 	beq.w	8006498 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bcc:	f200 8669 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bd6:	f000 8531 	beq.w	800663c <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005be0:	f200 865f 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005bea:	f000 8187 	beq.w	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005bf4:	f200 8655 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005bfe:	f000 80cd 	beq.w	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005c08:	f200 864b 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c12:	f000 8430 	beq.w	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c1c:	f200 8641 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c26:	f000 83e4 	beq.w	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c30:	f200 8637 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c3a:	f000 80af 	beq.w	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c44:	f200 862d 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c4e:	f000 809d 	beq.w	8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c58:	f200 8623 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c62:	f000 808b 	beq.w	8005d7c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c6c:	f200 8619 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c76:	f000 8554 	beq.w	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c80:	f200 860f 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c8a:	f000 8500 	beq.w	800668e <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c94:	f200 8605 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c9e:	f000 84a1 	beq.w	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ca8:	f200 85fb 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b80      	cmp	r3, #128	; 0x80
 8005cb0:	f000 846c 	beq.w	800658c <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b80      	cmp	r3, #128	; 0x80
 8005cb8:	f200 85f3 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b20      	cmp	r3, #32
 8005cc0:	d84c      	bhi.n	8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 85ec 	beq.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	2b1f      	cmp	r3, #31
 8005cd0:	f200 85e7 	bhi.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005cd4:	a201      	add	r2, pc, #4	; (adr r2, 8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	080060f1 	.word	0x080060f1
 8005ce0:	0800615f 	.word	0x0800615f
 8005ce4:	080068a3 	.word	0x080068a3
 8005ce8:	080061f3 	.word	0x080061f3
 8005cec:	080068a3 	.word	0x080068a3
 8005cf0:	080068a3 	.word	0x080068a3
 8005cf4:	080068a3 	.word	0x080068a3
 8005cf8:	0800626b 	.word	0x0800626b
 8005cfc:	080068a3 	.word	0x080068a3
 8005d00:	080068a3 	.word	0x080068a3
 8005d04:	080068a3 	.word	0x080068a3
 8005d08:	080068a3 	.word	0x080068a3
 8005d0c:	080068a3 	.word	0x080068a3
 8005d10:	080068a3 	.word	0x080068a3
 8005d14:	080068a3 	.word	0x080068a3
 8005d18:	080062ef 	.word	0x080062ef
 8005d1c:	080068a3 	.word	0x080068a3
 8005d20:	080068a3 	.word	0x080068a3
 8005d24:	080068a3 	.word	0x080068a3
 8005d28:	080068a3 	.word	0x080068a3
 8005d2c:	080068a3 	.word	0x080068a3
 8005d30:	080068a3 	.word	0x080068a3
 8005d34:	080068a3 	.word	0x080068a3
 8005d38:	080068a3 	.word	0x080068a3
 8005d3c:	080068a3 	.word	0x080068a3
 8005d40:	080068a3 	.word	0x080068a3
 8005d44:	080068a3 	.word	0x080068a3
 8005d48:	080068a3 	.word	0x080068a3
 8005d4c:	080068a3 	.word	0x080068a3
 8005d50:	080068a3 	.word	0x080068a3
 8005d54:	080068a3 	.word	0x080068a3
 8005d58:	08006371 	.word	0x08006371
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b40      	cmp	r3, #64	; 0x40
 8005d60:	f000 83e8 	beq.w	8006534 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005d64:	f000 bd9d 	b.w	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	0003d090 	.word	0x0003d090
 8005d70:	0800b0e8 	.word	0x0800b0e8
 8005d74:	00f42400 	.word	0x00f42400
 8005d78:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005d7c:	69b9      	ldr	r1, [r7, #24]
 8005d7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005d82:	f000 ff93 	bl	8006cac <RCCEx_GetSAIxPeriphCLKFreq>
 8005d86:	61f8      	str	r0, [r7, #28]
      break;
 8005d88:	f000 bd8e 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005d8c:	69b9      	ldr	r1, [r7, #24]
 8005d8e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005d92:	f000 ff8b 	bl	8006cac <RCCEx_GetSAIxPeriphCLKFreq>
 8005d96:	61f8      	str	r0, [r7, #28]
      break;
 8005d98:	f000 bd86 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005d9c:	4b9a      	ldr	r3, [pc, #616]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005da2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005dae:	d015      	beq.n	8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005db6:	f200 8092 	bhi.w	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dc0:	d029      	beq.n	8005e16 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dc8:	f200 8089 	bhi.w	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d07b      	beq.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005dd8:	d04a      	beq.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8005dda:	e080      	b.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005ddc:	4b8a      	ldr	r3, [pc, #552]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d17d      	bne.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005de8:	4b87      	ldr	r3, [pc, #540]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0308 	and.w	r3, r3, #8
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8005df4:	4b84      	ldr	r3, [pc, #528]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	091b      	lsrs	r3, r3, #4
 8005dfa:	f003 030f 	and.w	r3, r3, #15
 8005dfe:	e005      	b.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8005e00:	4b81      	ldr	r3, [pc, #516]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e06:	0a1b      	lsrs	r3, r3, #8
 8005e08:	f003 030f 	and.w	r3, r3, #15
 8005e0c:	4a7f      	ldr	r2, [pc, #508]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e12:	61fb      	str	r3, [r7, #28]
          break;
 8005e14:	e066      	b.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005e16:	4b7c      	ldr	r3, [pc, #496]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e22:	d162      	bne.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005e24:	4b78      	ldr	r3, [pc, #480]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e30:	d15b      	bne.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005e32:	4b75      	ldr	r3, [pc, #468]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	0a1b      	lsrs	r3, r3, #8
 8005e38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e3c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	fb03 f202 	mul.w	r2, r3, r2
 8005e46:	4b70      	ldr	r3, [pc, #448]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	091b      	lsrs	r3, r3, #4
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	3301      	adds	r3, #1
 8005e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e56:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005e58:	4b6b      	ldr	r3, [pc, #428]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	0d5b      	lsrs	r3, r3, #21
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	3301      	adds	r3, #1
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e6c:	61fb      	str	r3, [r7, #28]
          break;
 8005e6e:	e03c      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8005e70:	4b65      	ldr	r3, [pc, #404]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e7c:	d138      	bne.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005e7e:	4b62      	ldr	r3, [pc, #392]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e8a:	d131      	bne.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005e8c:	4b5e      	ldr	r3, [pc, #376]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	0a1b      	lsrs	r3, r3, #8
 8005e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e96:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	fb03 f202 	mul.w	r2, r3, r2
 8005ea0:	4b59      	ldr	r3, [pc, #356]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	091b      	lsrs	r3, r3, #4
 8005ea6:	f003 030f 	and.w	r3, r3, #15
 8005eaa:	3301      	adds	r3, #1
 8005eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005eb2:	4b55      	ldr	r3, [pc, #340]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	0d5b      	lsrs	r3, r3, #21
 8005eb8:	f003 0303 	and.w	r3, r3, #3
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	005b      	lsls	r3, r3, #1
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec6:	61fb      	str	r3, [r7, #28]
          break;
 8005ec8:	e012      	b.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8005eca:	4b4f      	ldr	r3, [pc, #316]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005ecc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d10e      	bne.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8005ed8:	4b4d      	ldr	r3, [pc, #308]	; (8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005eda:	61fb      	str	r3, [r7, #28]
          break;
 8005edc:	e00b      	b.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8005ede:	bf00      	nop
 8005ee0:	f000 bce2 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8005ee4:	bf00      	nop
 8005ee6:	f000 bcdf 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8005eea:	bf00      	nop
 8005eec:	f000 bcdc 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8005ef0:	bf00      	nop
 8005ef2:	f000 bcd9 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8005ef6:	bf00      	nop
        break;
 8005ef8:	f000 bcd6 	b.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8005efc:	4b42      	ldr	r3, [pc, #264]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f0a:	d13d      	bne.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005f0c:	4b3e      	ldr	r3, [pc, #248]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f18:	f040 84c5 	bne.w	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8005f1c:	4b3a      	ldr	r3, [pc, #232]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f28:	f040 84bd 	bne.w	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005f2c:	4b36      	ldr	r3, [pc, #216]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	0a1b      	lsrs	r3, r3, #8
 8005f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f36:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	fb03 f202 	mul.w	r2, r3, r2
 8005f40:	4b31      	ldr	r3, [pc, #196]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	091b      	lsrs	r3, r3, #4
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f50:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8005f52:	4b2d      	ldr	r3, [pc, #180]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	0edb      	lsrs	r3, r3, #27
 8005f58:	f003 031f 	and.w	r3, r3, #31
 8005f5c:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10a      	bne.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005f64:	4b28      	ldr	r3, [pc, #160]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d002      	beq.n	8005f76 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 8005f70:	2311      	movs	r3, #17
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	e001      	b.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 8005f76:	2307      	movs	r3, #7
 8005f78:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f82:	61fb      	str	r3, [r7, #28]
      break;
 8005f84:	f000 bc8f 	b.w	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005f88:	4b1f      	ldr	r3, [pc, #124]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f8e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005f9a:	d016      	beq.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005fa2:	f200 809b 	bhi.w	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fac:	d032      	beq.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fb4:	f200 8092 	bhi.w	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 8084 	beq.w	80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005fc6:	d052      	beq.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8005fc8:	e088      	b.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005fca:	4b0f      	ldr	r3, [pc, #60]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	f040 8084 	bne.w	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005fd8:	4b0b      	ldr	r3, [pc, #44]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0308 	and.w	r3, r3, #8
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d005      	beq.n	8005ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8005fe4:	4b08      	ldr	r3, [pc, #32]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	091b      	lsrs	r3, r3, #4
 8005fea:	f003 030f 	and.w	r3, r3, #15
 8005fee:	e005      	b.n	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8005ff0:	4b05      	ldr	r3, [pc, #20]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ff6:	0a1b      	lsrs	r3, r3, #8
 8005ff8:	f003 030f 	and.w	r3, r3, #15
 8005ffc:	4a03      	ldr	r2, [pc, #12]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006002:	61fb      	str	r3, [r7, #28]
          break;
 8006004:	e06c      	b.n	80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8006006:	bf00      	nop
 8006008:	40021000 	.word	0x40021000
 800600c:	0800b0e8 	.word	0x0800b0e8
 8006010:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006014:	4ba5      	ldr	r3, [pc, #660]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800601c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006020:	d160      	bne.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006022:	4ba2      	ldr	r3, [pc, #648]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800602a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800602e:	d159      	bne.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006030:	4b9e      	ldr	r3, [pc, #632]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	0a1b      	lsrs	r3, r3, #8
 8006036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800603a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	fb03 f202 	mul.w	r2, r3, r2
 8006044:	4b99      	ldr	r3, [pc, #612]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	091b      	lsrs	r3, r3, #4
 800604a:	f003 030f 	and.w	r3, r3, #15
 800604e:	3301      	adds	r3, #1
 8006050:	fbb2 f3f3 	udiv	r3, r2, r3
 8006054:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006056:	4b95      	ldr	r3, [pc, #596]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	0d5b      	lsrs	r3, r3, #21
 800605c:	f003 0303 	and.w	r3, r3, #3
 8006060:	3301      	adds	r3, #1
 8006062:	005b      	lsls	r3, r3, #1
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	fbb2 f3f3 	udiv	r3, r2, r3
 800606a:	61fb      	str	r3, [r7, #28]
          break;
 800606c:	e03a      	b.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800606e:	4b8f      	ldr	r3, [pc, #572]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006076:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800607a:	d135      	bne.n	80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800607c:	4b8b      	ldr	r3, [pc, #556]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006084:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006088:	d12e      	bne.n	80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800608a:	4b88      	ldr	r3, [pc, #544]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	0a1b      	lsrs	r3, r3, #8
 8006090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006094:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	fb03 f202 	mul.w	r2, r3, r2
 800609e:	4b83      	ldr	r3, [pc, #524]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	091b      	lsrs	r3, r3, #4
 80060a4:	f003 030f 	and.w	r3, r3, #15
 80060a8:	3301      	adds	r3, #1
 80060aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ae:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80060b0:	4b7e      	ldr	r3, [pc, #504]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	0d5b      	lsrs	r3, r3, #21
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	3301      	adds	r3, #1
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c4:	61fb      	str	r3, [r7, #28]
          break;
 80060c6:	e00f      	b.n	80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80060c8:	4b78      	ldr	r3, [pc, #480]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80060ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d10a      	bne.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 80060d6:	4b76      	ldr	r3, [pc, #472]	; (80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80060d8:	61fb      	str	r3, [r7, #28]
          break;
 80060da:	e007      	b.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 80060dc:	bf00      	nop
 80060de:	e3e2      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 80060e0:	bf00      	nop
 80060e2:	e3e0      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 80060e4:	bf00      	nop
 80060e6:	e3de      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 80060e8:	bf00      	nop
 80060ea:	e3dc      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 80060ec:	bf00      	nop
      break;
 80060ee:	e3da      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80060f0:	4b6e      	ldr	r3, [pc, #440]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80060f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f6:	f003 0303 	and.w	r3, r3, #3
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2b03      	cmp	r3, #3
 8006100:	d827      	bhi.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8006102:	a201      	add	r2, pc, #4	; (adr r2, 8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8006104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006108:	08006119 	.word	0x08006119
 800610c:	08006121 	.word	0x08006121
 8006110:	08006129 	.word	0x08006129
 8006114:	0800613d 	.word	0x0800613d
          frequency = HAL_RCC_GetPCLK2Freq();
 8006118:	f7ff f8a8 	bl	800526c <HAL_RCC_GetPCLK2Freq>
 800611c:	61f8      	str	r0, [r7, #28]
          break;
 800611e:	e01d      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8006120:	f7fe fff6 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006124:	61f8      	str	r0, [r7, #28]
          break;
 8006126:	e019      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006128:	4b60      	ldr	r3, [pc, #384]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006134:	d10f      	bne.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8006136:	4b5f      	ldr	r3, [pc, #380]	; (80062b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006138:	61fb      	str	r3, [r7, #28]
          break;
 800613a:	e00c      	b.n	8006156 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800613c:	4b5b      	ldr	r3, [pc, #364]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800613e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b02      	cmp	r3, #2
 8006148:	d107      	bne.n	800615a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800614a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800614e:	61fb      	str	r3, [r7, #28]
          break;
 8006150:	e003      	b.n	800615a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8006152:	bf00      	nop
 8006154:	e3a8      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006156:	bf00      	nop
 8006158:	e3a6      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800615a:	bf00      	nop
        break;
 800615c:	e3a4      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800615e:	4b53      	ldr	r3, [pc, #332]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006164:	f003 030c 	and.w	r3, r3, #12
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2b0c      	cmp	r3, #12
 800616e:	d83a      	bhi.n	80061e6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006170:	a201      	add	r2, pc, #4	; (adr r2, 8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 8006172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006176:	bf00      	nop
 8006178:	080061ad 	.word	0x080061ad
 800617c:	080061e7 	.word	0x080061e7
 8006180:	080061e7 	.word	0x080061e7
 8006184:	080061e7 	.word	0x080061e7
 8006188:	080061b5 	.word	0x080061b5
 800618c:	080061e7 	.word	0x080061e7
 8006190:	080061e7 	.word	0x080061e7
 8006194:	080061e7 	.word	0x080061e7
 8006198:	080061bd 	.word	0x080061bd
 800619c:	080061e7 	.word	0x080061e7
 80061a0:	080061e7 	.word	0x080061e7
 80061a4:	080061e7 	.word	0x080061e7
 80061a8:	080061d1 	.word	0x080061d1
          frequency = HAL_RCC_GetPCLK1Freq();
 80061ac:	f7ff f848 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 80061b0:	61f8      	str	r0, [r7, #28]
          break;
 80061b2:	e01d      	b.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 80061b4:	f7fe ffac 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80061b8:	61f8      	str	r0, [r7, #28]
          break;
 80061ba:	e019      	b.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80061bc:	4b3b      	ldr	r3, [pc, #236]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061c8:	d10f      	bne.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 80061ca:	4b3a      	ldr	r3, [pc, #232]	; (80062b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80061cc:	61fb      	str	r3, [r7, #28]
          break;
 80061ce:	e00c      	b.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80061d0:	4b36      	ldr	r3, [pc, #216]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80061d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b02      	cmp	r3, #2
 80061dc:	d107      	bne.n	80061ee <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 80061de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061e2:	61fb      	str	r3, [r7, #28]
          break;
 80061e4:	e003      	b.n	80061ee <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 80061e6:	bf00      	nop
 80061e8:	e35e      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80061ea:	bf00      	nop
 80061ec:	e35c      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80061ee:	bf00      	nop
        break;
 80061f0:	e35a      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80061f2:	4b2e      	ldr	r3, [pc, #184]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80061fc:	60fb      	str	r3, [r7, #12]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2b30      	cmp	r3, #48	; 0x30
 8006202:	d021      	beq.n	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2b30      	cmp	r3, #48	; 0x30
 8006208:	d829      	bhi.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2b20      	cmp	r3, #32
 800620e:	d011      	beq.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2b20      	cmp	r3, #32
 8006214:	d823      	bhi.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2b10      	cmp	r3, #16
 8006220:	d004      	beq.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8006222:	e01c      	b.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006224:	f7ff f80c 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 8006228:	61f8      	str	r0, [r7, #28]
          break;
 800622a:	e01d      	b.n	8006268 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800622c:	f7fe ff70 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006230:	61f8      	str	r0, [r7, #28]
          break;
 8006232:	e019      	b.n	8006268 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006234:	4b1d      	ldr	r3, [pc, #116]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800623c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006240:	d10f      	bne.n	8006262 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8006242:	4b1c      	ldr	r3, [pc, #112]	; (80062b4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006244:	61fb      	str	r3, [r7, #28]
          break;
 8006246:	e00c      	b.n	8006262 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006248:	4b18      	ldr	r3, [pc, #96]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800624a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800624e:	f003 0302 	and.w	r3, r3, #2
 8006252:	2b02      	cmp	r3, #2
 8006254:	d107      	bne.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8006256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800625a:	61fb      	str	r3, [r7, #28]
          break;
 800625c:	e003      	b.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800625e:	bf00      	nop
 8006260:	e322      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006262:	bf00      	nop
 8006264:	e320      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006266:	bf00      	nop
        break;
 8006268:	e31e      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800626a:	4b10      	ldr	r3, [pc, #64]	; (80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800626c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006270:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006274:	60fb      	str	r3, [r7, #12]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2bc0      	cmp	r3, #192	; 0xc0
 800627a:	d027      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2bc0      	cmp	r3, #192	; 0xc0
 8006280:	d82f      	bhi.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2b80      	cmp	r3, #128	; 0x80
 8006286:	d017      	beq.n	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2b80      	cmp	r3, #128	; 0x80
 800628c:	d829      	bhi.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2b40      	cmp	r3, #64	; 0x40
 8006298:	d004      	beq.n	80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 800629a:	e022      	b.n	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800629c:	f7fe ffd0 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 80062a0:	61f8      	str	r0, [r7, #28]
          break;
 80062a2:	e023      	b.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 80062a4:	f7fe ff34 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80062a8:	61f8      	str	r0, [r7, #28]
          break;
 80062aa:	e01f      	b.n	80062ec <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80062ac:	40021000 	.word	0x40021000
 80062b0:	02dc6c00 	.word	0x02dc6c00
 80062b4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062b8:	4b9b      	ldr	r3, [pc, #620]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062c4:	d10f      	bne.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 80062c6:	4b99      	ldr	r3, [pc, #612]	; (800652c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80062c8:	61fb      	str	r3, [r7, #28]
          break;
 80062ca:	e00c      	b.n	80062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80062cc:	4b96      	ldr	r3, [pc, #600]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80062ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d107      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 80062da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062de:	61fb      	str	r3, [r7, #28]
          break;
 80062e0:	e003      	b.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 80062e2:	bf00      	nop
 80062e4:	e2e0      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80062e6:	bf00      	nop
 80062e8:	e2de      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80062ea:	bf00      	nop
        break;
 80062ec:	e2dc      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80062ee:	4b8e      	ldr	r3, [pc, #568]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80062f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006300:	d025      	beq.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006308:	d82c      	bhi.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006310:	d013      	beq.n	800633a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006318:	d824      	bhi.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d004      	beq.n	800632a <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006326:	d004      	beq.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8006328:	e01c      	b.n	8006364 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800632a:	f7fe ff89 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 800632e:	61f8      	str	r0, [r7, #28]
          break;
 8006330:	e01d      	b.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006332:	f7fe feed 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006336:	61f8      	str	r0, [r7, #28]
          break;
 8006338:	e019      	b.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800633a:	4b7b      	ldr	r3, [pc, #492]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006346:	d10f      	bne.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8006348:	4b78      	ldr	r3, [pc, #480]	; (800652c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800634a:	61fb      	str	r3, [r7, #28]
          break;
 800634c:	e00c      	b.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800634e:	4b76      	ldr	r3, [pc, #472]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b02      	cmp	r3, #2
 800635a:	d107      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800635c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006360:	61fb      	str	r3, [r7, #28]
          break;
 8006362:	e003      	b.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8006364:	bf00      	nop
 8006366:	e29f      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006368:	bf00      	nop
 800636a:	e29d      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800636c:	bf00      	nop
        break;
 800636e:	e29b      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006370:	4b6d      	ldr	r3, [pc, #436]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006376:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006382:	d025      	beq.n	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800638a:	d82c      	bhi.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006392:	d013      	beq.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800639a:	d824      	bhi.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d004      	beq.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063a8:	d004      	beq.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 80063aa:	e01c      	b.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80063ac:	f7fe ff48 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 80063b0:	61f8      	str	r0, [r7, #28]
          break;
 80063b2:	e01d      	b.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 80063b4:	f7fe feac 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80063b8:	61f8      	str	r0, [r7, #28]
          break;
 80063ba:	e019      	b.n	80063f0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80063bc:	4b5a      	ldr	r3, [pc, #360]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063c8:	d10f      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 80063ca:	4b58      	ldr	r3, [pc, #352]	; (800652c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80063cc:	61fb      	str	r3, [r7, #28]
          break;
 80063ce:	e00c      	b.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063d0:	4b55      	ldr	r3, [pc, #340]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80063d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d107      	bne.n	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 80063de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063e2:	61fb      	str	r3, [r7, #28]
          break;
 80063e4:	e003      	b.n	80063ee <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 80063e6:	bf00      	nop
 80063e8:	e25e      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80063ea:	bf00      	nop
 80063ec:	e25c      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80063ee:	bf00      	nop
        break;
 80063f0:	e25a      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80063f2:	4b4d      	ldr	r3, [pc, #308]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80063f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80063fc:	60fb      	str	r3, [r7, #12]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006404:	d007      	beq.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800640c:	d12f      	bne.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800640e:	f7fe fe7f 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006412:	61f8      	str	r0, [r7, #28]
          break;
 8006414:	e02e      	b.n	8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006416:	4b44      	ldr	r3, [pc, #272]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800641e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006422:	d126      	bne.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8006424:	4b40      	ldr	r3, [pc, #256]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d020      	beq.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006430:	4b3d      	ldr	r3, [pc, #244]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	0a1b      	lsrs	r3, r3, #8
 8006436:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800643a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	fb03 f202 	mul.w	r2, r3, r2
 8006444:	4b38      	ldr	r3, [pc, #224]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	091b      	lsrs	r3, r3, #4
 800644a:	f003 030f 	and.w	r3, r3, #15
 800644e:	3301      	adds	r3, #1
 8006450:	fbb2 f3f3 	udiv	r3, r2, r3
 8006454:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006456:	4b34      	ldr	r3, [pc, #208]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	0e5b      	lsrs	r3, r3, #25
 800645c:	f003 0303 	and.w	r3, r3, #3
 8006460:	3301      	adds	r3, #1
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	fbb2 f3f3 	udiv	r3, r2, r3
 800646a:	61fb      	str	r3, [r7, #28]
          break;
 800646c:	e001      	b.n	8006472 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800646e:	bf00      	nop
 8006470:	e21a      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006472:	bf00      	nop
        break;
 8006474:	e218      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006476:	4b2c      	ldr	r3, [pc, #176]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006478:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800647c:	f003 0304 	and.w	r3, r3, #4
 8006480:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d103      	bne.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006488:	f7fe fef0 	bl	800526c <HAL_RCC_GetPCLK2Freq>
 800648c:	61f8      	str	r0, [r7, #28]
        break;
 800648e:	e20b      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8006490:	f7fe fe3e 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 8006494:	61f8      	str	r0, [r7, #28]
        break;
 8006496:	e207      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8006498:	4b23      	ldr	r3, [pc, #140]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800649a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800649e:	f003 0318 	and.w	r3, r3, #24
 80064a2:	60fb      	str	r3, [r7, #12]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b10      	cmp	r3, #16
 80064a8:	d010      	beq.n	80064cc <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2b10      	cmp	r3, #16
 80064ae:	d834      	bhi.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d024      	beq.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 80064bc:	e02d      	b.n	800651a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80064be:	69b9      	ldr	r1, [r7, #24]
 80064c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80064c4:	f000 fbf2 	bl	8006cac <RCCEx_GetSAIxPeriphCLKFreq>
 80064c8:	61f8      	str	r0, [r7, #28]
          break;
 80064ca:	e02b      	b.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80064cc:	4b16      	ldr	r3, [pc, #88]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d122      	bne.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80064d8:	4b13      	ldr	r3, [pc, #76]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0308 	and.w	r3, r3, #8
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 80064e4:	4b10      	ldr	r3, [pc, #64]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	091b      	lsrs	r3, r3, #4
 80064ea:	f003 030f 	and.w	r3, r3, #15
 80064ee:	e005      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 80064f0:	4b0d      	ldr	r3, [pc, #52]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80064f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064f6:	0a1b      	lsrs	r3, r3, #8
 80064f8:	f003 030f 	and.w	r3, r3, #15
 80064fc:	4a0c      	ldr	r2, [pc, #48]	; (8006530 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80064fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006502:	61fb      	str	r3, [r7, #28]
          break;
 8006504:	e00b      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006506:	4b08      	ldr	r3, [pc, #32]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800650e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006512:	d106      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8006514:	4b05      	ldr	r3, [pc, #20]	; (800652c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8006516:	61fb      	str	r3, [r7, #28]
          break;
 8006518:	e003      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800651a:	bf00      	nop
 800651c:	e1c4      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800651e:	bf00      	nop
 8006520:	e1c2      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006522:	bf00      	nop
        break;
 8006524:	e1c0      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8006526:	bf00      	nop
 8006528:	40021000 	.word	0x40021000
 800652c:	00f42400 	.word	0x00f42400
 8006530:	0800b0e8 	.word	0x0800b0e8
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006534:	4b96      	ldr	r3, [pc, #600]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800653a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800653e:	60fb      	str	r3, [r7, #12]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006546:	d013      	beq.n	8006570 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800654e:	d819      	bhi.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d004      	beq.n	8006560 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800655c:	d004      	beq.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800655e:	e011      	b.n	8006584 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006560:	f7fe fe6e 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 8006564:	61f8      	str	r0, [r7, #28]
          break;
 8006566:	e010      	b.n	800658a <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8006568:	f7fe fdd2 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800656c:	61f8      	str	r0, [r7, #28]
          break;
 800656e:	e00c      	b.n	800658a <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006570:	4b87      	ldr	r3, [pc, #540]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800657c:	d104      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800657e:	4b85      	ldr	r3, [pc, #532]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006580:	61fb      	str	r3, [r7, #28]
          break;
 8006582:	e001      	b.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 8006584:	bf00      	nop
 8006586:	e18f      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006588:	bf00      	nop
        break;
 800658a:	e18d      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800658c:	4b80      	ldr	r3, [pc, #512]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800658e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006592:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006596:	60fb      	str	r3, [r7, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800659e:	d013      	beq.n	80065c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065a6:	d819      	bhi.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d004      	beq.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065b4:	d004      	beq.n	80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80065b6:	e011      	b.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80065b8:	f7fe fe42 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 80065bc:	61f8      	str	r0, [r7, #28]
          break;
 80065be:	e010      	b.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 80065c0:	f7fe fda6 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80065c4:	61f8      	str	r0, [r7, #28]
          break;
 80065c6:	e00c      	b.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80065c8:	4b71      	ldr	r3, [pc, #452]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d4:	d104      	bne.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 80065d6:	4b6f      	ldr	r3, [pc, #444]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80065d8:	61fb      	str	r3, [r7, #28]
          break;
 80065da:	e001      	b.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 80065dc:	bf00      	nop
 80065de:	e163      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80065e0:	bf00      	nop
        break;
 80065e2:	e161      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80065e4:	4b6a      	ldr	r3, [pc, #424]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80065e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80065ee:	60fb      	str	r3, [r7, #12]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065f6:	d013      	beq.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065fe:	d819      	bhi.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d004      	beq.n	8006610 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660c:	d004      	beq.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800660e:	e011      	b.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006610:	f7fe fe16 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 8006614:	61f8      	str	r0, [r7, #28]
          break;
 8006616:	e010      	b.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8006618:	f7fe fd7a 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800661c:	61f8      	str	r0, [r7, #28]
          break;
 800661e:	e00c      	b.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006620:	4b5b      	ldr	r3, [pc, #364]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006628:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800662c:	d104      	bne.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800662e:	4b59      	ldr	r3, [pc, #356]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006630:	61fb      	str	r3, [r7, #28]
          break;
 8006632:	e001      	b.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8006634:	bf00      	nop
 8006636:	e137      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006638:	bf00      	nop
        break;
 800663a:	e135      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800663c:	4b54      	ldr	r3, [pc, #336]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800663e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006642:	f003 0303 	and.w	r3, r3, #3
 8006646:	60fb      	str	r3, [r7, #12]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2b02      	cmp	r3, #2
 800664c:	d011      	beq.n	8006672 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2b02      	cmp	r3, #2
 8006652:	d818      	bhi.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d004      	beq.n	800666a <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8006660:	e011      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006662:	f7fe fded 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 8006666:	61f8      	str	r0, [r7, #28]
          break;
 8006668:	e010      	b.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800666a:	f7fe fd51 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800666e:	61f8      	str	r0, [r7, #28]
          break;
 8006670:	e00c      	b.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006672:	4b47      	ldr	r3, [pc, #284]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800667a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800667e:	d104      	bne.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8006680:	4b44      	ldr	r3, [pc, #272]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8006682:	61fb      	str	r3, [r7, #28]
          break;
 8006684:	e001      	b.n	800668a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 8006686:	bf00      	nop
 8006688:	e10e      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800668a:	bf00      	nop
        break;
 800668c:	e10c      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800668e:	4b40      	ldr	r3, [pc, #256]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006690:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006694:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006698:	60fb      	str	r3, [r7, #12]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80066a0:	d02c      	beq.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80066a8:	d833      	bhi.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80066b0:	d01a      	beq.n	80066e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80066b8:	d82b      	bhi.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80066c6:	d004      	beq.n	80066d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 80066c8:	e023      	b.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80066ca:	f7fe fdb9 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 80066ce:	61f8      	str	r0, [r7, #28]
          break;
 80066d0:	e026      	b.n	8006720 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80066d2:	4b2f      	ldr	r3, [pc, #188]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80066d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d11a      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 80066e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80066e4:	61fb      	str	r3, [r7, #28]
          break;
 80066e6:	e016      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066e8:	4b29      	ldr	r3, [pc, #164]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066f4:	d111      	bne.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 80066f6:	4b27      	ldr	r3, [pc, #156]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80066f8:	61fb      	str	r3, [r7, #28]
          break;
 80066fa:	e00e      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80066fc:	4b24      	ldr	r3, [pc, #144]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80066fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	2b02      	cmp	r3, #2
 8006708:	d109      	bne.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800670a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800670e:	61fb      	str	r3, [r7, #28]
          break;
 8006710:	e005      	b.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8006712:	bf00      	nop
 8006714:	e0c8      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006716:	bf00      	nop
 8006718:	e0c6      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800671a:	bf00      	nop
 800671c:	e0c4      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800671e:	bf00      	nop
        break;
 8006720:	e0c2      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006722:	4b1b      	ldr	r3, [pc, #108]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006728:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006734:	d030      	beq.n	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800673c:	d837      	bhi.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006744:	d01a      	beq.n	800677c <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800674c:	d82f      	bhi.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d004      	beq.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800675a:	d004      	beq.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800675c:	e027      	b.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800675e:	f7fe fd6f 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 8006762:	61f8      	str	r0, [r7, #28]
          break;
 8006764:	e02a      	b.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006766:	4b0a      	ldr	r3, [pc, #40]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8006768:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800676c:	f003 0302 	and.w	r3, r3, #2
 8006770:	2b02      	cmp	r3, #2
 8006772:	d11e      	bne.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 8006774:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006778:	61fb      	str	r3, [r7, #28]
          break;
 800677a:	e01a      	b.n	80067b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800677c:	4b04      	ldr	r3, [pc, #16]	; (8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006788:	d115      	bne.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 800678a:	4b02      	ldr	r3, [pc, #8]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800678c:	61fb      	str	r3, [r7, #28]
          break;
 800678e:	e012      	b.n	80067b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8006790:	40021000 	.word	0x40021000
 8006794:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006798:	4b46      	ldr	r3, [pc, #280]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800679a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800679e:	f003 0302 	and.w	r3, r3, #2
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d109      	bne.n	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 80067a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067aa:	61fb      	str	r3, [r7, #28]
          break;
 80067ac:	e005      	b.n	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 80067ae:	bf00      	nop
 80067b0:	e07a      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80067b2:	bf00      	nop
 80067b4:	e078      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80067b6:	bf00      	nop
 80067b8:	e076      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80067ba:	bf00      	nop
        break;
 80067bc:	e074      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80067be:	4b3d      	ldr	r3, [pc, #244]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80067c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80067c4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80067c8:	60fb      	str	r3, [r7, #12]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067d0:	d02c      	beq.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067d8:	d855      	bhi.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d004      	beq.n	80067ea <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067e6:	d004      	beq.n	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 80067e8:	e04d      	b.n	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80067ea:	f7fe fc91 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 80067ee:	61f8      	str	r0, [r7, #28]
          break;
 80067f0:	e04e      	b.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80067f2:	4b30      	ldr	r3, [pc, #192]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d145      	bne.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80067fe:	4b2d      	ldr	r3, [pc, #180]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0308 	and.w	r3, r3, #8
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800680a:	4b2a      	ldr	r3, [pc, #168]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	091b      	lsrs	r3, r3, #4
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	e005      	b.n	8006822 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 8006816:	4b27      	ldr	r3, [pc, #156]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006818:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800681c:	0a1b      	lsrs	r3, r3, #8
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	4a25      	ldr	r2, [pc, #148]	; (80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8006824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006828:	61fb      	str	r3, [r7, #28]
          break;
 800682a:	e02e      	b.n	800688a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800682c:	4b21      	ldr	r3, [pc, #132]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006834:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006838:	d129      	bne.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800683a:	4b1e      	ldr	r3, [pc, #120]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006842:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006846:	d122      	bne.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006848:	4b1a      	ldr	r3, [pc, #104]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	0a1b      	lsrs	r3, r3, #8
 800684e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006852:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	fb03 f202 	mul.w	r2, r3, r2
 800685c:	4b15      	ldr	r3, [pc, #84]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	091b      	lsrs	r3, r3, #4
 8006862:	f003 030f 	and.w	r3, r3, #15
 8006866:	3301      	adds	r3, #1
 8006868:	fbb2 f3f3 	udiv	r3, r2, r3
 800686c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800686e:	4b11      	ldr	r3, [pc, #68]	; (80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	0d5b      	lsrs	r3, r3, #21
 8006874:	f003 0303 	and.w	r3, r3, #3
 8006878:	3301      	adds	r3, #1
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	69ba      	ldr	r2, [r7, #24]
 800687e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006882:	61fb      	str	r3, [r7, #28]
          break;
 8006884:	e003      	b.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 8006886:	bf00      	nop
 8006888:	e00e      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800688a:	bf00      	nop
 800688c:	e00c      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800688e:	bf00      	nop
        break;
 8006890:	e00a      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006892:	bf00      	nop
 8006894:	e008      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8006896:	bf00      	nop
 8006898:	e006      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800689a:	bf00      	nop
 800689c:	e004      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800689e:	bf00      	nop
 80068a0:	e002      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80068a2:	bf00      	nop
 80068a4:	e000      	b.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80068a6:	bf00      	nop
    }
  }

  return(frequency);
 80068a8:	69fb      	ldr	r3, [r7, #28]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3720      	adds	r7, #32
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40021000 	.word	0x40021000
 80068b8:	0800b0e8 	.word	0x0800b0e8

080068bc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80068c0:	4b05      	ldr	r3, [pc, #20]	; (80068d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a04      	ldr	r2, [pc, #16]	; (80068d8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80068c6:	f043 0304 	orr.w	r3, r3, #4
 80068ca:	6013      	str	r3, [r2, #0]
}
 80068cc:	bf00      	nop
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	40021000 	.word	0x40021000

080068dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068e6:	2300      	movs	r3, #0
 80068e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80068ea:	4b72      	ldr	r3, [pc, #456]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00e      	beq.n	8006914 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80068f6:	4b6f      	ldr	r3, [pc, #444]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	f003 0203 	and.w	r2, r3, #3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	429a      	cmp	r2, r3
 8006904:	d103      	bne.n	800690e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
       ||
 800690a:	2b00      	cmp	r3, #0
 800690c:	d142      	bne.n	8006994 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	73fb      	strb	r3, [r7, #15]
 8006912:	e03f      	b.n	8006994 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b03      	cmp	r3, #3
 800691a:	d018      	beq.n	800694e <RCCEx_PLLSAI1_Config+0x72>
 800691c:	2b03      	cmp	r3, #3
 800691e:	d825      	bhi.n	800696c <RCCEx_PLLSAI1_Config+0x90>
 8006920:	2b01      	cmp	r3, #1
 8006922:	d002      	beq.n	800692a <RCCEx_PLLSAI1_Config+0x4e>
 8006924:	2b02      	cmp	r3, #2
 8006926:	d009      	beq.n	800693c <RCCEx_PLLSAI1_Config+0x60>
 8006928:	e020      	b.n	800696c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800692a:	4b62      	ldr	r3, [pc, #392]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b00      	cmp	r3, #0
 8006934:	d11d      	bne.n	8006972 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800693a:	e01a      	b.n	8006972 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800693c:	4b5d      	ldr	r3, [pc, #372]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006944:	2b00      	cmp	r3, #0
 8006946:	d116      	bne.n	8006976 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800694c:	e013      	b.n	8006976 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800694e:	4b59      	ldr	r3, [pc, #356]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10f      	bne.n	800697a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800695a:	4b56      	ldr	r3, [pc, #344]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d109      	bne.n	800697a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800696a:	e006      	b.n	800697a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	73fb      	strb	r3, [r7, #15]
      break;
 8006970:	e004      	b.n	800697c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006972:	bf00      	nop
 8006974:	e002      	b.n	800697c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006976:	bf00      	nop
 8006978:	e000      	b.n	800697c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800697a:	bf00      	nop
    }

    if(status == HAL_OK)
 800697c:	7bfb      	ldrb	r3, [r7, #15]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d108      	bne.n	8006994 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006982:	4b4c      	ldr	r3, [pc, #304]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	f023 0203 	bic.w	r2, r3, #3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4949      	ldr	r1, [pc, #292]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006990:	4313      	orrs	r3, r2
 8006992:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006994:	7bfb      	ldrb	r3, [r7, #15]
 8006996:	2b00      	cmp	r3, #0
 8006998:	f040 8086 	bne.w	8006aa8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800699c:	4b45      	ldr	r3, [pc, #276]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a44      	ldr	r2, [pc, #272]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80069a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069a8:	f7fc f8de 	bl	8002b68 <HAL_GetTick>
 80069ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069ae:	e009      	b.n	80069c4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069b0:	f7fc f8da 	bl	8002b68 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d902      	bls.n	80069c4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	73fb      	strb	r3, [r7, #15]
        break;
 80069c2:	e005      	b.n	80069d0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80069c4:	4b3b      	ldr	r3, [pc, #236]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1ef      	bne.n	80069b0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80069d0:	7bfb      	ldrb	r3, [r7, #15]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d168      	bne.n	8006aa8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d113      	bne.n	8006a04 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069dc:	4b35      	ldr	r3, [pc, #212]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	4b35      	ldr	r3, [pc, #212]	; (8006ab8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80069e2:	4013      	ands	r3, r2
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	6892      	ldr	r2, [r2, #8]
 80069e8:	0211      	lsls	r1, r2, #8
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	68d2      	ldr	r2, [r2, #12]
 80069ee:	06d2      	lsls	r2, r2, #27
 80069f0:	4311      	orrs	r1, r2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6852      	ldr	r2, [r2, #4]
 80069f6:	3a01      	subs	r2, #1
 80069f8:	0112      	lsls	r2, r2, #4
 80069fa:	430a      	orrs	r2, r1
 80069fc:	492d      	ldr	r1, [pc, #180]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	610b      	str	r3, [r1, #16]
 8006a02:	e02d      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d115      	bne.n	8006a36 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a0a:	4b2a      	ldr	r3, [pc, #168]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	4b2b      	ldr	r3, [pc, #172]	; (8006abc <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a10:	4013      	ands	r3, r2
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	6892      	ldr	r2, [r2, #8]
 8006a16:	0211      	lsls	r1, r2, #8
 8006a18:	687a      	ldr	r2, [r7, #4]
 8006a1a:	6912      	ldr	r2, [r2, #16]
 8006a1c:	0852      	lsrs	r2, r2, #1
 8006a1e:	3a01      	subs	r2, #1
 8006a20:	0552      	lsls	r2, r2, #21
 8006a22:	4311      	orrs	r1, r2
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	6852      	ldr	r2, [r2, #4]
 8006a28:	3a01      	subs	r2, #1
 8006a2a:	0112      	lsls	r2, r2, #4
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	4921      	ldr	r1, [pc, #132]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a30:	4313      	orrs	r3, r2
 8006a32:	610b      	str	r3, [r1, #16]
 8006a34:	e014      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a36:	4b1f      	ldr	r3, [pc, #124]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a38:	691a      	ldr	r2, [r3, #16]
 8006a3a:	4b21      	ldr	r3, [pc, #132]	; (8006ac0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	6892      	ldr	r2, [r2, #8]
 8006a42:	0211      	lsls	r1, r2, #8
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	6952      	ldr	r2, [r2, #20]
 8006a48:	0852      	lsrs	r2, r2, #1
 8006a4a:	3a01      	subs	r2, #1
 8006a4c:	0652      	lsls	r2, r2, #25
 8006a4e:	4311      	orrs	r1, r2
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	6852      	ldr	r2, [r2, #4]
 8006a54:	3a01      	subs	r2, #1
 8006a56:	0112      	lsls	r2, r2, #4
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	4916      	ldr	r1, [pc, #88]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006a60:	4b14      	ldr	r3, [pc, #80]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a13      	ldr	r2, [pc, #76]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006a6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a6c:	f7fc f87c 	bl	8002b68 <HAL_GetTick>
 8006a70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a72:	e009      	b.n	8006a88 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a74:	f7fc f878 	bl	8002b68 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d902      	bls.n	8006a88 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006a82:	2303      	movs	r3, #3
 8006a84:	73fb      	strb	r3, [r7, #15]
          break;
 8006a86:	e005      	b.n	8006a94 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a88:	4b0a      	ldr	r3, [pc, #40]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d0ef      	beq.n	8006a74 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d106      	bne.n	8006aa8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006a9a:	4b06      	ldr	r3, [pc, #24]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a9c:	691a      	ldr	r2, [r3, #16]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	4904      	ldr	r1, [pc, #16]	; (8006ab4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	40021000 	.word	0x40021000
 8006ab8:	07ff800f 	.word	0x07ff800f
 8006abc:	ff9f800f 	.word	0xff9f800f
 8006ac0:	f9ff800f 	.word	0xf9ff800f

08006ac4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006ad2:	4b72      	ldr	r3, [pc, #456]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00e      	beq.n	8006afc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006ade:	4b6f      	ldr	r3, [pc, #444]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f003 0203 	and.w	r2, r3, #3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d103      	bne.n	8006af6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
       ||
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d142      	bne.n	8006b7c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	73fb      	strb	r3, [r7, #15]
 8006afa:	e03f      	b.n	8006b7c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b03      	cmp	r3, #3
 8006b02:	d018      	beq.n	8006b36 <RCCEx_PLLSAI2_Config+0x72>
 8006b04:	2b03      	cmp	r3, #3
 8006b06:	d825      	bhi.n	8006b54 <RCCEx_PLLSAI2_Config+0x90>
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d002      	beq.n	8006b12 <RCCEx_PLLSAI2_Config+0x4e>
 8006b0c:	2b02      	cmp	r3, #2
 8006b0e:	d009      	beq.n	8006b24 <RCCEx_PLLSAI2_Config+0x60>
 8006b10:	e020      	b.n	8006b54 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006b12:	4b62      	ldr	r3, [pc, #392]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d11d      	bne.n	8006b5a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b22:	e01a      	b.n	8006b5a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006b24:	4b5d      	ldr	r3, [pc, #372]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d116      	bne.n	8006b5e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b34:	e013      	b.n	8006b5e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006b36:	4b59      	ldr	r3, [pc, #356]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10f      	bne.n	8006b62 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b42:	4b56      	ldr	r3, [pc, #344]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d109      	bne.n	8006b62 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b52:	e006      	b.n	8006b62 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	73fb      	strb	r3, [r7, #15]
      break;
 8006b58:	e004      	b.n	8006b64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006b5a:	bf00      	nop
 8006b5c:	e002      	b.n	8006b64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006b5e:	bf00      	nop
 8006b60:	e000      	b.n	8006b64 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006b62:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b64:	7bfb      	ldrb	r3, [r7, #15]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d108      	bne.n	8006b7c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006b6a:	4b4c      	ldr	r3, [pc, #304]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f023 0203 	bic.w	r2, r3, #3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4949      	ldr	r1, [pc, #292]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006b7c:	7bfb      	ldrb	r3, [r7, #15]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f040 8086 	bne.w	8006c90 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006b84:	4b45      	ldr	r3, [pc, #276]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a44      	ldr	r2, [pc, #272]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b90:	f7fb ffea 	bl	8002b68 <HAL_GetTick>
 8006b94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006b96:	e009      	b.n	8006bac <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006b98:	f7fb ffe6 	bl	8002b68 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d902      	bls.n	8006bac <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	73fb      	strb	r3, [r7, #15]
        break;
 8006baa:	e005      	b.n	8006bb8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006bac:	4b3b      	ldr	r3, [pc, #236]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1ef      	bne.n	8006b98 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d168      	bne.n	8006c90 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d113      	bne.n	8006bec <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006bc4:	4b35      	ldr	r3, [pc, #212]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bc6:	695a      	ldr	r2, [r3, #20]
 8006bc8:	4b35      	ldr	r3, [pc, #212]	; (8006ca0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006bca:	4013      	ands	r3, r2
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6892      	ldr	r2, [r2, #8]
 8006bd0:	0211      	lsls	r1, r2, #8
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	68d2      	ldr	r2, [r2, #12]
 8006bd6:	06d2      	lsls	r2, r2, #27
 8006bd8:	4311      	orrs	r1, r2
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	6852      	ldr	r2, [r2, #4]
 8006bde:	3a01      	subs	r2, #1
 8006be0:	0112      	lsls	r2, r2, #4
 8006be2:	430a      	orrs	r2, r1
 8006be4:	492d      	ldr	r1, [pc, #180]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	614b      	str	r3, [r1, #20]
 8006bea:	e02d      	b.n	8006c48 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d115      	bne.n	8006c1e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006bf2:	4b2a      	ldr	r3, [pc, #168]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bf4:	695a      	ldr	r2, [r3, #20]
 8006bf6:	4b2b      	ldr	r3, [pc, #172]	; (8006ca4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6892      	ldr	r2, [r2, #8]
 8006bfe:	0211      	lsls	r1, r2, #8
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6912      	ldr	r2, [r2, #16]
 8006c04:	0852      	lsrs	r2, r2, #1
 8006c06:	3a01      	subs	r2, #1
 8006c08:	0552      	lsls	r2, r2, #21
 8006c0a:	4311      	orrs	r1, r2
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	6852      	ldr	r2, [r2, #4]
 8006c10:	3a01      	subs	r2, #1
 8006c12:	0112      	lsls	r2, r2, #4
 8006c14:	430a      	orrs	r2, r1
 8006c16:	4921      	ldr	r1, [pc, #132]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	614b      	str	r3, [r1, #20]
 8006c1c:	e014      	b.n	8006c48 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006c1e:	4b1f      	ldr	r3, [pc, #124]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c20:	695a      	ldr	r2, [r3, #20]
 8006c22:	4b21      	ldr	r3, [pc, #132]	; (8006ca8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006c24:	4013      	ands	r3, r2
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	6892      	ldr	r2, [r2, #8]
 8006c2a:	0211      	lsls	r1, r2, #8
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6952      	ldr	r2, [r2, #20]
 8006c30:	0852      	lsrs	r2, r2, #1
 8006c32:	3a01      	subs	r2, #1
 8006c34:	0652      	lsls	r2, r2, #25
 8006c36:	4311      	orrs	r1, r2
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	6852      	ldr	r2, [r2, #4]
 8006c3c:	3a01      	subs	r2, #1
 8006c3e:	0112      	lsls	r2, r2, #4
 8006c40:	430a      	orrs	r2, r1
 8006c42:	4916      	ldr	r1, [pc, #88]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c44:	4313      	orrs	r3, r2
 8006c46:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006c48:	4b14      	ldr	r3, [pc, #80]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c54:	f7fb ff88 	bl	8002b68 <HAL_GetTick>
 8006c58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006c5a:	e009      	b.n	8006c70 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c5c:	f7fb ff84 	bl	8002b68 <HAL_GetTick>
 8006c60:	4602      	mov	r2, r0
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d902      	bls.n	8006c70 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	73fb      	strb	r3, [r7, #15]
          break;
 8006c6e:	e005      	b.n	8006c7c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006c70:	4b0a      	ldr	r3, [pc, #40]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0ef      	beq.n	8006c5c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d106      	bne.n	8006c90 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006c82:	4b06      	ldr	r3, [pc, #24]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c84:	695a      	ldr	r2, [r3, #20]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	4904      	ldr	r1, [pc, #16]	; (8006c9c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	40021000 	.word	0x40021000
 8006ca0:	07ff800f 	.word	0x07ff800f
 8006ca4:	ff9f800f 	.word	0xff9f800f
 8006ca8:	f9ff800f 	.word	0xf9ff800f

08006cac <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	; 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cc8:	d10b      	bne.n	8006ce2 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006cca:	4b7e      	ldr	r3, [pc, #504]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cd0:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006cd4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	2b60      	cmp	r3, #96	; 0x60
 8006cda:	d112      	bne.n	8006d02 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006cdc:	4b7a      	ldr	r3, [pc, #488]	; (8006ec8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8006cde:	61fb      	str	r3, [r7, #28]
 8006ce0:	e00f      	b.n	8006d02 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ce8:	d10b      	bne.n	8006d02 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006cea:	4b76      	ldr	r3, [pc, #472]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006cec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cf0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006cf4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cfc:	d101      	bne.n	8006d02 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8006cfe:	4b72      	ldr	r3, [pc, #456]	; (8006ec8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8006d00:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	f040 80d6 	bne.w	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	2b40      	cmp	r3, #64	; 0x40
 8006d12:	d003      	beq.n	8006d1c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d1a:	d13b      	bne.n	8006d94 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006d1c:	4b69      	ldr	r3, [pc, #420]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d28:	f040 80c4 	bne.w	8006eb4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8006d2c:	4b65      	ldr	r3, [pc, #404]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f000 80bd 	beq.w	8006eb4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006d3a:	4b62      	ldr	r3, [pc, #392]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	091b      	lsrs	r3, r3, #4
 8006d40:	f003 030f 	and.w	r3, r3, #15
 8006d44:	3301      	adds	r3, #1
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006d4e:	4b5d      	ldr	r3, [pc, #372]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	0a1b      	lsrs	r3, r3, #8
 8006d54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d58:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8006d5a:	4b5a      	ldr	r3, [pc, #360]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	0edb      	lsrs	r3, r3, #27
 8006d60:	f003 031f 	and.w	r3, r3, #31
 8006d64:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10a      	bne.n	8006d82 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006d6c:	4b55      	ldr	r3, [pc, #340]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d002      	beq.n	8006d7e <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8006d78:	2311      	movs	r3, #17
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	e001      	b.n	8006d82 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8006d7e:	2307      	movs	r3, #7
 8006d80:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	fb03 f202 	mul.w	r2, r3, r2
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d90:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006d92:	e08f      	b.n	8006eb4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d13a      	bne.n	8006e10 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8006d9a:	4b4a      	ldr	r3, [pc, #296]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006da2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006da6:	f040 8086 	bne.w	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8006daa:	4b46      	ldr	r3, [pc, #280]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d07f      	beq.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006db6:	4b43      	ldr	r3, [pc, #268]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	091b      	lsrs	r3, r3, #4
 8006dbc:	f003 030f 	and.w	r3, r3, #15
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006dca:	4b3e      	ldr	r3, [pc, #248]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	0a1b      	lsrs	r3, r3, #8
 8006dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dd4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8006dd6:	4b3b      	ldr	r3, [pc, #236]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	0edb      	lsrs	r3, r3, #27
 8006ddc:	f003 031f 	and.w	r3, r3, #31
 8006de0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10a      	bne.n	8006dfe <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8006de8:	4b36      	ldr	r3, [pc, #216]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8006df4:	2311      	movs	r3, #17
 8006df6:	617b      	str	r3, [r7, #20]
 8006df8:	e001      	b.n	8006dfe <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8006dfa:	2307      	movs	r3, #7
 8006dfc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	fb03 f202 	mul.w	r2, r3, r2
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e0c:	61fb      	str	r3, [r7, #28]
 8006e0e:	e052      	b.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	2b80      	cmp	r3, #128	; 0x80
 8006e14:	d003      	beq.n	8006e1e <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e1c:	d109      	bne.n	8006e32 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e1e:	4b29      	ldr	r3, [pc, #164]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e2a:	d144      	bne.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8006e2c:	4b27      	ldr	r3, [pc, #156]	; (8006ecc <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8006e2e:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006e30:	e041      	b.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	2b20      	cmp	r3, #32
 8006e36:	d003      	beq.n	8006e40 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e3e:	d13a      	bne.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8006e40:	4b20      	ldr	r3, [pc, #128]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e4c:	d133      	bne.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8006e4e:	4b1d      	ldr	r3, [pc, #116]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d02d      	beq.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8006e5a:	4b1a      	ldr	r3, [pc, #104]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	091b      	lsrs	r3, r3, #4
 8006e60:	f003 030f 	and.w	r3, r3, #15
 8006e64:	3301      	adds	r3, #1
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e6c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006e6e:	4b15      	ldr	r3, [pc, #84]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e70:	695b      	ldr	r3, [r3, #20]
 8006e72:	0a1b      	lsrs	r3, r3, #8
 8006e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e78:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8006e7a:	4b12      	ldr	r3, [pc, #72]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	0edb      	lsrs	r3, r3, #27
 8006e80:	f003 031f 	and.w	r3, r3, #31
 8006e84:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10a      	bne.n	8006ea2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8006e8c:	4b0d      	ldr	r3, [pc, #52]	; (8006ec4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d002      	beq.n	8006e9e <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8006e98:	2311      	movs	r3, #17
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	e001      	b.n	8006ea2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8006e9e:	2307      	movs	r3, #7
 8006ea0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	fb03 f202 	mul.w	r2, r3, r2
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb0:	61fb      	str	r3, [r7, #28]
 8006eb2:	e000      	b.n	8006eb6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006eb4:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8006eb6:	69fb      	ldr	r3, [r7, #28]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3724      	adds	r7, #36	; 0x24
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	001fff68 	.word	0x001fff68
 8006ecc:	00f42400 	.word	0x00f42400

08006ed0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
 8006edc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d904      	bls.n	8006eee <HAL_SAI_InitProtocol+0x1e>
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	3b03      	subs	r3, #3
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d812      	bhi.n	8006f12 <HAL_SAI_InitProtocol+0x42>
 8006eec:	e008      	b.n	8006f00 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	68b9      	ldr	r1, [r7, #8]
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f9fb 	bl	80072f0 <SAI_InitI2S>
 8006efa:	4603      	mov	r3, r0
 8006efc:	75fb      	strb	r3, [r7, #23]
      break;
 8006efe:	e00b      	b.n	8006f18 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	68b9      	ldr	r1, [r7, #8]
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 faa4 	bl	8007454 <SAI_InitPCM>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006f10:	e002      	b.n	8006f18 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	75fb      	strb	r3, [r7, #23]
      break;
 8006f16:	bf00      	nop
  }

  if (status == HAL_OK)
 8006f18:	7dfb      	ldrb	r3, [r7, #23]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d104      	bne.n	8006f28 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	f000 f808 	bl	8006f34 <HAL_SAI_Init>
 8006f24:	4603      	mov	r3, r0
 8006f26:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
	...

08006f34 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b08a      	sub	sp, #40	; 0x28
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e1c7      	b.n	80072d6 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d10e      	bne.n	8006f6e <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a81      	ldr	r2, [pc, #516]	; (800715c <HAL_SAI_Init+0x228>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d107      	bne.n	8006f6a <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d103      	bne.n	8006f6a <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e1b3      	b.n	80072d6 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d106      	bne.n	8006f88 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7fb fbd4 	bl	8002730 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 fae5 	bl	8007558 <SAI_Disable>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d001      	beq.n	8006f98 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e19e      	b.n	80072d6 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	d00c      	beq.n	8006fc2 <HAL_SAI_Init+0x8e>
 8006fa8:	2b02      	cmp	r3, #2
 8006faa:	d80d      	bhi.n	8006fc8 <HAL_SAI_Init+0x94>
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <HAL_SAI_Init+0x82>
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d003      	beq.n	8006fbc <HAL_SAI_Init+0x88>
 8006fb4:	e008      	b.n	8006fc8 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006fba:	e008      	b.n	8006fce <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8006fbc:	2310      	movs	r3, #16
 8006fbe:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006fc0:	e005      	b.n	8006fce <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006fc2:	2320      	movs	r3, #32
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006fc6:	e002      	b.n	8006fce <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006fcc:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	d81d      	bhi.n	8007012 <HAL_SAI_Init+0xde>
 8006fd6:	a201      	add	r2, pc, #4	; (adr r2, 8006fdc <HAL_SAI_Init+0xa8>)
 8006fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fdc:	08006fed 	.word	0x08006fed
 8006fe0:	08006ff3 	.word	0x08006ff3
 8006fe4:	08006ffb 	.word	0x08006ffb
 8006fe8:	08007003 	.word	0x08007003
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8006fec:	2300      	movs	r3, #0
 8006fee:	61fb      	str	r3, [r7, #28]
      break;
 8006ff0:	e012      	b.n	8007018 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8006ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ff6:	61fb      	str	r3, [r7, #28]
      break;
 8006ff8:	e00e      	b.n	8007018 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8006ffa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006ffe:	61fb      	str	r3, [r7, #28]
      break;
 8007000:	e00a      	b.n	8007018 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007002:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007006:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700a:	f043 0301 	orr.w	r3, r3, #1
 800700e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007010:	e002      	b.n	8007018 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8007012:	2300      	movs	r3, #0
 8007014:	61fb      	str	r3, [r7, #28]
      break;
 8007016:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a4f      	ldr	r2, [pc, #316]	; (800715c <HAL_SAI_Init+0x228>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d004      	beq.n	800702c <HAL_SAI_Init+0xf8>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a4e      	ldr	r2, [pc, #312]	; (8007160 <HAL_SAI_Init+0x22c>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d103      	bne.n	8007034 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 800702c:	4a4d      	ldr	r2, [pc, #308]	; (8007164 <HAL_SAI_Init+0x230>)
 800702e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007030:	6013      	str	r3, [r2, #0]
 8007032:	e002      	b.n	800703a <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007034:	4a4c      	ldr	r2, [pc, #304]	; (8007168 <HAL_SAI_Init+0x234>)
 8007036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007038:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d073      	beq.n	800712a <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a45      	ldr	r2, [pc, #276]	; (800715c <HAL_SAI_Init+0x228>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d004      	beq.n	8007056 <HAL_SAI_Init+0x122>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a43      	ldr	r2, [pc, #268]	; (8007160 <HAL_SAI_Init+0x22c>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d105      	bne.n	8007062 <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007056:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800705a:	f7fe fd0d 	bl	8005a78 <HAL_RCCEx_GetPeriphCLKFreq>
 800705e:	61b8      	str	r0, [r7, #24]
 8007060:	e004      	b.n	800706c <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007062:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007066:	f7fe fd07 	bl	8005a78 <HAL_RCCEx_GetPeriphCLKFreq>
 800706a:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007074:	d120      	bne.n	80070b8 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707a:	2b04      	cmp	r3, #4
 800707c:	d102      	bne.n	8007084 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 800707e:	2340      	movs	r3, #64	; 0x40
 8007080:	613b      	str	r3, [r7, #16]
 8007082:	e00a      	b.n	800709a <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	2b08      	cmp	r3, #8
 800708a:	d103      	bne.n	8007094 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 800708c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007090:	613b      	str	r3, [r7, #16]
 8007092:	e002      	b.n	800709a <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007098:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	4619      	mov	r1, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	69db      	ldr	r3, [r3, #28]
 80070aa:	693a      	ldr	r2, [r7, #16]
 80070ac:	fb02 f303 	mul.w	r3, r2, r3
 80070b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80070b4:	617b      	str	r3, [r7, #20]
 80070b6:	e017      	b.n	80070e8 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80070c0:	d101      	bne.n	80070c6 <HAL_SAI_Init+0x192>
 80070c2:	2302      	movs	r3, #2
 80070c4:	e000      	b.n	80070c8 <HAL_SAI_Init+0x194>
 80070c6:	2301      	movs	r3, #1
 80070c8:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80070ca:	69ba      	ldr	r2, [r7, #24]
 80070cc:	4613      	mov	r3, r2
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	005b      	lsls	r3, r3, #1
 80070d4:	4619      	mov	r1, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	69db      	ldr	r3, [r3, #28]
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	fb02 f303 	mul.w	r3, r2, r3
 80070e0:	021b      	lsls	r3, r3, #8
 80070e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80070e6:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	4a20      	ldr	r2, [pc, #128]	; (800716c <HAL_SAI_Init+0x238>)
 80070ec:	fba2 2303 	umull	r2, r3, r2, r3
 80070f0:	08da      	lsrs	r2, r3, #3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80070f6:	6979      	ldr	r1, [r7, #20]
 80070f8:	4b1c      	ldr	r3, [pc, #112]	; (800716c <HAL_SAI_Init+0x238>)
 80070fa:	fba3 2301 	umull	r2, r3, r3, r1
 80070fe:	08da      	lsrs	r2, r3, #3
 8007100:	4613      	mov	r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	4413      	add	r3, r2
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	1aca      	subs	r2, r1, r3
 800710a:	2a08      	cmp	r2, #8
 800710c:	d904      	bls.n	8007118 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711c:	2b04      	cmp	r3, #4
 800711e:	d104      	bne.n	800712a <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a1b      	ldr	r3, [r3, #32]
 8007124:	085a      	lsrs	r2, r3, #1
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_SAI_Init+0x206>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	2b02      	cmp	r3, #2
 8007138:	d109      	bne.n	800714e <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_SAI_Init+0x212>
 8007142:	2300      	movs	r3, #0
 8007144:	e001      	b.n	800714a <HAL_SAI_Init+0x216>
 8007146:	f44f 7300 	mov.w	r3, #512	; 0x200
 800714a:	623b      	str	r3, [r7, #32]
 800714c:	e012      	b.n	8007174 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007152:	2b01      	cmp	r3, #1
 8007154:	d10c      	bne.n	8007170 <HAL_SAI_Init+0x23c>
 8007156:	f44f 7300 	mov.w	r3, #512	; 0x200
 800715a:	e00a      	b.n	8007172 <HAL_SAI_Init+0x23e>
 800715c:	40015404 	.word	0x40015404
 8007160:	40015424 	.word	0x40015424
 8007164:	40015400 	.word	0x40015400
 8007168:	40015800 	.word	0x40015800
 800716c:	cccccccd 	.word	0xcccccccd
 8007170:	2300      	movs	r3, #0
 8007172:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	6819      	ldr	r1, [r3, #0]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	4b58      	ldr	r3, [pc, #352]	; (80072e0 <HAL_SAI_Init+0x3ac>)
 8007180:	400b      	ands	r3, r1
 8007182:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	6819      	ldr	r1, [r3, #0]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007192:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007198:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800719e:	431a      	orrs	r2, r3
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80071a4:	69fb      	ldr	r3, [r7, #28]
 80071a6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 80071ac:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80071b8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	051b      	lsls	r3, r3, #20
 80071c0:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80071c6:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	430a      	orrs	r2, r1
 80071ce:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	6812      	ldr	r2, [r2, #0]
 80071da:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80071de:	f023 030f 	bic.w	r3, r3, #15
 80071e2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	6859      	ldr	r1, [r3, #4]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	699a      	ldr	r2, [r3, #24]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f2:	431a      	orrs	r2, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f8:	431a      	orrs	r2, r3
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	6899      	ldr	r1, [r3, #8]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	4b35      	ldr	r3, [pc, #212]	; (80072e4 <HAL_SAI_Init+0x3b0>)
 800720e:	400b      	ands	r3, r1
 8007210:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	6899      	ldr	r1, [r3, #8]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800721c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007222:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8007228:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 800722e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007234:	3b01      	subs	r3, #1
 8007236:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007238:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68d9      	ldr	r1, [r3, #12]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	f24f 0320 	movw	r3, #61472	; 0xf020
 8007250:	400b      	ands	r3, r1
 8007252:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68d9      	ldr	r1, [r3, #12]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007262:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007268:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800726a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007270:	3b01      	subs	r3, #1
 8007272:	021b      	lsls	r3, r3, #8
 8007274:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	430a      	orrs	r2, r1
 800727c:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a19      	ldr	r2, [pc, #100]	; (80072e8 <HAL_SAI_Init+0x3b4>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d119      	bne.n	80072bc <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8007288:	4b18      	ldr	r3, [pc, #96]	; (80072ec <HAL_SAI_Init+0x3b8>)
 800728a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728c:	4a17      	ldr	r2, [pc, #92]	; (80072ec <HAL_SAI_Init+0x3b8>)
 800728e:	f023 0301 	bic.w	r3, r3, #1
 8007292:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800729a:	2b01      	cmp	r3, #1
 800729c:	d10e      	bne.n	80072bc <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a6:	3b01      	subs	r3, #1
 80072a8:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80072aa:	4910      	ldr	r1, [pc, #64]	; (80072ec <HAL_SAI_Init+0x3b8>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 80072b0:	4b0e      	ldr	r3, [pc, #56]	; (80072ec <HAL_SAI_Init+0x3b8>)
 80072b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b4:	4a0d      	ldr	r2, [pc, #52]	; (80072ec <HAL_SAI_Init+0x3b8>)
 80072b6:	f043 0301 	orr.w	r3, r3, #1
 80072ba:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3728      	adds	r7, #40	; 0x28
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	f805c010 	.word	0xf805c010
 80072e4:	fff88000 	.word	0xfff88000
 80072e8:	40015404 	.word	0x40015404
 80072ec:	40015400 	.word	0x40015400

080072f0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b087      	sub	sp, #28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
 80072fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <SAI_InitI2S+0x2e>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	2b02      	cmp	r3, #2
 800731c:	d103      	bne.n	8007326 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	64da      	str	r2, [r3, #76]	; 0x4c
 8007324:	e002      	b.n	800732c <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2201      	movs	r2, #1
 800732a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007332:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800733a:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	683a      	ldr	r2, [r7, #0]
 8007346:	66da      	str	r2, [r3, #108]	; 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e077      	b.n	8007446 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d107      	bne.n	800736c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8007368:	661a      	str	r2, [r3, #96]	; 0x60
 800736a:	e006      	b.n	800737a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007372:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2200      	movs	r2, #0
 8007378:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Frame definition */
  switch (datasize)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2b03      	cmp	r3, #3
 800737e:	d84f      	bhi.n	8007420 <SAI_InitI2S+0x130>
 8007380:	a201      	add	r2, pc, #4	; (adr r2, 8007388 <SAI_InitI2S+0x98>)
 8007382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007386:	bf00      	nop
 8007388:	08007399 	.word	0x08007399
 800738c:	080073bb 	.word	0x080073bb
 8007390:	080073dd 	.word	0x080073dd
 8007394:	080073ff 	.word	0x080073ff
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2280      	movs	r2, #128	; 0x80
 800739c:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	085b      	lsrs	r3, r3, #1
 80073a2:	015a      	lsls	r2, r3, #5
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	085b      	lsrs	r3, r3, #1
 80073ac:	011a      	lsls	r2, r3, #4
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2240      	movs	r2, #64	; 0x40
 80073b6:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80073b8:	e035      	b.n	8007426 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2280      	movs	r2, #128	; 0x80
 80073be:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	085b      	lsrs	r3, r3, #1
 80073c4:	019a      	lsls	r2, r3, #6
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	085b      	lsrs	r3, r3, #1
 80073ce:	015a      	lsls	r2, r3, #5
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2280      	movs	r2, #128	; 0x80
 80073d8:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80073da:	e024      	b.n	8007426 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	22c0      	movs	r2, #192	; 0xc0
 80073e0:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	085b      	lsrs	r3, r3, #1
 80073e6:	019a      	lsls	r2, r3, #6
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	085b      	lsrs	r3, r3, #1
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2280      	movs	r2, #128	; 0x80
 80073fa:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80073fc:	e013      	b.n	8007426 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	22e0      	movs	r2, #224	; 0xe0
 8007402:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	085b      	lsrs	r3, r3, #1
 8007408:	019a      	lsls	r2, r3, #6
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	085b      	lsrs	r3, r3, #1
 8007412:	015a      	lsls	r2, r3, #5
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2280      	movs	r2, #128	; 0x80
 800741c:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 800741e:	e002      	b.n	8007426 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	75fb      	strb	r3, [r7, #23]
      break;
 8007424:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	2b02      	cmp	r3, #2
 800742a:	d10b      	bne.n	8007444 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d102      	bne.n	8007438 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2210      	movs	r2, #16
 8007436:	665a      	str	r2, [r3, #100]	; 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b02      	cmp	r3, #2
 800743c:	d102      	bne.n	8007444 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2208      	movs	r2, #8
 8007442:	665a      	str	r2, [r3, #100]	; 0x64
    }
  }
  return status;
 8007444:	7dfb      	ldrb	r3, [r7, #23]
}
 8007446:	4618      	mov	r0, r3
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop

08007454 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007454:	b480      	push	{r7}
 8007456:	b087      	sub	sp, #28
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
 8007460:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007462:	2300      	movs	r3, #0
 8007464:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <SAI_InitPCM+0x2e>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	685b      	ldr	r3, [r3, #4]
 800747e:	2b02      	cmp	r3, #2
 8007480:	d103      	bne.n	800748a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2201      	movs	r2, #1
 8007486:	64da      	str	r2, [r3, #76]	; 0x4c
 8007488:	e002      	b.n	8007490 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800749c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80074a4:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	683a      	ldr	r2, [r7, #0]
 80074b0:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80074b8:	671a      	str	r2, [r3, #112]	; 0x70

  if (protocol == SAI_PCM_SHORT)
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b04      	cmp	r3, #4
 80074be:	d103      	bne.n	80074c8 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2201      	movs	r2, #1
 80074c4:	655a      	str	r2, [r3, #84]	; 0x54
 80074c6:	e002      	b.n	80074ce <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	220d      	movs	r2, #13
 80074cc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  switch (datasize)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b03      	cmp	r3, #3
 80074d2:	d837      	bhi.n	8007544 <SAI_InitPCM+0xf0>
 80074d4:	a201      	add	r2, pc, #4	; (adr r2, 80074dc <SAI_InitPCM+0x88>)
 80074d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074da:	bf00      	nop
 80074dc:	080074ed 	.word	0x080074ed
 80074e0:	08007503 	.word	0x08007503
 80074e4:	08007519 	.word	0x08007519
 80074e8:	0800752f 	.word	0x0800752f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2280      	movs	r2, #128	; 0x80
 80074f0:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	011a      	lsls	r2, r3, #4
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2240      	movs	r2, #64	; 0x40
 80074fe:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007500:	e023      	b.n	800754a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2280      	movs	r2, #128	; 0x80
 8007506:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	015a      	lsls	r2, r3, #5
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2280      	movs	r2, #128	; 0x80
 8007514:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007516:	e018      	b.n	800754a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	22c0      	movs	r2, #192	; 0xc0
 800751c:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	015a      	lsls	r2, r3, #5
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2280      	movs	r2, #128	; 0x80
 800752a:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 800752c:	e00d      	b.n	800754a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	22e0      	movs	r2, #224	; 0xe0
 8007532:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	015a      	lsls	r2, r3, #5
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2280      	movs	r2, #128	; 0x80
 8007540:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8007542:	e002      	b.n	800754a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]
      break;
 8007548:	bf00      	nop
  }

  return status;
 800754a:	7dfb      	ldrb	r3, [r7, #23]
}
 800754c:	4618      	mov	r0, r3
 800754e:	371c      	adds	r7, #28
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007560:	4b18      	ldr	r3, [pc, #96]	; (80075c4 <SAI_Disable+0x6c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a18      	ldr	r2, [pc, #96]	; (80075c8 <SAI_Disable+0x70>)
 8007566:	fba2 2303 	umull	r2, r3, r2, r3
 800756a:	0b1b      	lsrs	r3, r3, #12
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007582:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10a      	bne.n	80075a0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007590:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	72fb      	strb	r3, [r7, #11]
      break;
 800759e:	e009      	b.n	80075b4 <SAI_Disable+0x5c>
    }
    count--;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e7      	bne.n	8007584 <SAI_Disable+0x2c>

  return status;
 80075b4:	7afb      	ldrb	r3, [r7, #11]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	20000004 	.word	0x20000004
 80075c8:	95cbec1b 	.word	0x95cbec1b

080075cc <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e0aa      	b.n	8007734 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d106      	bne.n	80075f4 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7fa fcc2 	bl	8001f78 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685a      	ldr	r2, [r3, #4]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007616:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695a      	ldr	r2, [r3, #20]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007626:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	695a      	ldr	r2, [r3, #20]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007636:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007640:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689a      	ldr	r2, [r3, #8]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007650:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d012      	beq.n	8007680 <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d107      	bne.n	8007672 <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800766e:	609a      	str	r2, [r3, #8]
 8007670:	e006      	b.n	8007680 <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800767e:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	2b02      	cmp	r3, #2
 8007686:	d104      	bne.n	8007692 <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007690:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	6812      	ldr	r2, [r2, #0]
 800769c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80076a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	695a      	ldr	r2, [r3, #20]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	430a      	orrs	r2, r1
 80076be:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a1a      	ldr	r2, [r3, #32]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c8:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 80076ce:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d4:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 80076e0:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 80076e2:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80076ec:	d110      	bne.n	8007710 <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d004      	beq.n	8007700 <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 80076fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80076fe:	d107      	bne.n	8007710 <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800770e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0201 	orr.w	r2, r2, #1
 800771e:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	64da      	str	r2, [r3, #76]	; 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3708      	adds	r7, #8
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8007752:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800775c:	61da      	str	r2, [r3, #28]

  /* Enable Alert Interrupt */
  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
 800775e:	2180      	movs	r1, #128	; 0x80
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 f805 	bl	8007770 <SMBUS_Enable_IRQ>

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3708      	adds	r7, #8
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}

08007770 <SMBUS_Enable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 800777a:	2300      	movs	r3, #0
 800777c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007784:	2b00      	cmp	r3, #0
 8007786:	d003      	beq.n	8007790 <SMBUS_Enable_IRQ+0x20>
  {
    /* Enable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800778e:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007796:	2b38      	cmp	r3, #56	; 0x38
 8007798:	d103      	bne.n	80077a2 <SMBUS_Enable_IRQ+0x32>
  {
    /* Enable ADDR, STOP interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80077a0:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80077a8:	2bf2      	cmp	r3, #242	; 0xf2
 80077aa:	d103      	bne.n	80077b4 <SMBUS_Enable_IRQ+0x44>
  {
    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 80077b2:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	f003 03d4 	and.w	r3, r3, #212	; 0xd4
 80077ba:	2bd4      	cmp	r3, #212	; 0xd4
 80077bc:	d103      	bne.n	80077c6 <SMBUS_Enable_IRQ+0x56>
  {
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 80077c4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of SMBUS interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	6819      	ldr	r1, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	601a      	str	r2, [r3, #0]
}
 80077d6:	bf00      	nop
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr

080077e2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077e2:	b580      	push	{r7, lr}
 80077e4:	b084      	sub	sp, #16
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e095      	b.n	8007920 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d108      	bne.n	800780e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007804:	d009      	beq.n	800781a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	61da      	str	r2, [r3, #28]
 800780c:	e005      	b.n	800781a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2200      	movs	r2, #0
 8007812:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007826:	b2db      	uxtb	r3, r3
 8007828:	2b00      	cmp	r3, #0
 800782a:	d106      	bne.n	800783a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7fa fd2d 	bl	8002294 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2202      	movs	r2, #2
 800783e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007850:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800785a:	d902      	bls.n	8007862 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800785c:	2300      	movs	r3, #0
 800785e:	60fb      	str	r3, [r7, #12]
 8007860:	e002      	b.n	8007868 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007862:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007866:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007870:	d007      	beq.n	8007882 <HAL_SPI_Init+0xa0>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800787a:	d002      	beq.n	8007882 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007892:	431a      	orrs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	431a      	orrs	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078b0:	431a      	orrs	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	69db      	ldr	r3, [r3, #28]
 80078b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078ba:	431a      	orrs	r2, r3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a1b      	ldr	r3, [r3, #32]
 80078c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078c4:	ea42 0103 	orr.w	r1, r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	699b      	ldr	r3, [r3, #24]
 80078dc:	0c1b      	lsrs	r3, r3, #16
 80078de:	f003 0204 	and.w	r2, r3, #4
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e6:	f003 0310 	and.w	r3, r3, #16
 80078ea:	431a      	orrs	r2, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f0:	f003 0308 	and.w	r3, r3, #8
 80078f4:	431a      	orrs	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80078fe:	ea42 0103 	orr.w	r1, r2, r3
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	603b      	str	r3, [r7, #0]
 8007934:	4613      	mov	r3, r2
 8007936:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007938:	2300      	movs	r3, #0
 800793a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007942:	2b01      	cmp	r3, #1
 8007944:	d101      	bne.n	800794a <HAL_SPI_Transmit+0x22>
 8007946:	2302      	movs	r3, #2
 8007948:	e158      	b.n	8007bfc <HAL_SPI_Transmit+0x2d4>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2201      	movs	r2, #1
 800794e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007952:	f7fb f909 	bl	8002b68 <HAL_GetTick>
 8007956:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007958:	88fb      	ldrh	r3, [r7, #6]
 800795a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b01      	cmp	r3, #1
 8007966:	d002      	beq.n	800796e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007968:	2302      	movs	r3, #2
 800796a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800796c:	e13d      	b.n	8007bea <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d002      	beq.n	800797a <HAL_SPI_Transmit+0x52>
 8007974:	88fb      	ldrh	r3, [r7, #6]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d102      	bne.n	8007980 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800797e:	e134      	b.n	8007bea <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2203      	movs	r2, #3
 8007984:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	88fa      	ldrh	r2, [r7, #6]
 8007998:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	88fa      	ldrh	r2, [r7, #6]
 800799e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2200      	movs	r2, #0
 80079c0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079ca:	d10f      	bne.n	80079ec <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f6:	2b40      	cmp	r3, #64	; 0x40
 80079f8:	d007      	beq.n	8007a0a <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007a12:	d94b      	bls.n	8007aac <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	685b      	ldr	r3, [r3, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <HAL_SPI_Transmit+0xfa>
 8007a1c:	8afb      	ldrh	r3, [r7, #22]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d13e      	bne.n	8007aa0 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a26:	881a      	ldrh	r2, [r3, #0]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a32:	1c9a      	adds	r2, r3, #2
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	b29a      	uxth	r2, r3
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007a46:	e02b      	b.n	8007aa0 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d112      	bne.n	8007a7c <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5a:	881a      	ldrh	r2, [r3, #0]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a66:	1c9a      	adds	r2, r3, #2
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	3b01      	subs	r3, #1
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a7a:	e011      	b.n	8007aa0 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a7c:	f7fb f874 	bl	8002b68 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d803      	bhi.n	8007a94 <HAL_SPI_Transmit+0x16c>
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a92:	d102      	bne.n	8007a9a <HAL_SPI_Transmit+0x172>
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d102      	bne.n	8007aa0 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a9e:	e0a4      	b.n	8007bea <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1ce      	bne.n	8007a48 <HAL_SPI_Transmit+0x120>
 8007aaa:	e07c      	b.n	8007ba6 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <HAL_SPI_Transmit+0x192>
 8007ab4:	8afb      	ldrh	r3, [r7, #22]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d170      	bne.n	8007b9c <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d912      	bls.n	8007aea <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ac8:	881a      	ldrh	r2, [r3, #0]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad4:	1c9a      	adds	r2, r3, #2
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b02      	subs	r3, #2
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ae8:	e058      	b.n	8007b9c <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	330c      	adds	r3, #12
 8007af4:	7812      	ldrb	r2, [r2, #0]
 8007af6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afc:	1c5a      	adds	r2, r3, #1
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	b29a      	uxth	r2, r3
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007b10:	e044      	b.n	8007b9c <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d12b      	bne.n	8007b78 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d912      	bls.n	8007b50 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2e:	881a      	ldrh	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b3a:	1c9a      	adds	r2, r3, #2
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	3b02      	subs	r3, #2
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b4e:	e025      	b.n	8007b9c <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	330c      	adds	r3, #12
 8007b5a:	7812      	ldrb	r2, [r2, #0]
 8007b5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b76:	e011      	b.n	8007b9c <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b78:	f7fa fff6 	bl	8002b68 <HAL_GetTick>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d803      	bhi.n	8007b90 <HAL_SPI_Transmit+0x268>
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b8e:	d102      	bne.n	8007b96 <HAL_SPI_Transmit+0x26e>
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d102      	bne.n	8007b9c <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007b96:	2303      	movs	r3, #3
 8007b98:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b9a:	e026      	b.n	8007bea <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1b5      	bne.n	8007b12 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ba6:	69ba      	ldr	r2, [r7, #24]
 8007ba8:	6839      	ldr	r1, [r7, #0]
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	f000 fce4 	bl	8008578 <SPI_EndRxTxTransaction>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10a      	bne.n	8007bda <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	613b      	str	r3, [r7, #16]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	613b      	str	r3, [r7, #16]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	613b      	str	r3, [r7, #16]
 8007bd8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d002      	beq.n	8007be8 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	77fb      	strb	r3, [r7, #31]
 8007be6:	e000      	b.n	8007bea <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007be8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007bfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3720      	adds	r7, #32
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b088      	sub	sp, #32
 8007c08:	af02      	add	r7, sp, #8
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	603b      	str	r3, [r7, #0]
 8007c10:	4613      	mov	r3, r2
 8007c12:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c14:	2300      	movs	r3, #0
 8007c16:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c20:	d112      	bne.n	8007c48 <HAL_SPI_Receive+0x44>
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10e      	bne.n	8007c48 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2204      	movs	r2, #4
 8007c2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007c32:	88fa      	ldrh	r2, [r7, #6]
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	68b9      	ldr	r1, [r7, #8]
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 f910 	bl	8007e64 <HAL_SPI_TransmitReceive>
 8007c44:	4603      	mov	r3, r0
 8007c46:	e109      	b.n	8007e5c <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d101      	bne.n	8007c56 <HAL_SPI_Receive+0x52>
 8007c52:	2302      	movs	r3, #2
 8007c54:	e102      	b.n	8007e5c <HAL_SPI_Receive+0x258>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c5e:	f7fa ff83 	bl	8002b68 <HAL_GetTick>
 8007c62:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d002      	beq.n	8007c76 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007c70:	2302      	movs	r3, #2
 8007c72:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c74:	e0e9      	b.n	8007e4a <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d002      	beq.n	8007c82 <HAL_SPI_Receive+0x7e>
 8007c7c:	88fb      	ldrh	r3, [r7, #6]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d102      	bne.n	8007c88 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c86:	e0e0      	b.n	8007e4a <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2204      	movs	r2, #4
 8007c8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	88fa      	ldrh	r2, [r7, #6]
 8007ca0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	88fa      	ldrh	r2, [r7, #6]
 8007ca8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cd2:	d908      	bls.n	8007ce6 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	685a      	ldr	r2, [r3, #4]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ce2:	605a      	str	r2, [r3, #4]
 8007ce4:	e007      	b.n	8007cf6 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007cf4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cfe:	d10f      	bne.n	8007d20 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681a      	ldr	r2, [r3, #0]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d1e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d2a:	2b40      	cmp	r3, #64	; 0x40
 8007d2c:	d007      	beq.n	8007d3e <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d3c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d46:	d867      	bhi.n	8007e18 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007d48:	e030      	b.n	8007dac <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f003 0301 	and.w	r3, r3, #1
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d117      	bne.n	8007d88 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f103 020c 	add.w	r2, r3, #12
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d64:	7812      	ldrb	r2, [r2, #0]
 8007d66:	b2d2      	uxtb	r2, r2
 8007d68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6e:	1c5a      	adds	r2, r3, #1
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007d86:	e011      	b.n	8007dac <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d88:	f7fa feee 	bl	8002b68 <HAL_GetTick>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	683a      	ldr	r2, [r7, #0]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d803      	bhi.n	8007da0 <HAL_SPI_Receive+0x19c>
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d9e:	d102      	bne.n	8007da6 <HAL_SPI_Receive+0x1a2>
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d102      	bne.n	8007dac <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007daa:	e04e      	b.n	8007e4a <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1c8      	bne.n	8007d4a <HAL_SPI_Receive+0x146>
 8007db8:	e034      	b.n	8007e24 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d115      	bne.n	8007df4 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd2:	b292      	uxth	r2, r2
 8007dd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dda:	1c9a      	adds	r2, r3, #2
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	3b01      	subs	r3, #1
 8007dea:	b29a      	uxth	r2, r3
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007df2:	e011      	b.n	8007e18 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007df4:	f7fa feb8 	bl	8002b68 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	683a      	ldr	r2, [r7, #0]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d803      	bhi.n	8007e0c <HAL_SPI_Receive+0x208>
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e0a:	d102      	bne.n	8007e12 <HAL_SPI_Receive+0x20e>
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d102      	bne.n	8007e18 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007e16:	e018      	b.n	8007e4a <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1ca      	bne.n	8007dba <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 fb4d 	bl	80084c8 <SPI_EndRxTransaction>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d002      	beq.n	8007e3a <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2220      	movs	r2, #32
 8007e38:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	75fb      	strb	r3, [r7, #23]
 8007e46:	e000      	b.n	8007e4a <HAL_SPI_Receive+0x246>
  }

error :
 8007e48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007e5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b08a      	sub	sp, #40	; 0x28
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	607a      	str	r2, [r7, #4]
 8007e70:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007e72:	2301      	movs	r3, #1
 8007e74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d101      	bne.n	8007e8a <HAL_SPI_TransmitReceive+0x26>
 8007e86:	2302      	movs	r3, #2
 8007e88:	e1fb      	b.n	8008282 <HAL_SPI_TransmitReceive+0x41e>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e92:	f7fa fe69 	bl	8002b68 <HAL_GetTick>
 8007e96:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e9e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007ea6:	887b      	ldrh	r3, [r7, #2]
 8007ea8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007eaa:	887b      	ldrh	r3, [r7, #2]
 8007eac:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007eae:	7efb      	ldrb	r3, [r7, #27]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d00e      	beq.n	8007ed2 <HAL_SPI_TransmitReceive+0x6e>
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007eba:	d106      	bne.n	8007eca <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d102      	bne.n	8007eca <HAL_SPI_TransmitReceive+0x66>
 8007ec4:	7efb      	ldrb	r3, [r7, #27]
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	d003      	beq.n	8007ed2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007eca:	2302      	movs	r3, #2
 8007ecc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007ed0:	e1cd      	b.n	800826e <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d005      	beq.n	8007ee4 <HAL_SPI_TransmitReceive+0x80>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d002      	beq.n	8007ee4 <HAL_SPI_TransmitReceive+0x80>
 8007ede:	887b      	ldrh	r3, [r7, #2]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d103      	bne.n	8007eec <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007eea:	e1c0      	b.n	800826e <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b04      	cmp	r3, #4
 8007ef6:	d003      	beq.n	8007f00 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2205      	movs	r2, #5
 8007efc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	887a      	ldrh	r2, [r7, #2]
 8007f10:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	887a      	ldrh	r2, [r7, #2]
 8007f18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	68ba      	ldr	r2, [r7, #8]
 8007f20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	887a      	ldrh	r2, [r7, #2]
 8007f26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	887a      	ldrh	r2, [r7, #2]
 8007f2c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2200      	movs	r2, #0
 8007f32:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f42:	d802      	bhi.n	8007f4a <HAL_SPI_TransmitReceive+0xe6>
 8007f44:	8a3b      	ldrh	r3, [r7, #16]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d908      	bls.n	8007f5c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	685a      	ldr	r2, [r3, #4]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f58:	605a      	str	r2, [r3, #4]
 8007f5a:	e007      	b.n	8007f6c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	685a      	ldr	r2, [r3, #4]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f6a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f76:	2b40      	cmp	r3, #64	; 0x40
 8007f78:	d007      	beq.n	8007f8a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f92:	d97c      	bls.n	800808e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d002      	beq.n	8007fa2 <HAL_SPI_TransmitReceive+0x13e>
 8007f9c:	8a7b      	ldrh	r3, [r7, #18]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d169      	bne.n	8008076 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa6:	881a      	ldrh	r2, [r3, #0]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb2:	1c9a      	adds	r2, r3, #2
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fc6:	e056      	b.n	8008076 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689b      	ldr	r3, [r3, #8]
 8007fce:	f003 0302 	and.w	r3, r3, #2
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d11b      	bne.n	800800e <HAL_SPI_TransmitReceive+0x1aa>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d016      	beq.n	800800e <HAL_SPI_TransmitReceive+0x1aa>
 8007fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d113      	bne.n	800800e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fea:	881a      	ldrh	r2, [r3, #0]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff6:	1c9a      	adds	r2, r3, #2
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008000:	b29b      	uxth	r3, r3
 8008002:	3b01      	subs	r3, #1
 8008004:	b29a      	uxth	r2, r3
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800800a:	2300      	movs	r3, #0
 800800c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	f003 0301 	and.w	r3, r3, #1
 8008018:	2b01      	cmp	r3, #1
 800801a:	d11c      	bne.n	8008056 <HAL_SPI_TransmitReceive+0x1f2>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008022:	b29b      	uxth	r3, r3
 8008024:	2b00      	cmp	r3, #0
 8008026:	d016      	beq.n	8008056 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68da      	ldr	r2, [r3, #12]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008032:	b292      	uxth	r2, r2
 8008034:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803a:	1c9a      	adds	r2, r3, #2
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008046:	b29b      	uxth	r3, r3
 8008048:	3b01      	subs	r3, #1
 800804a:	b29a      	uxth	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008052:	2301      	movs	r3, #1
 8008054:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008056:	f7fa fd87 	bl	8002b68 <HAL_GetTick>
 800805a:	4602      	mov	r2, r0
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008062:	429a      	cmp	r2, r3
 8008064:	d807      	bhi.n	8008076 <HAL_SPI_TransmitReceive+0x212>
 8008066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008068:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800806c:	d003      	beq.n	8008076 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800806e:	2303      	movs	r3, #3
 8008070:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008074:	e0fb      	b.n	800826e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800807a:	b29b      	uxth	r3, r3
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1a3      	bne.n	8007fc8 <HAL_SPI_TransmitReceive+0x164>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008086:	b29b      	uxth	r3, r3
 8008088:	2b00      	cmp	r3, #0
 800808a:	d19d      	bne.n	8007fc8 <HAL_SPI_TransmitReceive+0x164>
 800808c:	e0df      	b.n	800824e <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d003      	beq.n	800809e <HAL_SPI_TransmitReceive+0x23a>
 8008096:	8a7b      	ldrh	r3, [r7, #18]
 8008098:	2b01      	cmp	r3, #1
 800809a:	f040 80cb 	bne.w	8008234 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d912      	bls.n	80080ce <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ac:	881a      	ldrh	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b8:	1c9a      	adds	r2, r3, #2
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	3b02      	subs	r3, #2
 80080c6:	b29a      	uxth	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80080cc:	e0b2      	b.n	8008234 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	330c      	adds	r3, #12
 80080d8:	7812      	ldrb	r2, [r2, #0]
 80080da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e0:	1c5a      	adds	r2, r3, #1
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	3b01      	subs	r3, #1
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080f4:	e09e      	b.n	8008234 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b02      	cmp	r3, #2
 8008102:	d134      	bne.n	800816e <HAL_SPI_TransmitReceive+0x30a>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008108:	b29b      	uxth	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	d02f      	beq.n	800816e <HAL_SPI_TransmitReceive+0x30a>
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	2b01      	cmp	r3, #1
 8008112:	d12c      	bne.n	800816e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008118:	b29b      	uxth	r3, r3
 800811a:	2b01      	cmp	r3, #1
 800811c:	d912      	bls.n	8008144 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008122:	881a      	ldrh	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800812e:	1c9a      	adds	r2, r3, #2
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008138:	b29b      	uxth	r3, r3
 800813a:	3b02      	subs	r3, #2
 800813c:	b29a      	uxth	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008142:	e012      	b.n	800816a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	330c      	adds	r3, #12
 800814e:	7812      	ldrb	r2, [r2, #0]
 8008150:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008156:	1c5a      	adds	r2, r3, #1
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008160:	b29b      	uxth	r3, r3
 8008162:	3b01      	subs	r3, #1
 8008164:	b29a      	uxth	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f003 0301 	and.w	r3, r3, #1
 8008178:	2b01      	cmp	r3, #1
 800817a:	d148      	bne.n	800820e <HAL_SPI_TransmitReceive+0x3aa>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008182:	b29b      	uxth	r3, r3
 8008184:	2b00      	cmp	r3, #0
 8008186:	d042      	beq.n	800820e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800818e:	b29b      	uxth	r3, r3
 8008190:	2b01      	cmp	r3, #1
 8008192:	d923      	bls.n	80081dc <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68da      	ldr	r2, [r3, #12]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800819e:	b292      	uxth	r2, r2
 80081a0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a6:	1c9a      	adds	r2, r3, #2
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	3b02      	subs	r3, #2
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d81f      	bhi.n	800820a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80081d8:	605a      	str	r2, [r3, #4]
 80081da:	e016      	b.n	800820a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f103 020c 	add.w	r2, r3, #12
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e8:	7812      	ldrb	r2, [r2, #0]
 80081ea:	b2d2      	uxtb	r2, r2
 80081ec:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081fe:	b29b      	uxth	r3, r3
 8008200:	3b01      	subs	r3, #1
 8008202:	b29a      	uxth	r2, r3
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800820a:	2301      	movs	r3, #1
 800820c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800820e:	f7fa fcab 	bl	8002b68 <HAL_GetTick>
 8008212:	4602      	mov	r2, r0
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	1ad3      	subs	r3, r2, r3
 8008218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800821a:	429a      	cmp	r2, r3
 800821c:	d803      	bhi.n	8008226 <HAL_SPI_TransmitReceive+0x3c2>
 800821e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008220:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008224:	d102      	bne.n	800822c <HAL_SPI_TransmitReceive+0x3c8>
 8008226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008228:	2b00      	cmp	r3, #0
 800822a:	d103      	bne.n	8008234 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008232:	e01c      	b.n	800826e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008238:	b29b      	uxth	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	f47f af5b 	bne.w	80080f6 <HAL_SPI_TransmitReceive+0x292>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008246:	b29b      	uxth	r3, r3
 8008248:	2b00      	cmp	r3, #0
 800824a:	f47f af54 	bne.w	80080f6 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 f990 	bl	8008578 <SPI_EndRxTxTransaction>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d006      	beq.n	800826c <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800825e:	2301      	movs	r3, #1
 8008260:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2220      	movs	r2, #32
 8008268:	661a      	str	r2, [r3, #96]	; 0x60
 800826a:	e000      	b.n	800826e <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800826c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800827e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008282:	4618      	mov	r0, r3
 8008284:	3728      	adds	r7, #40	; 0x28
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
	...

0800828c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b088      	sub	sp, #32
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	4613      	mov	r3, r2
 800829a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800829c:	f7fa fc64 	bl	8002b68 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a4:	1a9b      	subs	r3, r3, r2
 80082a6:	683a      	ldr	r2, [r7, #0]
 80082a8:	4413      	add	r3, r2
 80082aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80082ac:	f7fa fc5c 	bl	8002b68 <HAL_GetTick>
 80082b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80082b2:	4b39      	ldr	r3, [pc, #228]	; (8008398 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	015b      	lsls	r3, r3, #5
 80082b8:	0d1b      	lsrs	r3, r3, #20
 80082ba:	69fa      	ldr	r2, [r7, #28]
 80082bc:	fb02 f303 	mul.w	r3, r2, r3
 80082c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80082c2:	e054      	b.n	800836e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082ca:	d050      	beq.n	800836e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80082cc:	f7fa fc4c 	bl	8002b68 <HAL_GetTick>
 80082d0:	4602      	mov	r2, r0
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	69fa      	ldr	r2, [r7, #28]
 80082d8:	429a      	cmp	r2, r3
 80082da:	d902      	bls.n	80082e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d13d      	bne.n	800835e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80082f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082fa:	d111      	bne.n	8008320 <SPI_WaitFlagStateUntilTimeout+0x94>
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008304:	d004      	beq.n	8008310 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800830e:	d107      	bne.n	8008320 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800831e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008324:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008328:	d10f      	bne.n	800834a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	681a      	ldr	r2, [r3, #0]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008338:	601a      	str	r2, [r3, #0]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008348:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2201      	movs	r2, #1
 800834e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e017      	b.n	800838e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008364:	2300      	movs	r3, #0
 8008366:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	3b01      	subs	r3, #1
 800836c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689a      	ldr	r2, [r3, #8]
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	4013      	ands	r3, r2
 8008378:	68ba      	ldr	r2, [r7, #8]
 800837a:	429a      	cmp	r2, r3
 800837c:	bf0c      	ite	eq
 800837e:	2301      	moveq	r3, #1
 8008380:	2300      	movne	r3, #0
 8008382:	b2db      	uxtb	r3, r3
 8008384:	461a      	mov	r2, r3
 8008386:	79fb      	ldrb	r3, [r7, #7]
 8008388:	429a      	cmp	r2, r3
 800838a:	d19b      	bne.n	80082c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3720      	adds	r7, #32
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	20000004 	.word	0x20000004

0800839c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b08a      	sub	sp, #40	; 0x28
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
 80083a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80083aa:	2300      	movs	r3, #0
 80083ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80083ae:	f7fa fbdb 	bl	8002b68 <HAL_GetTick>
 80083b2:	4602      	mov	r2, r0
 80083b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b6:	1a9b      	subs	r3, r3, r2
 80083b8:	683a      	ldr	r2, [r7, #0]
 80083ba:	4413      	add	r3, r2
 80083bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80083be:	f7fa fbd3 	bl	8002b68 <HAL_GetTick>
 80083c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	330c      	adds	r3, #12
 80083ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80083cc:	4b3d      	ldr	r3, [pc, #244]	; (80084c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	4613      	mov	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4413      	add	r3, r2
 80083d6:	00da      	lsls	r2, r3, #3
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	0d1b      	lsrs	r3, r3, #20
 80083dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083de:	fb02 f303 	mul.w	r3, r2, r3
 80083e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80083e4:	e060      	b.n	80084a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80083ec:	d107      	bne.n	80083fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d104      	bne.n	80083fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80083fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008404:	d050      	beq.n	80084a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008406:	f7fa fbaf 	bl	8002b68 <HAL_GetTick>
 800840a:	4602      	mov	r2, r0
 800840c:	6a3b      	ldr	r3, [r7, #32]
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008412:	429a      	cmp	r2, r3
 8008414:	d902      	bls.n	800841c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008418:	2b00      	cmp	r3, #0
 800841a:	d13d      	bne.n	8008498 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	685a      	ldr	r2, [r3, #4]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800842a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008434:	d111      	bne.n	800845a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800843e:	d004      	beq.n	800844a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008448:	d107      	bne.n	800845a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681a      	ldr	r2, [r3, #0]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008458:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800845e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008462:	d10f      	bne.n	8008484 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008482:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008494:	2303      	movs	r3, #3
 8008496:	e010      	b.n	80084ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d101      	bne.n	80084a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	3b01      	subs	r3, #1
 80084a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	689a      	ldr	r2, [r3, #8]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	4013      	ands	r3, r2
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d196      	bne.n	80083e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3728      	adds	r7, #40	; 0x28
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20000004 	.word	0x20000004

080084c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af02      	add	r7, sp, #8
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084dc:	d111      	bne.n	8008502 <SPI_EndRxTransaction+0x3a>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084e6:	d004      	beq.n	80084f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084f0:	d107      	bne.n	8008502 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008500:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	9300      	str	r3, [sp, #0]
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2200      	movs	r2, #0
 800850a:	2180      	movs	r1, #128	; 0x80
 800850c:	68f8      	ldr	r0, [r7, #12]
 800850e:	f7ff febd 	bl	800828c <SPI_WaitFlagStateUntilTimeout>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d007      	beq.n	8008528 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800851c:	f043 0220 	orr.w	r2, r3, #32
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e023      	b.n	8008570 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008530:	d11d      	bne.n	800856e <SPI_EndRxTransaction+0xa6>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800853a:	d004      	beq.n	8008546 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008544:	d113      	bne.n	800856e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2200      	movs	r2, #0
 800854e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f7ff ff22 	bl	800839c <SPI_WaitFifoStateUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d007      	beq.n	800856e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008562:	f043 0220 	orr.w	r2, r3, #32
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e000      	b.n	8008570 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af02      	add	r7, sp, #8
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2200      	movs	r2, #0
 800858c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f7ff ff03 	bl	800839c <SPI_WaitFifoStateUntilTimeout>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d007      	beq.n	80085ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085a0:	f043 0220 	orr.w	r2, r3, #32
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e027      	b.n	80085fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	2200      	movs	r2, #0
 80085b4:	2180      	movs	r1, #128	; 0x80
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f7ff fe68 	bl	800828c <SPI_WaitFlagStateUntilTimeout>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d007      	beq.n	80085d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085c6:	f043 0220 	orr.w	r2, r3, #32
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e014      	b.n	80085fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	9300      	str	r3, [sp, #0]
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	2200      	movs	r2, #0
 80085da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f7ff fedc 	bl	800839c <SPI_WaitFifoStateUntilTimeout>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d007      	beq.n	80085fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085ee:	f043 0220 	orr.w	r2, r3, #32
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	e000      	b.n	80085fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d101      	bne.n	8008616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e049      	b.n	80086aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b00      	cmp	r3, #0
 8008620:	d106      	bne.n	8008630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7f9 ff28 	bl	8002480 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2202      	movs	r2, #2
 8008634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	3304      	adds	r3, #4
 8008640:	4619      	mov	r1, r3
 8008642:	4610      	mov	r0, r2
 8008644:	f000 ff0a 	bl	800945c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086a8:	2300      	movs	r3, #0
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3708      	adds	r7, #8
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80086b2:	b580      	push	{r7, lr}
 80086b4:	b082      	sub	sp, #8
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d101      	bne.n	80086c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e049      	b.n	8008758 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d106      	bne.n	80086de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f7f9 fe4f 	bl	800237c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2202      	movs	r2, #2
 80086e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	3304      	adds	r3, #4
 80086ee:	4619      	mov	r1, r3
 80086f0:	4610      	mov	r0, r2
 80086f2:	f000 feb3 	bl	800945c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2201      	movs	r2, #1
 800870a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2201      	movs	r2, #1
 800873a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008756:	2300      	movs	r3, #0
}
 8008758:	4618      	mov	r0, r3
 800875a:	3708      	adds	r7, #8
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d109      	bne.n	8008784 <HAL_TIM_PWM_Start+0x24>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b01      	cmp	r3, #1
 800877a:	bf14      	ite	ne
 800877c:	2301      	movne	r3, #1
 800877e:	2300      	moveq	r3, #0
 8008780:	b2db      	uxtb	r3, r3
 8008782:	e03c      	b.n	80087fe <HAL_TIM_PWM_Start+0x9e>
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	2b04      	cmp	r3, #4
 8008788:	d109      	bne.n	800879e <HAL_TIM_PWM_Start+0x3e>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008790:	b2db      	uxtb	r3, r3
 8008792:	2b01      	cmp	r3, #1
 8008794:	bf14      	ite	ne
 8008796:	2301      	movne	r3, #1
 8008798:	2300      	moveq	r3, #0
 800879a:	b2db      	uxtb	r3, r3
 800879c:	e02f      	b.n	80087fe <HAL_TIM_PWM_Start+0x9e>
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b08      	cmp	r3, #8
 80087a2:	d109      	bne.n	80087b8 <HAL_TIM_PWM_Start+0x58>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	bf14      	ite	ne
 80087b0:	2301      	movne	r3, #1
 80087b2:	2300      	moveq	r3, #0
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	e022      	b.n	80087fe <HAL_TIM_PWM_Start+0x9e>
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	2b0c      	cmp	r3, #12
 80087bc:	d109      	bne.n	80087d2 <HAL_TIM_PWM_Start+0x72>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	bf14      	ite	ne
 80087ca:	2301      	movne	r3, #1
 80087cc:	2300      	moveq	r3, #0
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	e015      	b.n	80087fe <HAL_TIM_PWM_Start+0x9e>
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b10      	cmp	r3, #16
 80087d6:	d109      	bne.n	80087ec <HAL_TIM_PWM_Start+0x8c>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	bf14      	ite	ne
 80087e4:	2301      	movne	r3, #1
 80087e6:	2300      	moveq	r3, #0
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	e008      	b.n	80087fe <HAL_TIM_PWM_Start+0x9e>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	bf14      	ite	ne
 80087f8:	2301      	movne	r3, #1
 80087fa:	2300      	moveq	r3, #0
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e09c      	b.n	8008940 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d104      	bne.n	8008816 <HAL_TIM_PWM_Start+0xb6>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008814:	e023      	b.n	800885e <HAL_TIM_PWM_Start+0xfe>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b04      	cmp	r3, #4
 800881a:	d104      	bne.n	8008826 <HAL_TIM_PWM_Start+0xc6>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2202      	movs	r2, #2
 8008820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008824:	e01b      	b.n	800885e <HAL_TIM_PWM_Start+0xfe>
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	2b08      	cmp	r3, #8
 800882a:	d104      	bne.n	8008836 <HAL_TIM_PWM_Start+0xd6>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2202      	movs	r2, #2
 8008830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008834:	e013      	b.n	800885e <HAL_TIM_PWM_Start+0xfe>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	2b0c      	cmp	r3, #12
 800883a:	d104      	bne.n	8008846 <HAL_TIM_PWM_Start+0xe6>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2202      	movs	r2, #2
 8008840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008844:	e00b      	b.n	800885e <HAL_TIM_PWM_Start+0xfe>
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	2b10      	cmp	r3, #16
 800884a:	d104      	bne.n	8008856 <HAL_TIM_PWM_Start+0xf6>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008854:	e003      	b.n	800885e <HAL_TIM_PWM_Start+0xfe>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2202      	movs	r2, #2
 800885a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2201      	movs	r2, #1
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	4618      	mov	r0, r3
 8008868:	f001 fb26 	bl	8009eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a35      	ldr	r2, [pc, #212]	; (8008948 <HAL_TIM_PWM_Start+0x1e8>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d013      	beq.n	800889e <HAL_TIM_PWM_Start+0x13e>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a34      	ldr	r2, [pc, #208]	; (800894c <HAL_TIM_PWM_Start+0x1ec>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d00e      	beq.n	800889e <HAL_TIM_PWM_Start+0x13e>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a32      	ldr	r2, [pc, #200]	; (8008950 <HAL_TIM_PWM_Start+0x1f0>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d009      	beq.n	800889e <HAL_TIM_PWM_Start+0x13e>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a31      	ldr	r2, [pc, #196]	; (8008954 <HAL_TIM_PWM_Start+0x1f4>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d004      	beq.n	800889e <HAL_TIM_PWM_Start+0x13e>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a2f      	ldr	r2, [pc, #188]	; (8008958 <HAL_TIM_PWM_Start+0x1f8>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d101      	bne.n	80088a2 <HAL_TIM_PWM_Start+0x142>
 800889e:	2301      	movs	r3, #1
 80088a0:	e000      	b.n	80088a4 <HAL_TIM_PWM_Start+0x144>
 80088a2:	2300      	movs	r3, #0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d007      	beq.n	80088b8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80088b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a22      	ldr	r2, [pc, #136]	; (8008948 <HAL_TIM_PWM_Start+0x1e8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d01d      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088ca:	d018      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a22      	ldr	r2, [pc, #136]	; (800895c <HAL_TIM_PWM_Start+0x1fc>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d013      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a21      	ldr	r2, [pc, #132]	; (8008960 <HAL_TIM_PWM_Start+0x200>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d00e      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a1f      	ldr	r2, [pc, #124]	; (8008964 <HAL_TIM_PWM_Start+0x204>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d009      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a17      	ldr	r2, [pc, #92]	; (800894c <HAL_TIM_PWM_Start+0x1ec>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d004      	beq.n	80088fe <HAL_TIM_PWM_Start+0x19e>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a15      	ldr	r2, [pc, #84]	; (8008950 <HAL_TIM_PWM_Start+0x1f0>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d115      	bne.n	800892a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	689a      	ldr	r2, [r3, #8]
 8008904:	4b18      	ldr	r3, [pc, #96]	; (8008968 <HAL_TIM_PWM_Start+0x208>)
 8008906:	4013      	ands	r3, r2
 8008908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2b06      	cmp	r3, #6
 800890e:	d015      	beq.n	800893c <HAL_TIM_PWM_Start+0x1dc>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008916:	d011      	beq.n	800893c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f042 0201 	orr.w	r2, r2, #1
 8008926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008928:	e008      	b.n	800893c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681a      	ldr	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f042 0201 	orr.w	r2, r2, #1
 8008938:	601a      	str	r2, [r3, #0]
 800893a:	e000      	b.n	800893e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800893c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800893e:	2300      	movs	r3, #0
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	40012c00 	.word	0x40012c00
 800894c:	40013400 	.word	0x40013400
 8008950:	40014000 	.word	0x40014000
 8008954:	40014400 	.word	0x40014400
 8008958:	40014800 	.word	0x40014800
 800895c:	40000400 	.word	0x40000400
 8008960:	40000800 	.word	0x40000800
 8008964:	40000c00 	.word	0x40000c00
 8008968:	00010007 	.word	0x00010007

0800896c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b082      	sub	sp, #8
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d101      	bne.n	800897e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e049      	b.n	8008a12 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008984:	b2db      	uxtb	r3, r3
 8008986:	2b00      	cmp	r3, #0
 8008988:	d106      	bne.n	8008998 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f841 	bl	8008a1a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2202      	movs	r2, #2
 800899c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	3304      	adds	r3, #4
 80089a8:	4619      	mov	r1, r3
 80089aa:	4610      	mov	r0, r2
 80089ac:	f000 fd56 	bl	800945c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008a1a:	b480      	push	{r7}
 8008a1c:	b083      	sub	sp, #12
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008a22:	bf00      	nop
 8008a24:	370c      	adds	r7, #12
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
	...

08008a30 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d104      	bne.n	8008a4e <HAL_TIM_IC_Start_IT+0x1e>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	e023      	b.n	8008a96 <HAL_TIM_IC_Start_IT+0x66>
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	2b04      	cmp	r3, #4
 8008a52:	d104      	bne.n	8008a5e <HAL_TIM_IC_Start_IT+0x2e>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	e01b      	b.n	8008a96 <HAL_TIM_IC_Start_IT+0x66>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b08      	cmp	r3, #8
 8008a62:	d104      	bne.n	8008a6e <HAL_TIM_IC_Start_IT+0x3e>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008a6a:	b2db      	uxtb	r3, r3
 8008a6c:	e013      	b.n	8008a96 <HAL_TIM_IC_Start_IT+0x66>
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	2b0c      	cmp	r3, #12
 8008a72:	d104      	bne.n	8008a7e <HAL_TIM_IC_Start_IT+0x4e>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	e00b      	b.n	8008a96 <HAL_TIM_IC_Start_IT+0x66>
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	2b10      	cmp	r3, #16
 8008a82:	d104      	bne.n	8008a8e <HAL_TIM_IC_Start_IT+0x5e>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	e003      	b.n	8008a96 <HAL_TIM_IC_Start_IT+0x66>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d104      	bne.n	8008aa8 <HAL_TIM_IC_Start_IT+0x78>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	e013      	b.n	8008ad0 <HAL_TIM_IC_Start_IT+0xa0>
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	2b04      	cmp	r3, #4
 8008aac:	d104      	bne.n	8008ab8 <HAL_TIM_IC_Start_IT+0x88>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	e00b      	b.n	8008ad0 <HAL_TIM_IC_Start_IT+0xa0>
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	2b08      	cmp	r3, #8
 8008abc:	d104      	bne.n	8008ac8 <HAL_TIM_IC_Start_IT+0x98>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	e003      	b.n	8008ad0 <HAL_TIM_IC_Start_IT+0xa0>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008ad2:	7bbb      	ldrb	r3, [r7, #14]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d102      	bne.n	8008ade <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ad8:	7b7b      	ldrb	r3, [r7, #13]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d001      	beq.n	8008ae2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e0dd      	b.n	8008c9e <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d104      	bne.n	8008af2 <HAL_TIM_IC_Start_IT+0xc2>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008af0:	e023      	b.n	8008b3a <HAL_TIM_IC_Start_IT+0x10a>
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	2b04      	cmp	r3, #4
 8008af6:	d104      	bne.n	8008b02 <HAL_TIM_IC_Start_IT+0xd2>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b00:	e01b      	b.n	8008b3a <HAL_TIM_IC_Start_IT+0x10a>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	2b08      	cmp	r3, #8
 8008b06:	d104      	bne.n	8008b12 <HAL_TIM_IC_Start_IT+0xe2>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b10:	e013      	b.n	8008b3a <HAL_TIM_IC_Start_IT+0x10a>
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b0c      	cmp	r3, #12
 8008b16:	d104      	bne.n	8008b22 <HAL_TIM_IC_Start_IT+0xf2>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b20:	e00b      	b.n	8008b3a <HAL_TIM_IC_Start_IT+0x10a>
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	2b10      	cmp	r3, #16
 8008b26:	d104      	bne.n	8008b32 <HAL_TIM_IC_Start_IT+0x102>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b30:	e003      	b.n	8008b3a <HAL_TIM_IC_Start_IT+0x10a>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2202      	movs	r2, #2
 8008b36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d104      	bne.n	8008b4a <HAL_TIM_IC_Start_IT+0x11a>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2202      	movs	r2, #2
 8008b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b48:	e013      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x142>
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	2b04      	cmp	r3, #4
 8008b4e:	d104      	bne.n	8008b5a <HAL_TIM_IC_Start_IT+0x12a>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b58:	e00b      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x142>
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	2b08      	cmp	r3, #8
 8008b5e:	d104      	bne.n	8008b6a <HAL_TIM_IC_Start_IT+0x13a>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2202      	movs	r2, #2
 8008b64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008b68:	e003      	b.n	8008b72 <HAL_TIM_IC_Start_IT+0x142>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2202      	movs	r2, #2
 8008b6e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	2b0c      	cmp	r3, #12
 8008b76:	d841      	bhi.n	8008bfc <HAL_TIM_IC_Start_IT+0x1cc>
 8008b78:	a201      	add	r2, pc, #4	; (adr r2, 8008b80 <HAL_TIM_IC_Start_IT+0x150>)
 8008b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7e:	bf00      	nop
 8008b80:	08008bb5 	.word	0x08008bb5
 8008b84:	08008bfd 	.word	0x08008bfd
 8008b88:	08008bfd 	.word	0x08008bfd
 8008b8c:	08008bfd 	.word	0x08008bfd
 8008b90:	08008bc7 	.word	0x08008bc7
 8008b94:	08008bfd 	.word	0x08008bfd
 8008b98:	08008bfd 	.word	0x08008bfd
 8008b9c:	08008bfd 	.word	0x08008bfd
 8008ba0:	08008bd9 	.word	0x08008bd9
 8008ba4:	08008bfd 	.word	0x08008bfd
 8008ba8:	08008bfd 	.word	0x08008bfd
 8008bac:	08008bfd 	.word	0x08008bfd
 8008bb0:	08008beb 	.word	0x08008beb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68da      	ldr	r2, [r3, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0202 	orr.w	r2, r2, #2
 8008bc2:	60da      	str	r2, [r3, #12]
      break;
 8008bc4:	e01d      	b.n	8008c02 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68da      	ldr	r2, [r3, #12]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f042 0204 	orr.w	r2, r2, #4
 8008bd4:	60da      	str	r2, [r3, #12]
      break;
 8008bd6:	e014      	b.n	8008c02 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	68da      	ldr	r2, [r3, #12]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f042 0208 	orr.w	r2, r2, #8
 8008be6:	60da      	str	r2, [r3, #12]
      break;
 8008be8:	e00b      	b.n	8008c02 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68da      	ldr	r2, [r3, #12]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f042 0210 	orr.w	r2, r2, #16
 8008bf8:	60da      	str	r2, [r3, #12]
      break;
 8008bfa:	e002      	b.n	8008c02 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8008c00:	bf00      	nop
  }

  if (status == HAL_OK)
 8008c02:	7bfb      	ldrb	r3, [r7, #15]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d149      	bne.n	8008c9c <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	6839      	ldr	r1, [r7, #0]
 8008c10:	4618      	mov	r0, r3
 8008c12:	f001 f951 	bl	8009eb8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a23      	ldr	r2, [pc, #140]	; (8008ca8 <HAL_TIM_IC_Start_IT+0x278>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d01d      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c28:	d018      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a1f      	ldr	r2, [pc, #124]	; (8008cac <HAL_TIM_IC_Start_IT+0x27c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d013      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a1d      	ldr	r2, [pc, #116]	; (8008cb0 <HAL_TIM_IC_Start_IT+0x280>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d00e      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a1c      	ldr	r2, [pc, #112]	; (8008cb4 <HAL_TIM_IC_Start_IT+0x284>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d009      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a1a      	ldr	r2, [pc, #104]	; (8008cb8 <HAL_TIM_IC_Start_IT+0x288>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d004      	beq.n	8008c5c <HAL_TIM_IC_Start_IT+0x22c>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a19      	ldr	r2, [pc, #100]	; (8008cbc <HAL_TIM_IC_Start_IT+0x28c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d115      	bne.n	8008c88 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	689a      	ldr	r2, [r3, #8]
 8008c62:	4b17      	ldr	r3, [pc, #92]	; (8008cc0 <HAL_TIM_IC_Start_IT+0x290>)
 8008c64:	4013      	ands	r3, r2
 8008c66:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	2b06      	cmp	r3, #6
 8008c6c:	d015      	beq.n	8008c9a <HAL_TIM_IC_Start_IT+0x26a>
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c74:	d011      	beq.n	8008c9a <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f042 0201 	orr.w	r2, r2, #1
 8008c84:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c86:	e008      	b.n	8008c9a <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f042 0201 	orr.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]
 8008c98:	e000      	b.n	8008c9c <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c9a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3710      	adds	r7, #16
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	40012c00 	.word	0x40012c00
 8008cac:	40000400 	.word	0x40000400
 8008cb0:	40000800 	.word	0x40000800
 8008cb4:	40000c00 	.word	0x40000c00
 8008cb8:	40013400 	.word	0x40013400
 8008cbc:	40014000 	.word	0x40014000
 8008cc0:	00010007 	.word	0x00010007

08008cc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d122      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	f003 0302 	and.w	r3, r3, #2
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d11b      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f06f 0202 	mvn.w	r2, #2
 8008cf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	699b      	ldr	r3, [r3, #24]
 8008cfe:	f003 0303 	and.w	r3, r3, #3
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d003      	beq.n	8008d0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 fb89 	bl	800941e <HAL_TIM_IC_CaptureCallback>
 8008d0c:	e005      	b.n	8008d1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 fb7b 	bl	800940a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f000 fb8c 	bl	8009432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	f003 0304 	and.w	r3, r3, #4
 8008d2a:	2b04      	cmp	r3, #4
 8008d2c:	d122      	bne.n	8008d74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	f003 0304 	and.w	r3, r3, #4
 8008d38:	2b04      	cmp	r3, #4
 8008d3a:	d11b      	bne.n	8008d74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f06f 0204 	mvn.w	r2, #4
 8008d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2202      	movs	r2, #2
 8008d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	699b      	ldr	r3, [r3, #24]
 8008d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d003      	beq.n	8008d62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f000 fb5f 	bl	800941e <HAL_TIM_IC_CaptureCallback>
 8008d60:	e005      	b.n	8008d6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fb51 	bl	800940a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fb62 	bl	8009432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	f003 0308 	and.w	r3, r3, #8
 8008d7e:	2b08      	cmp	r3, #8
 8008d80:	d122      	bne.n	8008dc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f003 0308 	and.w	r3, r3, #8
 8008d8c:	2b08      	cmp	r3, #8
 8008d8e:	d11b      	bne.n	8008dc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f06f 0208 	mvn.w	r2, #8
 8008d98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2204      	movs	r2, #4
 8008d9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	69db      	ldr	r3, [r3, #28]
 8008da6:	f003 0303 	and.w	r3, r3, #3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d003      	beq.n	8008db6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 fb35 	bl	800941e <HAL_TIM_IC_CaptureCallback>
 8008db4:	e005      	b.n	8008dc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 fb27 	bl	800940a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fb38 	bl	8009432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	f003 0310 	and.w	r3, r3, #16
 8008dd2:	2b10      	cmp	r3, #16
 8008dd4:	d122      	bne.n	8008e1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	68db      	ldr	r3, [r3, #12]
 8008ddc:	f003 0310 	and.w	r3, r3, #16
 8008de0:	2b10      	cmp	r3, #16
 8008de2:	d11b      	bne.n	8008e1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f06f 0210 	mvn.w	r2, #16
 8008dec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2208      	movs	r2, #8
 8008df2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	69db      	ldr	r3, [r3, #28]
 8008dfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d003      	beq.n	8008e0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 fb0b 	bl	800941e <HAL_TIM_IC_CaptureCallback>
 8008e08:	e005      	b.n	8008e16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fafd 	bl	800940a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 fb0e 	bl	8009432 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	f003 0301 	and.w	r3, r3, #1
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d10e      	bne.n	8008e48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d107      	bne.n	8008e48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f06f 0201 	mvn.w	r2, #1
 8008e40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f000 fad7 	bl	80093f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	691b      	ldr	r3, [r3, #16]
 8008e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e52:	2b80      	cmp	r3, #128	; 0x80
 8008e54:	d10e      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e60:	2b80      	cmp	r3, #128	; 0x80
 8008e62:	d107      	bne.n	8008e74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f001 fa1e 	bl	800a2b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e82:	d10e      	bne.n	8008ea2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e8e:	2b80      	cmp	r3, #128	; 0x80
 8008e90:	d107      	bne.n	8008ea2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008e9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f001 fa11 	bl	800a2c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eac:	2b40      	cmp	r3, #64	; 0x40
 8008eae:	d10e      	bne.n	8008ece <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
 8008eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eba:	2b40      	cmp	r3, #64	; 0x40
 8008ebc:	d107      	bne.n	8008ece <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ec6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 fabc 	bl	8009446 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	f003 0320 	and.w	r3, r3, #32
 8008ed8:	2b20      	cmp	r3, #32
 8008eda:	d10e      	bne.n	8008efa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	f003 0320 	and.w	r3, r3, #32
 8008ee6:	2b20      	cmp	r3, #32
 8008ee8:	d107      	bne.n	8008efa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f06f 0220 	mvn.w	r2, #32
 8008ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f001 f9d1 	bl	800a29c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008efa:	bf00      	nop
 8008efc:	3708      	adds	r7, #8
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b086      	sub	sp, #24
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	60f8      	str	r0, [r7, #12]
 8008f0a:	60b9      	str	r1, [r7, #8]
 8008f0c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d101      	bne.n	8008f20 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	e088      	b.n	8009032 <HAL_TIM_IC_ConfigChannel+0x130>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d11b      	bne.n	8008f66 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6818      	ldr	r0, [r3, #0]
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	6819      	ldr	r1, [r3, #0]
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	f000 fdfd 	bl	8009b3c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	699a      	ldr	r2, [r3, #24]
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 020c 	bic.w	r2, r2, #12
 8008f50:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6999      	ldr	r1, [r3, #24]
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	689a      	ldr	r2, [r3, #8]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	430a      	orrs	r2, r1
 8008f62:	619a      	str	r2, [r3, #24]
 8008f64:	e060      	b.n	8009028 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2b04      	cmp	r3, #4
 8008f6a:	d11c      	bne.n	8008fa6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6818      	ldr	r0, [r3, #0]
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	6819      	ldr	r1, [r3, #0]
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	685a      	ldr	r2, [r3, #4]
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f000 fe7b 	bl	8009c76 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	699a      	ldr	r2, [r3, #24]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008f8e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6999      	ldr	r1, [r3, #24]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	021a      	lsls	r2, r3, #8
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	619a      	str	r2, [r3, #24]
 8008fa4:	e040      	b.n	8009028 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2b08      	cmp	r3, #8
 8008faa:	d11b      	bne.n	8008fe4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6818      	ldr	r0, [r3, #0]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	6819      	ldr	r1, [r3, #0]
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	685a      	ldr	r2, [r3, #4]
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	68db      	ldr	r3, [r3, #12]
 8008fbc:	f000 fec8 	bl	8009d50 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	69da      	ldr	r2, [r3, #28]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f022 020c 	bic.w	r2, r2, #12
 8008fce:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	69d9      	ldr	r1, [r3, #28]
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	689a      	ldr	r2, [r3, #8]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	61da      	str	r2, [r3, #28]
 8008fe2:	e021      	b.n	8009028 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2b0c      	cmp	r3, #12
 8008fe8:	d11c      	bne.n	8009024 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6818      	ldr	r0, [r3, #0]
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	6819      	ldr	r1, [r3, #0]
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	f000 fee5 	bl	8009dc8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	69da      	ldr	r2, [r3, #28]
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800900c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	69d9      	ldr	r1, [r3, #28]
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	021a      	lsls	r2, r3, #8
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	61da      	str	r2, [r3, #28]
 8009022:	e001      	b.n	8009028 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009030:	7dfb      	ldrb	r3, [r7, #23]
}
 8009032:	4618      	mov	r0, r3
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
	...

0800903c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009052:	2b01      	cmp	r3, #1
 8009054:	d101      	bne.n	800905a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009056:	2302      	movs	r3, #2
 8009058:	e0ff      	b.n	800925a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2201      	movs	r2, #1
 800905e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2b14      	cmp	r3, #20
 8009066:	f200 80f0 	bhi.w	800924a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800906a:	a201      	add	r2, pc, #4	; (adr r2, 8009070 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800906c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009070:	080090c5 	.word	0x080090c5
 8009074:	0800924b 	.word	0x0800924b
 8009078:	0800924b 	.word	0x0800924b
 800907c:	0800924b 	.word	0x0800924b
 8009080:	08009105 	.word	0x08009105
 8009084:	0800924b 	.word	0x0800924b
 8009088:	0800924b 	.word	0x0800924b
 800908c:	0800924b 	.word	0x0800924b
 8009090:	08009147 	.word	0x08009147
 8009094:	0800924b 	.word	0x0800924b
 8009098:	0800924b 	.word	0x0800924b
 800909c:	0800924b 	.word	0x0800924b
 80090a0:	08009187 	.word	0x08009187
 80090a4:	0800924b 	.word	0x0800924b
 80090a8:	0800924b 	.word	0x0800924b
 80090ac:	0800924b 	.word	0x0800924b
 80090b0:	080091c9 	.word	0x080091c9
 80090b4:	0800924b 	.word	0x0800924b
 80090b8:	0800924b 	.word	0x0800924b
 80090bc:	0800924b 	.word	0x0800924b
 80090c0:	08009209 	.word	0x08009209
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	68b9      	ldr	r1, [r7, #8]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 fa60 	bl	8009590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	699a      	ldr	r2, [r3, #24]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f042 0208 	orr.w	r2, r2, #8
 80090de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	699a      	ldr	r2, [r3, #24]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f022 0204 	bic.w	r2, r2, #4
 80090ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	6999      	ldr	r1, [r3, #24]
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	691a      	ldr	r2, [r3, #16]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	430a      	orrs	r2, r1
 8009100:	619a      	str	r2, [r3, #24]
      break;
 8009102:	e0a5      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	68b9      	ldr	r1, [r7, #8]
 800910a:	4618      	mov	r0, r3
 800910c:	f000 fad0 	bl	80096b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	699a      	ldr	r2, [r3, #24]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800911e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	699a      	ldr	r2, [r3, #24]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800912e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	6999      	ldr	r1, [r3, #24]
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	021a      	lsls	r2, r3, #8
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	430a      	orrs	r2, r1
 8009142:	619a      	str	r2, [r3, #24]
      break;
 8009144:	e084      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	68b9      	ldr	r1, [r7, #8]
 800914c:	4618      	mov	r0, r3
 800914e:	f000 fb39 	bl	80097c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	69da      	ldr	r2, [r3, #28]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f042 0208 	orr.w	r2, r2, #8
 8009160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	69da      	ldr	r2, [r3, #28]
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f022 0204 	bic.w	r2, r2, #4
 8009170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69d9      	ldr	r1, [r3, #28]
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	691a      	ldr	r2, [r3, #16]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	430a      	orrs	r2, r1
 8009182:	61da      	str	r2, [r3, #28]
      break;
 8009184:	e064      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	68b9      	ldr	r1, [r7, #8]
 800918c:	4618      	mov	r0, r3
 800918e:	f000 fba1 	bl	80098d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	69da      	ldr	r2, [r3, #28]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	69da      	ldr	r2, [r3, #28]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69d9      	ldr	r1, [r3, #28]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	021a      	lsls	r2, r3, #8
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	430a      	orrs	r2, r1
 80091c4:	61da      	str	r2, [r3, #28]
      break;
 80091c6:	e043      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	68b9      	ldr	r1, [r7, #8]
 80091ce:	4618      	mov	r0, r3
 80091d0:	f000 fbea 	bl	80099a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f042 0208 	orr.w	r2, r2, #8
 80091e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0204 	bic.w	r2, r2, #4
 80091f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	691a      	ldr	r2, [r3, #16]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	430a      	orrs	r2, r1
 8009204:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009206:	e023      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	68b9      	ldr	r1, [r7, #8]
 800920e:	4618      	mov	r0, r3
 8009210:	f000 fc2e 	bl	8009a70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009222:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009232:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	021a      	lsls	r2, r3, #8
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	430a      	orrs	r2, r1
 8009246:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009248:	e002      	b.n	8009250 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	75fb      	strb	r3, [r7, #23]
      break;
 800924e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009258:	7dfb      	ldrb	r3, [r7, #23]
}
 800925a:	4618      	mov	r0, r3
 800925c:	3718      	adds	r7, #24
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop

08009264 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800926e:	2300      	movs	r3, #0
 8009270:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009278:	2b01      	cmp	r3, #1
 800927a:	d101      	bne.n	8009280 <HAL_TIM_ConfigClockSource+0x1c>
 800927c:	2302      	movs	r3, #2
 800927e:	e0b6      	b.n	80093ee <HAL_TIM_ConfigClockSource+0x18a>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2202      	movs	r2, #2
 800928c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800929e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80092a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68ba      	ldr	r2, [r7, #8]
 80092b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092bc:	d03e      	beq.n	800933c <HAL_TIM_ConfigClockSource+0xd8>
 80092be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092c2:	f200 8087 	bhi.w	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092ca:	f000 8086 	beq.w	80093da <HAL_TIM_ConfigClockSource+0x176>
 80092ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092d2:	d87f      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092d4:	2b70      	cmp	r3, #112	; 0x70
 80092d6:	d01a      	beq.n	800930e <HAL_TIM_ConfigClockSource+0xaa>
 80092d8:	2b70      	cmp	r3, #112	; 0x70
 80092da:	d87b      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092dc:	2b60      	cmp	r3, #96	; 0x60
 80092de:	d050      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x11e>
 80092e0:	2b60      	cmp	r3, #96	; 0x60
 80092e2:	d877      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092e4:	2b50      	cmp	r3, #80	; 0x50
 80092e6:	d03c      	beq.n	8009362 <HAL_TIM_ConfigClockSource+0xfe>
 80092e8:	2b50      	cmp	r3, #80	; 0x50
 80092ea:	d873      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092ec:	2b40      	cmp	r3, #64	; 0x40
 80092ee:	d058      	beq.n	80093a2 <HAL_TIM_ConfigClockSource+0x13e>
 80092f0:	2b40      	cmp	r3, #64	; 0x40
 80092f2:	d86f      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092f4:	2b30      	cmp	r3, #48	; 0x30
 80092f6:	d064      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x15e>
 80092f8:	2b30      	cmp	r3, #48	; 0x30
 80092fa:	d86b      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 80092fc:	2b20      	cmp	r3, #32
 80092fe:	d060      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x15e>
 8009300:	2b20      	cmp	r3, #32
 8009302:	d867      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
 8009304:	2b00      	cmp	r3, #0
 8009306:	d05c      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x15e>
 8009308:	2b10      	cmp	r3, #16
 800930a:	d05a      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x15e>
 800930c:	e062      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6818      	ldr	r0, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	6899      	ldr	r1, [r3, #8]
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685a      	ldr	r2, [r3, #4]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	f000 fdab 	bl	8009e78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009330:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	68ba      	ldr	r2, [r7, #8]
 8009338:	609a      	str	r2, [r3, #8]
      break;
 800933a:	e04f      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6818      	ldr	r0, [r3, #0]
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	6899      	ldr	r1, [r3, #8]
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	685a      	ldr	r2, [r3, #4]
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	68db      	ldr	r3, [r3, #12]
 800934c:	f000 fd94 	bl	8009e78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	689a      	ldr	r2, [r3, #8]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800935e:	609a      	str	r2, [r3, #8]
      break;
 8009360:	e03c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	6859      	ldr	r1, [r3, #4]
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	68db      	ldr	r3, [r3, #12]
 800936e:	461a      	mov	r2, r3
 8009370:	f000 fc52 	bl	8009c18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2150      	movs	r1, #80	; 0x50
 800937a:	4618      	mov	r0, r3
 800937c:	f000 fd61 	bl	8009e42 <TIM_ITRx_SetConfig>
      break;
 8009380:	e02c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6818      	ldr	r0, [r3, #0]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	6859      	ldr	r1, [r3, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	461a      	mov	r2, r3
 8009390:	f000 fcae 	bl	8009cf0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2160      	movs	r1, #96	; 0x60
 800939a:	4618      	mov	r0, r3
 800939c:	f000 fd51 	bl	8009e42 <TIM_ITRx_SetConfig>
      break;
 80093a0:	e01c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6818      	ldr	r0, [r3, #0]
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	6859      	ldr	r1, [r3, #4]
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f000 fc32 	bl	8009c18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2140      	movs	r1, #64	; 0x40
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 fd41 	bl	8009e42 <TIM_ITRx_SetConfig>
      break;
 80093c0:	e00c      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4619      	mov	r1, r3
 80093cc:	4610      	mov	r0, r2
 80093ce:	f000 fd38 	bl	8009e42 <TIM_ITRx_SetConfig>
      break;
 80093d2:	e003      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	73fb      	strb	r3, [r7, #15]
      break;
 80093d8:	e000      	b.n	80093dc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80093da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80093ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80093f6:	b480      	push	{r7}
 80093f8:	b083      	sub	sp, #12
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80093fe:	bf00      	nop
 8009400:	370c      	adds	r7, #12
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr

0800940a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800940a:	b480      	push	{r7}
 800940c:	b083      	sub	sp, #12
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009412:	bf00      	nop
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr

0800941e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800941e:	b480      	push	{r7}
 8009420:	b083      	sub	sp, #12
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009426:	bf00      	nop
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr

08009432 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009432:	b480      	push	{r7}
 8009434:	b083      	sub	sp, #12
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800943a:	bf00      	nop
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009446:	b480      	push	{r7}
 8009448:	b083      	sub	sp, #12
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800944e:	bf00      	nop
 8009450:	370c      	adds	r7, #12
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr
	...

0800945c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a40      	ldr	r2, [pc, #256]	; (8009570 <TIM_Base_SetConfig+0x114>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d013      	beq.n	800949c <TIM_Base_SetConfig+0x40>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800947a:	d00f      	beq.n	800949c <TIM_Base_SetConfig+0x40>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a3d      	ldr	r2, [pc, #244]	; (8009574 <TIM_Base_SetConfig+0x118>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d00b      	beq.n	800949c <TIM_Base_SetConfig+0x40>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a3c      	ldr	r2, [pc, #240]	; (8009578 <TIM_Base_SetConfig+0x11c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d007      	beq.n	800949c <TIM_Base_SetConfig+0x40>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a3b      	ldr	r2, [pc, #236]	; (800957c <TIM_Base_SetConfig+0x120>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d003      	beq.n	800949c <TIM_Base_SetConfig+0x40>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a3a      	ldr	r2, [pc, #232]	; (8009580 <TIM_Base_SetConfig+0x124>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d108      	bne.n	80094ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4a2f      	ldr	r2, [pc, #188]	; (8009570 <TIM_Base_SetConfig+0x114>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d01f      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094bc:	d01b      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a2c      	ldr	r2, [pc, #176]	; (8009574 <TIM_Base_SetConfig+0x118>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d017      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	4a2b      	ldr	r2, [pc, #172]	; (8009578 <TIM_Base_SetConfig+0x11c>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d013      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a2a      	ldr	r2, [pc, #168]	; (800957c <TIM_Base_SetConfig+0x120>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00f      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	4a29      	ldr	r2, [pc, #164]	; (8009580 <TIM_Base_SetConfig+0x124>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d00b      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a28      	ldr	r2, [pc, #160]	; (8009584 <TIM_Base_SetConfig+0x128>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d007      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a27      	ldr	r2, [pc, #156]	; (8009588 <TIM_Base_SetConfig+0x12c>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d003      	beq.n	80094f6 <TIM_Base_SetConfig+0x9a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a26      	ldr	r2, [pc, #152]	; (800958c <TIM_Base_SetConfig+0x130>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d108      	bne.n	8009508 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	68fa      	ldr	r2, [r7, #12]
 8009504:	4313      	orrs	r3, r2
 8009506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	68fa      	ldr	r2, [r7, #12]
 800951a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	689a      	ldr	r2, [r3, #8]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a10      	ldr	r2, [pc, #64]	; (8009570 <TIM_Base_SetConfig+0x114>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d00f      	beq.n	8009554 <TIM_Base_SetConfig+0xf8>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a12      	ldr	r2, [pc, #72]	; (8009580 <TIM_Base_SetConfig+0x124>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d00b      	beq.n	8009554 <TIM_Base_SetConfig+0xf8>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a11      	ldr	r2, [pc, #68]	; (8009584 <TIM_Base_SetConfig+0x128>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d007      	beq.n	8009554 <TIM_Base_SetConfig+0xf8>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a10      	ldr	r2, [pc, #64]	; (8009588 <TIM_Base_SetConfig+0x12c>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d003      	beq.n	8009554 <TIM_Base_SetConfig+0xf8>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a0f      	ldr	r2, [pc, #60]	; (800958c <TIM_Base_SetConfig+0x130>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d103      	bne.n	800955c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	691a      	ldr	r2, [r3, #16]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	615a      	str	r2, [r3, #20]
}
 8009562:	bf00      	nop
 8009564:	3714      	adds	r7, #20
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	40012c00 	.word	0x40012c00
 8009574:	40000400 	.word	0x40000400
 8009578:	40000800 	.word	0x40000800
 800957c:	40000c00 	.word	0x40000c00
 8009580:	40013400 	.word	0x40013400
 8009584:	40014000 	.word	0x40014000
 8009588:	40014400 	.word	0x40014400
 800958c:	40014800 	.word	0x40014800

08009590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009590:	b480      	push	{r7}
 8009592:	b087      	sub	sp, #28
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6a1b      	ldr	r3, [r3, #32]
 800959e:	f023 0201 	bic.w	r2, r3, #1
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6a1b      	ldr	r3, [r3, #32]
 80095aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	4313      	orrs	r3, r2
 80095d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f023 0302 	bic.w	r3, r3, #2
 80095dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	697a      	ldr	r2, [r7, #20]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a2c      	ldr	r2, [pc, #176]	; (800969c <TIM_OC1_SetConfig+0x10c>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d00f      	beq.n	8009610 <TIM_OC1_SetConfig+0x80>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a2b      	ldr	r2, [pc, #172]	; (80096a0 <TIM_OC1_SetConfig+0x110>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d00b      	beq.n	8009610 <TIM_OC1_SetConfig+0x80>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	4a2a      	ldr	r2, [pc, #168]	; (80096a4 <TIM_OC1_SetConfig+0x114>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d007      	beq.n	8009610 <TIM_OC1_SetConfig+0x80>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a29      	ldr	r2, [pc, #164]	; (80096a8 <TIM_OC1_SetConfig+0x118>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d003      	beq.n	8009610 <TIM_OC1_SetConfig+0x80>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a28      	ldr	r2, [pc, #160]	; (80096ac <TIM_OC1_SetConfig+0x11c>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d10c      	bne.n	800962a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	f023 0308 	bic.w	r3, r3, #8
 8009616:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	697a      	ldr	r2, [r7, #20]
 800961e:	4313      	orrs	r3, r2
 8009620:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	f023 0304 	bic.w	r3, r3, #4
 8009628:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4a1b      	ldr	r2, [pc, #108]	; (800969c <TIM_OC1_SetConfig+0x10c>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d00f      	beq.n	8009652 <TIM_OC1_SetConfig+0xc2>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a1a      	ldr	r2, [pc, #104]	; (80096a0 <TIM_OC1_SetConfig+0x110>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d00b      	beq.n	8009652 <TIM_OC1_SetConfig+0xc2>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a19      	ldr	r2, [pc, #100]	; (80096a4 <TIM_OC1_SetConfig+0x114>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d007      	beq.n	8009652 <TIM_OC1_SetConfig+0xc2>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	4a18      	ldr	r2, [pc, #96]	; (80096a8 <TIM_OC1_SetConfig+0x118>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d003      	beq.n	8009652 <TIM_OC1_SetConfig+0xc2>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a17      	ldr	r2, [pc, #92]	; (80096ac <TIM_OC1_SetConfig+0x11c>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d111      	bne.n	8009676 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	695b      	ldr	r3, [r3, #20]
 8009666:	693a      	ldr	r2, [r7, #16]
 8009668:	4313      	orrs	r3, r2
 800966a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	693a      	ldr	r2, [r7, #16]
 8009672:	4313      	orrs	r3, r2
 8009674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	693a      	ldr	r2, [r7, #16]
 800967a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	685a      	ldr	r2, [r3, #4]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	621a      	str	r2, [r3, #32]
}
 8009690:	bf00      	nop
 8009692:	371c      	adds	r7, #28
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr
 800969c:	40012c00 	.word	0x40012c00
 80096a0:	40013400 	.word	0x40013400
 80096a4:	40014000 	.word	0x40014000
 80096a8:	40014400 	.word	0x40014400
 80096ac:	40014800 	.word	0x40014800

080096b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b087      	sub	sp, #28
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a1b      	ldr	r3, [r3, #32]
 80096be:	f023 0210 	bic.w	r2, r3, #16
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	699b      	ldr	r3, [r3, #24]
 80096d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80096de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	021b      	lsls	r3, r3, #8
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	f023 0320 	bic.w	r3, r3, #32
 80096fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	011b      	lsls	r3, r3, #4
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	4313      	orrs	r3, r2
 800970a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a28      	ldr	r2, [pc, #160]	; (80097b0 <TIM_OC2_SetConfig+0x100>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d003      	beq.n	800971c <TIM_OC2_SetConfig+0x6c>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a27      	ldr	r2, [pc, #156]	; (80097b4 <TIM_OC2_SetConfig+0x104>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d10d      	bne.n	8009738 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	68db      	ldr	r3, [r3, #12]
 8009728:	011b      	lsls	r3, r3, #4
 800972a:	697a      	ldr	r2, [r7, #20]
 800972c:	4313      	orrs	r3, r2
 800972e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009736:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	4a1d      	ldr	r2, [pc, #116]	; (80097b0 <TIM_OC2_SetConfig+0x100>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d00f      	beq.n	8009760 <TIM_OC2_SetConfig+0xb0>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	4a1c      	ldr	r2, [pc, #112]	; (80097b4 <TIM_OC2_SetConfig+0x104>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d00b      	beq.n	8009760 <TIM_OC2_SetConfig+0xb0>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	4a1b      	ldr	r2, [pc, #108]	; (80097b8 <TIM_OC2_SetConfig+0x108>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d007      	beq.n	8009760 <TIM_OC2_SetConfig+0xb0>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a1a      	ldr	r2, [pc, #104]	; (80097bc <TIM_OC2_SetConfig+0x10c>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d003      	beq.n	8009760 <TIM_OC2_SetConfig+0xb0>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a19      	ldr	r2, [pc, #100]	; (80097c0 <TIM_OC2_SetConfig+0x110>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d113      	bne.n	8009788 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009766:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800976e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	009b      	lsls	r3, r3, #2
 8009776:	693a      	ldr	r2, [r7, #16]
 8009778:	4313      	orrs	r3, r2
 800977a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	693a      	ldr	r2, [r7, #16]
 8009784:	4313      	orrs	r3, r2
 8009786:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	693a      	ldr	r2, [r7, #16]
 800978c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	68fa      	ldr	r2, [r7, #12]
 8009792:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	685a      	ldr	r2, [r3, #4]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	621a      	str	r2, [r3, #32]
}
 80097a2:	bf00      	nop
 80097a4:	371c      	adds	r7, #28
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	40012c00 	.word	0x40012c00
 80097b4:	40013400 	.word	0x40013400
 80097b8:	40014000 	.word	0x40014000
 80097bc:	40014400 	.word	0x40014400
 80097c0:	40014800 	.word	0x40014800

080097c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b087      	sub	sp, #28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80097f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f023 0303 	bic.w	r3, r3, #3
 80097fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	68fa      	ldr	r2, [r7, #12]
 8009806:	4313      	orrs	r3, r2
 8009808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009810:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	021b      	lsls	r3, r3, #8
 8009818:	697a      	ldr	r2, [r7, #20]
 800981a:	4313      	orrs	r3, r2
 800981c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	4a27      	ldr	r2, [pc, #156]	; (80098c0 <TIM_OC3_SetConfig+0xfc>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d003      	beq.n	800982e <TIM_OC3_SetConfig+0x6a>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	4a26      	ldr	r2, [pc, #152]	; (80098c4 <TIM_OC3_SetConfig+0x100>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d10d      	bne.n	800984a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009834:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	68db      	ldr	r3, [r3, #12]
 800983a:	021b      	lsls	r3, r3, #8
 800983c:	697a      	ldr	r2, [r7, #20]
 800983e:	4313      	orrs	r3, r2
 8009840:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009848:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a1c      	ldr	r2, [pc, #112]	; (80098c0 <TIM_OC3_SetConfig+0xfc>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d00f      	beq.n	8009872 <TIM_OC3_SetConfig+0xae>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a1b      	ldr	r2, [pc, #108]	; (80098c4 <TIM_OC3_SetConfig+0x100>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d00b      	beq.n	8009872 <TIM_OC3_SetConfig+0xae>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a1a      	ldr	r2, [pc, #104]	; (80098c8 <TIM_OC3_SetConfig+0x104>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d007      	beq.n	8009872 <TIM_OC3_SetConfig+0xae>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a19      	ldr	r2, [pc, #100]	; (80098cc <TIM_OC3_SetConfig+0x108>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d003      	beq.n	8009872 <TIM_OC3_SetConfig+0xae>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a18      	ldr	r2, [pc, #96]	; (80098d0 <TIM_OC3_SetConfig+0x10c>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d113      	bne.n	800989a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	695b      	ldr	r3, [r3, #20]
 8009886:	011b      	lsls	r3, r3, #4
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	4313      	orrs	r3, r2
 800988c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	699b      	ldr	r3, [r3, #24]
 8009892:	011b      	lsls	r3, r3, #4
 8009894:	693a      	ldr	r2, [r7, #16]
 8009896:	4313      	orrs	r3, r2
 8009898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68fa      	ldr	r2, [r7, #12]
 80098a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	685a      	ldr	r2, [r3, #4]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	697a      	ldr	r2, [r7, #20]
 80098b2:	621a      	str	r2, [r3, #32]
}
 80098b4:	bf00      	nop
 80098b6:	371c      	adds	r7, #28
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr
 80098c0:	40012c00 	.word	0x40012c00
 80098c4:	40013400 	.word	0x40013400
 80098c8:	40014000 	.word	0x40014000
 80098cc:	40014400 	.word	0x40014400
 80098d0:	40014800 	.word	0x40014800

080098d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b087      	sub	sp, #28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6a1b      	ldr	r3, [r3, #32]
 80098ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	69db      	ldr	r3, [r3, #28]
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009902:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800990e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	021b      	lsls	r3, r3, #8
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	4313      	orrs	r3, r2
 800991a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009922:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	031b      	lsls	r3, r3, #12
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	4313      	orrs	r3, r2
 800992e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	4a18      	ldr	r2, [pc, #96]	; (8009994 <TIM_OC4_SetConfig+0xc0>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d00f      	beq.n	8009958 <TIM_OC4_SetConfig+0x84>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	4a17      	ldr	r2, [pc, #92]	; (8009998 <TIM_OC4_SetConfig+0xc4>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d00b      	beq.n	8009958 <TIM_OC4_SetConfig+0x84>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4a16      	ldr	r2, [pc, #88]	; (800999c <TIM_OC4_SetConfig+0xc8>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d007      	beq.n	8009958 <TIM_OC4_SetConfig+0x84>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a15      	ldr	r2, [pc, #84]	; (80099a0 <TIM_OC4_SetConfig+0xcc>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d003      	beq.n	8009958 <TIM_OC4_SetConfig+0x84>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	4a14      	ldr	r2, [pc, #80]	; (80099a4 <TIM_OC4_SetConfig+0xd0>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d109      	bne.n	800996c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800995e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	019b      	lsls	r3, r3, #6
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	4313      	orrs	r3, r2
 800996a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	697a      	ldr	r2, [r7, #20]
 8009970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	68fa      	ldr	r2, [r7, #12]
 8009976:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	693a      	ldr	r2, [r7, #16]
 8009984:	621a      	str	r2, [r3, #32]
}
 8009986:	bf00      	nop
 8009988:	371c      	adds	r7, #28
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr
 8009992:	bf00      	nop
 8009994:	40012c00 	.word	0x40012c00
 8009998:	40013400 	.word	0x40013400
 800999c:	40014000 	.word	0x40014000
 80099a0:	40014400 	.word	0x40014400
 80099a4:	40014800 	.word	0x40014800

080099a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b087      	sub	sp, #28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a1b      	ldr	r3, [r3, #32]
 80099b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68fa      	ldr	r2, [r7, #12]
 80099e2:	4313      	orrs	r3, r2
 80099e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80099ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	041b      	lsls	r3, r3, #16
 80099f4:	693a      	ldr	r2, [r7, #16]
 80099f6:	4313      	orrs	r3, r2
 80099f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a17      	ldr	r2, [pc, #92]	; (8009a5c <TIM_OC5_SetConfig+0xb4>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d00f      	beq.n	8009a22 <TIM_OC5_SetConfig+0x7a>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a16      	ldr	r2, [pc, #88]	; (8009a60 <TIM_OC5_SetConfig+0xb8>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d00b      	beq.n	8009a22 <TIM_OC5_SetConfig+0x7a>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a15      	ldr	r2, [pc, #84]	; (8009a64 <TIM_OC5_SetConfig+0xbc>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d007      	beq.n	8009a22 <TIM_OC5_SetConfig+0x7a>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a14      	ldr	r2, [pc, #80]	; (8009a68 <TIM_OC5_SetConfig+0xc0>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d003      	beq.n	8009a22 <TIM_OC5_SetConfig+0x7a>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a13      	ldr	r2, [pc, #76]	; (8009a6c <TIM_OC5_SetConfig+0xc4>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d109      	bne.n	8009a36 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	695b      	ldr	r3, [r3, #20]
 8009a2e:	021b      	lsls	r3, r3, #8
 8009a30:	697a      	ldr	r2, [r7, #20]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	697a      	ldr	r2, [r7, #20]
 8009a3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	68fa      	ldr	r2, [r7, #12]
 8009a40:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	685a      	ldr	r2, [r3, #4]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	693a      	ldr	r2, [r7, #16]
 8009a4e:	621a      	str	r2, [r3, #32]
}
 8009a50:	bf00      	nop
 8009a52:	371c      	adds	r7, #28
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr
 8009a5c:	40012c00 	.word	0x40012c00
 8009a60:	40013400 	.word	0x40013400
 8009a64:	40014000 	.word	0x40014000
 8009a68:	40014400 	.word	0x40014400
 8009a6c:	40014800 	.word	0x40014800

08009a70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b087      	sub	sp, #28
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	021b      	lsls	r3, r3, #8
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009ab6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	051b      	lsls	r3, r3, #20
 8009abe:	693a      	ldr	r2, [r7, #16]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a18      	ldr	r2, [pc, #96]	; (8009b28 <TIM_OC6_SetConfig+0xb8>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d00f      	beq.n	8009aec <TIM_OC6_SetConfig+0x7c>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a17      	ldr	r2, [pc, #92]	; (8009b2c <TIM_OC6_SetConfig+0xbc>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d00b      	beq.n	8009aec <TIM_OC6_SetConfig+0x7c>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	4a16      	ldr	r2, [pc, #88]	; (8009b30 <TIM_OC6_SetConfig+0xc0>)
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d007      	beq.n	8009aec <TIM_OC6_SetConfig+0x7c>
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	4a15      	ldr	r2, [pc, #84]	; (8009b34 <TIM_OC6_SetConfig+0xc4>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d003      	beq.n	8009aec <TIM_OC6_SetConfig+0x7c>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	4a14      	ldr	r2, [pc, #80]	; (8009b38 <TIM_OC6_SetConfig+0xc8>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d109      	bne.n	8009b00 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009af2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	695b      	ldr	r3, [r3, #20]
 8009af8:	029b      	lsls	r3, r3, #10
 8009afa:	697a      	ldr	r2, [r7, #20]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	697a      	ldr	r2, [r7, #20]
 8009b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	693a      	ldr	r2, [r7, #16]
 8009b18:	621a      	str	r2, [r3, #32]
}
 8009b1a:	bf00      	nop
 8009b1c:	371c      	adds	r7, #28
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	40012c00 	.word	0x40012c00
 8009b2c:	40013400 	.word	0x40013400
 8009b30:	40014000 	.word	0x40014000
 8009b34:	40014400 	.word	0x40014400
 8009b38:	40014800 	.word	0x40014800

08009b3c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b087      	sub	sp, #28
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	60f8      	str	r0, [r7, #12]
 8009b44:	60b9      	str	r1, [r7, #8]
 8009b46:	607a      	str	r2, [r7, #4]
 8009b48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	6a1b      	ldr	r3, [r3, #32]
 8009b4e:	f023 0201 	bic.w	r2, r3, #1
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	699b      	ldr	r3, [r3, #24]
 8009b5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	6a1b      	ldr	r3, [r3, #32]
 8009b60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	4a26      	ldr	r2, [pc, #152]	; (8009c00 <TIM_TI1_SetConfig+0xc4>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d017      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b70:	d013      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	4a23      	ldr	r2, [pc, #140]	; (8009c04 <TIM_TI1_SetConfig+0xc8>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d00f      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4a22      	ldr	r2, [pc, #136]	; (8009c08 <TIM_TI1_SetConfig+0xcc>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d00b      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	4a21      	ldr	r2, [pc, #132]	; (8009c0c <TIM_TI1_SetConfig+0xd0>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d007      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	4a20      	ldr	r2, [pc, #128]	; (8009c10 <TIM_TI1_SetConfig+0xd4>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d003      	beq.n	8009b9a <TIM_TI1_SetConfig+0x5e>
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	4a1f      	ldr	r2, [pc, #124]	; (8009c14 <TIM_TI1_SetConfig+0xd8>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d101      	bne.n	8009b9e <TIM_TI1_SetConfig+0x62>
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	e000      	b.n	8009ba0 <TIM_TI1_SetConfig+0x64>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d008      	beq.n	8009bb6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	f023 0303 	bic.w	r3, r3, #3
 8009baa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	617b      	str	r3, [r7, #20]
 8009bb4:	e003      	b.n	8009bbe <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	f043 0301 	orr.w	r3, r3, #1
 8009bbc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	011b      	lsls	r3, r3, #4
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	697a      	ldr	r2, [r7, #20]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	f023 030a 	bic.w	r3, r3, #10
 8009bd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	f003 030a 	and.w	r3, r3, #10
 8009be0:	693a      	ldr	r2, [r7, #16]
 8009be2:	4313      	orrs	r3, r2
 8009be4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	697a      	ldr	r2, [r7, #20]
 8009bea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	621a      	str	r2, [r3, #32]
}
 8009bf2:	bf00      	nop
 8009bf4:	371c      	adds	r7, #28
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr
 8009bfe:	bf00      	nop
 8009c00:	40012c00 	.word	0x40012c00
 8009c04:	40000400 	.word	0x40000400
 8009c08:	40000800 	.word	0x40000800
 8009c0c:	40000c00 	.word	0x40000c00
 8009c10:	40013400 	.word	0x40013400
 8009c14:	40014000 	.word	0x40014000

08009c18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b087      	sub	sp, #28
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	6a1b      	ldr	r3, [r3, #32]
 8009c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6a1b      	ldr	r3, [r3, #32]
 8009c2e:	f023 0201 	bic.w	r2, r3, #1
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	699b      	ldr	r3, [r3, #24]
 8009c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	011b      	lsls	r3, r3, #4
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f023 030a 	bic.w	r3, r3, #10
 8009c54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c56:	697a      	ldr	r2, [r7, #20]
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	693a      	ldr	r2, [r7, #16]
 8009c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	697a      	ldr	r2, [r7, #20]
 8009c68:	621a      	str	r2, [r3, #32]
}
 8009c6a:	bf00      	nop
 8009c6c:	371c      	adds	r7, #28
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr

08009c76 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009c76:	b480      	push	{r7}
 8009c78:	b087      	sub	sp, #28
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	60f8      	str	r0, [r7, #12]
 8009c7e:	60b9      	str	r1, [r7, #8]
 8009c80:	607a      	str	r2, [r7, #4]
 8009c82:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	6a1b      	ldr	r3, [r3, #32]
 8009c88:	f023 0210 	bic.w	r2, r3, #16
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6a1b      	ldr	r3, [r3, #32]
 8009c9a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ca2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	021b      	lsls	r3, r3, #8
 8009ca8:	697a      	ldr	r2, [r7, #20]
 8009caa:	4313      	orrs	r3, r2
 8009cac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009cb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	031b      	lsls	r3, r3, #12
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009cc8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	011b      	lsls	r3, r3, #4
 8009cce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	697a      	ldr	r2, [r7, #20]
 8009cdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	693a      	ldr	r2, [r7, #16]
 8009ce2:	621a      	str	r2, [r3, #32]
}
 8009ce4:	bf00      	nop
 8009ce6:	371c      	adds	r7, #28
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b087      	sub	sp, #28
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	60f8      	str	r0, [r7, #12]
 8009cf8:	60b9      	str	r1, [r7, #8]
 8009cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	f023 0210 	bic.w	r2, r3, #16
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	699b      	ldr	r3, [r3, #24]
 8009d0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6a1b      	ldr	r3, [r3, #32]
 8009d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	031b      	lsls	r3, r3, #12
 8009d20:	697a      	ldr	r2, [r7, #20]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	693a      	ldr	r2, [r7, #16]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	697a      	ldr	r2, [r7, #20]
 8009d3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	621a      	str	r2, [r3, #32]
}
 8009d44:	bf00      	nop
 8009d46:	371c      	adds	r7, #28
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	69db      	ldr	r3, [r3, #28]
 8009d6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	6a1b      	ldr	r3, [r3, #32]
 8009d74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	f023 0303 	bic.w	r3, r3, #3
 8009d7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	011b      	lsls	r3, r3, #4
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	697a      	ldr	r2, [r7, #20]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009da0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	021b      	lsls	r3, r3, #8
 8009da6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	4313      	orrs	r3, r2
 8009dae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	693a      	ldr	r2, [r7, #16]
 8009dba:	621a      	str	r2, [r3, #32]
}
 8009dbc:	bf00      	nop
 8009dbe:	371c      	adds	r7, #28
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc6:	4770      	bx	lr

08009dc8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b087      	sub	sp, #28
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	60f8      	str	r0, [r7, #12]
 8009dd0:	60b9      	str	r1, [r7, #8]
 8009dd2:	607a      	str	r2, [r7, #4]
 8009dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	69db      	ldr	r3, [r3, #28]
 8009de6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6a1b      	ldr	r3, [r3, #32]
 8009dec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009df4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	021b      	lsls	r3, r3, #8
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	4313      	orrs	r3, r2
 8009dfe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009e06:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	031b      	lsls	r3, r3, #12
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	697a      	ldr	r2, [r7, #20]
 8009e10:	4313      	orrs	r3, r2
 8009e12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8009e1a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	031b      	lsls	r3, r3, #12
 8009e20:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	4313      	orrs	r3, r2
 8009e28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	697a      	ldr	r2, [r7, #20]
 8009e2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	693a      	ldr	r2, [r7, #16]
 8009e34:	621a      	str	r2, [r3, #32]
}
 8009e36:	bf00      	nop
 8009e38:	371c      	adds	r7, #28
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e42:	b480      	push	{r7}
 8009e44:	b085      	sub	sp, #20
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e5a:	683a      	ldr	r2, [r7, #0]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	f043 0307 	orr.w	r3, r3, #7
 8009e64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	609a      	str	r2, [r3, #8]
}
 8009e6c:	bf00      	nop
 8009e6e:	3714      	adds	r7, #20
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr

08009e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e78:	b480      	push	{r7}
 8009e7a:	b087      	sub	sp, #28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	60b9      	str	r1, [r7, #8]
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	021a      	lsls	r2, r3, #8
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	431a      	orrs	r2, r3
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	697a      	ldr	r2, [r7, #20]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	609a      	str	r2, [r3, #8]
}
 8009eac:	bf00      	nop
 8009eae:	371c      	adds	r7, #28
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009eb8:	b480      	push	{r7}
 8009eba:	b087      	sub	sp, #28
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	f003 031f 	and.w	r3, r3, #31
 8009eca:	2201      	movs	r2, #1
 8009ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8009ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	6a1a      	ldr	r2, [r3, #32]
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	43db      	mvns	r3, r3
 8009eda:	401a      	ands	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6a1a      	ldr	r2, [r3, #32]
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	f003 031f 	and.w	r3, r3, #31
 8009eea:	6879      	ldr	r1, [r7, #4]
 8009eec:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef0:	431a      	orrs	r2, r3
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	621a      	str	r2, [r3, #32]
}
 8009ef6:	bf00      	nop
 8009ef8:	371c      	adds	r7, #28
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr
	...

08009f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d101      	bne.n	8009f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f18:	2302      	movs	r3, #2
 8009f1a:	e068      	b.n	8009fee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2202      	movs	r2, #2
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	689b      	ldr	r3, [r3, #8]
 8009f3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4a2e      	ldr	r2, [pc, #184]	; (8009ffc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d004      	beq.n	8009f50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a2d      	ldr	r2, [pc, #180]	; (800a000 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d108      	bne.n	8009f62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009f56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a1e      	ldr	r2, [pc, #120]	; (8009ffc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d01d      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f8e:	d018      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a1b      	ldr	r2, [pc, #108]	; (800a004 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d013      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a1a      	ldr	r2, [pc, #104]	; (800a008 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d00e      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a18      	ldr	r2, [pc, #96]	; (800a00c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d009      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a13      	ldr	r2, [pc, #76]	; (800a000 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d004      	beq.n	8009fc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a14      	ldr	r2, [pc, #80]	; (800a010 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d10c      	bne.n	8009fdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009fc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	68ba      	ldr	r2, [r7, #8]
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	40012c00 	.word	0x40012c00
 800a000:	40013400 	.word	0x40013400
 800a004:	40000400 	.word	0x40000400
 800a008:	40000800 	.word	0x40000800
 800a00c:	40000c00 	.word	0x40000c00
 800a010:	40014000 	.word	0x40014000

0800a014 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a014:	b480      	push	{r7}
 800a016:	b085      	sub	sp, #20
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a01e:	2300      	movs	r3, #0
 800a020:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d101      	bne.n	800a030 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a02c:	2302      	movs	r3, #2
 800a02e:	e065      	b.n	800a0fc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	4313      	orrs	r3, r2
 800a044:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	4313      	orrs	r3, r2
 800a052:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	4313      	orrs	r3, r2
 800a060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	4313      	orrs	r3, r2
 800a07c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	695b      	ldr	r3, [r3, #20]
 800a088:	4313      	orrs	r3, r2
 800a08a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a096:	4313      	orrs	r3, r2
 800a098:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	041b      	lsls	r3, r3, #16
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a16      	ldr	r2, [pc, #88]	; (800a108 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d004      	beq.n	800a0be <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a14      	ldr	r2, [pc, #80]	; (800a10c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d115      	bne.n	800a0ea <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0c8:	051b      	lsls	r3, r3, #20
 800a0ca:	4313      	orrs	r3, r2
 800a0cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	69db      	ldr	r3, [r3, #28]
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	6a1b      	ldr	r3, [r3, #32]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0fa:	2300      	movs	r3, #0
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3714      	adds	r7, #20
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr
 800a108:	40012c00 	.word	0x40012c00
 800a10c:	40013400 	.word	0x40013400

0800a110 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800a110:	b480      	push	{r7}
 800a112:	b08b      	sub	sp, #44	; 0x2c
 800a114:	af00      	add	r7, sp, #0
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#else
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));
#endif /* DFSDM1_Channel0 */

  /* Check input state */
  __HAL_LOCK(htim);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d101      	bne.n	800a130 <HAL_TIMEx_ConfigBreakInput+0x20>
 800a12c:	2302      	movs	r3, #2
 800a12e:	e0af      	b.n	800a290 <HAL_TIMEx_ConfigBreakInput+0x180>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (sBreakInputConfig->Source)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3b01      	subs	r3, #1
 800a13e:	2b07      	cmp	r3, #7
 800a140:	d83a      	bhi.n	800a1b8 <HAL_TIMEx_ConfigBreakInput+0xa8>
 800a142:	a201      	add	r2, pc, #4	; (adr r2, 800a148 <HAL_TIMEx_ConfigBreakInput+0x38>)
 800a144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a148:	0800a169 	.word	0x0800a169
 800a14c:	0800a17d 	.word	0x0800a17d
 800a150:	0800a1b9 	.word	0x0800a1b9
 800a154:	0800a191 	.word	0x0800a191
 800a158:	0800a1b9 	.word	0x0800a1b9
 800a15c:	0800a1b9 	.word	0x0800a1b9
 800a160:	0800a1b9 	.word	0x0800a1b9
 800a164:	0800a1a5 	.word	0x0800a1a5
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_OR2_BKINE;
 800a168:	2301      	movs	r3, #1
 800a16a:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKINE_Pos;
 800a16c:	2300      	movs	r3, #0
 800a16e:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKINP;
 800a170:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a174:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKINP_Pos;
 800a176:	2309      	movs	r3, #9
 800a178:	613b      	str	r3, [r7, #16]
      break;
 800a17a:	e026      	b.n	800a1ca <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP1E;
 800a17c:	2302      	movs	r3, #2
 800a17e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP1E_Pos;
 800a180:	2301      	movs	r3, #1
 800a182:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP1P;
 800a184:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a188:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP1P_Pos;
 800a18a:	230a      	movs	r3, #10
 800a18c:	613b      	str	r3, [r7, #16]
      break;
 800a18e:	e01c      	b.n	800a1ca <HAL_TIMEx_ConfigBreakInput+0xba>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_OR2_BKCMP2E;
 800a190:	2304      	movs	r3, #4
 800a192:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKCMP2E_Pos;
 800a194:	2302      	movs	r3, #2
 800a196:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = TIM1_OR2_BKCMP2P;
 800a198:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a19c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = TIM1_OR2_BKCMP2P_Pos;
 800a19e:	230b      	movs	r3, #11
 800a1a0:	613b      	str	r3, [r7, #16]
      break;
 800a1a2:	e012      	b.n	800a1ca <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#if defined(DFSDM1_Channel0)
    case TIM_BREAKINPUTSOURCE_DFSDM1:
    {
      bkin_enable_mask = TIM1_OR2_BKDF1BK0E;
 800a1a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a1a8:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = TIM1_OR2_BKDF1BK0E_Pos;
 800a1aa:	2308      	movs	r3, #8
 800a1ac:	617b      	str	r3, [r7, #20]
      bkin_polarity_mask = 0U;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	613b      	str	r3, [r7, #16]
      break;
 800a1b6:	e008      	b.n	800a1ca <HAL_TIMEx_ConfigBreakInput+0xba>
    }
#endif /* DFSDM1_Channel0 */

    default:
    {
      bkin_enable_mask = 0U;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = 0U;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	61bb      	str	r3, [r7, #24]
      bkin_enable_bitpos = 0U;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	617b      	str	r3, [r7, #20]
      bkin_polarity_bitpos = 0U;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	613b      	str	r3, [r7, #16]
      break;
 800a1c8:	bf00      	nop
    }
  }

  switch (BreakInput)
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d003      	beq.n	800a1d8 <HAL_TIMEx_ConfigBreakInput+0xc8>
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	2b02      	cmp	r3, #2
 800a1d4:	d029      	beq.n	800a22a <HAL_TIMEx_ConfigBreakInput+0x11a>
 800a1d6:	e051      	b.n	800a27c <HAL_TIMEx_ConfigBreakInput+0x16c>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_OR2 register value */
      tmporx = htim->Instance->OR2;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1de:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a1e0:	69fb      	ldr	r3, [r7, #28]
 800a1e2:	43db      	mvns	r3, r3
 800a1e4:	6a3a      	ldr	r2, [r7, #32]
 800a1e6:	4013      	ands	r3, r2
 800a1e8:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685a      	ldr	r2, [r3, #4]
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	409a      	lsls	r2, r3
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	4013      	ands	r3, r2
 800a1f6:	6a3a      	ldr	r2, [r7, #32]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2b08      	cmp	r3, #8
 800a202:	d00d      	beq.n	800a220 <HAL_TIMEx_ConfigBreakInput+0x110>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	43db      	mvns	r3, r3
 800a208:	6a3a      	ldr	r2, [r7, #32]
 800a20a:	4013      	ands	r3, r2
 800a20c:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	689a      	ldr	r2, [r3, #8]
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	409a      	lsls	r2, r3
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	4013      	ands	r3, r2
 800a21a:	6a3a      	ldr	r2, [r7, #32]
 800a21c:	4313      	orrs	r3, r2
 800a21e:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR2 */
      htim->Instance->OR2 = tmporx;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6a3a      	ldr	r2, [r7, #32]
 800a226:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800a228:	e02c      	b.n	800a284 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_OR3 register value */
      tmporx = htim->Instance->OR3;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a230:	623b      	str	r3, [r7, #32]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800a232:	69fb      	ldr	r3, [r7, #28]
 800a234:	43db      	mvns	r3, r3
 800a236:	6a3a      	ldr	r2, [r7, #32]
 800a238:	4013      	ands	r3, r2
 800a23a:	623b      	str	r3, [r7, #32]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685a      	ldr	r2, [r3, #4]
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	409a      	lsls	r2, r3
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	4013      	ands	r3, r2
 800a248:	6a3a      	ldr	r2, [r7, #32]
 800a24a:	4313      	orrs	r3, r2
 800a24c:	623b      	str	r3, [r7, #32]

      /* Set the break input polarity */
#if defined(DFSDM1_Channel0)
      if (sBreakInputConfig->Source != TIM_BREAKINPUTSOURCE_DFSDM1)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b08      	cmp	r3, #8
 800a254:	d00d      	beq.n	800a272 <HAL_TIMEx_ConfigBreakInput+0x162>
#endif /* DFSDM1_Channel0 */
      {
        tmporx &= ~bkin_polarity_mask;
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	43db      	mvns	r3, r3
 800a25a:	6a3a      	ldr	r2, [r7, #32]
 800a25c:	4013      	ands	r3, r2
 800a25e:	623b      	str	r3, [r7, #32]
        tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	689a      	ldr	r2, [r3, #8]
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	409a      	lsls	r2, r3
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	4013      	ands	r3, r2
 800a26c:	6a3a      	ldr	r2, [r7, #32]
 800a26e:	4313      	orrs	r3, r2
 800a270:	623b      	str	r3, [r7, #32]
      }

      /* Set TIMx_OR3 */
      htim->Instance->OR3 = tmporx;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	6a3a      	ldr	r2, [r7, #32]
 800a278:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800a27a:	e003      	b.n	800a284 <HAL_TIMEx_ConfigBreakInput+0x174>
    }
    default:
      status = HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800a282:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a28c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a290:	4618      	mov	r0, r3
 800a292:	372c      	adds	r7, #44	; 0x2c
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr

0800a29c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b083      	sub	sp, #12
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a2a4:	bf00      	nop
 800a2a6:	370c      	adds	r7, #12
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr

0800a2b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b083      	sub	sp, #12
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a2b8:	bf00      	nop
 800a2ba:	370c      	adds	r7, #12
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr

0800a2c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b083      	sub	sp, #12
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d101      	bne.n	800a2ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	e042      	b.n	800a370 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d106      	bne.n	800a302 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f7f7 fedf 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2224      	movs	r2, #36	; 0x24
 800a306:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f022 0201 	bic.w	r2, r2, #1
 800a318:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f82c 	bl	800a378 <UART_SetConfig>
 800a320:	4603      	mov	r3, r0
 800a322:	2b01      	cmp	r3, #1
 800a324:	d101      	bne.n	800a32a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	e022      	b.n	800a370 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d002      	beq.n	800a338 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fb1c 	bl	800a970 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	685a      	ldr	r2, [r3, #4]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a346:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	689a      	ldr	r2, [r3, #8]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a356:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f042 0201 	orr.w	r2, r2, #1
 800a366:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fba3 	bl	800aab4 <UART_CheckIdleState>
 800a36e:	4603      	mov	r3, r0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3708      	adds	r7, #8
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a37c:	b08c      	sub	sp, #48	; 0x30
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a382:	2300      	movs	r3, #0
 800a384:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a388:	697b      	ldr	r3, [r7, #20]
 800a38a:	689a      	ldr	r2, [r3, #8]
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	431a      	orrs	r2, r3
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	695b      	ldr	r3, [r3, #20]
 800a396:	431a      	orrs	r2, r3
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	69db      	ldr	r3, [r3, #28]
 800a39c:	4313      	orrs	r3, r2
 800a39e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	4baa      	ldr	r3, [pc, #680]	; (800a650 <UART_SetConfig+0x2d8>)
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	697a      	ldr	r2, [r7, #20]
 800a3ac:	6812      	ldr	r2, [r2, #0]
 800a3ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	68da      	ldr	r2, [r3, #12]
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	430a      	orrs	r2, r1
 800a3c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	699b      	ldr	r3, [r3, #24]
 800a3ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	4a9f      	ldr	r2, [pc, #636]	; (800a654 <UART_SetConfig+0x2dc>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d004      	beq.n	800a3e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a3ee:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a3f2:	697a      	ldr	r2, [r7, #20]
 800a3f4:	6812      	ldr	r2, [r2, #0]
 800a3f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a3f8:	430b      	orrs	r3, r1
 800a3fa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a402:	f023 010f 	bic.w	r1, r3, #15
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	430a      	orrs	r2, r1
 800a410:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a90      	ldr	r2, [pc, #576]	; (800a658 <UART_SetConfig+0x2e0>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d125      	bne.n	800a468 <UART_SetConfig+0xf0>
 800a41c:	4b8f      	ldr	r3, [pc, #572]	; (800a65c <UART_SetConfig+0x2e4>)
 800a41e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a422:	f003 0303 	and.w	r3, r3, #3
 800a426:	2b03      	cmp	r3, #3
 800a428:	d81a      	bhi.n	800a460 <UART_SetConfig+0xe8>
 800a42a:	a201      	add	r2, pc, #4	; (adr r2, 800a430 <UART_SetConfig+0xb8>)
 800a42c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a430:	0800a441 	.word	0x0800a441
 800a434:	0800a451 	.word	0x0800a451
 800a438:	0800a449 	.word	0x0800a449
 800a43c:	0800a459 	.word	0x0800a459
 800a440:	2301      	movs	r3, #1
 800a442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a446:	e116      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a448:	2302      	movs	r3, #2
 800a44a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a44e:	e112      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a450:	2304      	movs	r3, #4
 800a452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a456:	e10e      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a458:	2308      	movs	r3, #8
 800a45a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a45e:	e10a      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a460:	2310      	movs	r3, #16
 800a462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a466:	e106      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a7c      	ldr	r2, [pc, #496]	; (800a660 <UART_SetConfig+0x2e8>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d138      	bne.n	800a4e4 <UART_SetConfig+0x16c>
 800a472:	4b7a      	ldr	r3, [pc, #488]	; (800a65c <UART_SetConfig+0x2e4>)
 800a474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a478:	f003 030c 	and.w	r3, r3, #12
 800a47c:	2b0c      	cmp	r3, #12
 800a47e:	d82d      	bhi.n	800a4dc <UART_SetConfig+0x164>
 800a480:	a201      	add	r2, pc, #4	; (adr r2, 800a488 <UART_SetConfig+0x110>)
 800a482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a486:	bf00      	nop
 800a488:	0800a4bd 	.word	0x0800a4bd
 800a48c:	0800a4dd 	.word	0x0800a4dd
 800a490:	0800a4dd 	.word	0x0800a4dd
 800a494:	0800a4dd 	.word	0x0800a4dd
 800a498:	0800a4cd 	.word	0x0800a4cd
 800a49c:	0800a4dd 	.word	0x0800a4dd
 800a4a0:	0800a4dd 	.word	0x0800a4dd
 800a4a4:	0800a4dd 	.word	0x0800a4dd
 800a4a8:	0800a4c5 	.word	0x0800a4c5
 800a4ac:	0800a4dd 	.word	0x0800a4dd
 800a4b0:	0800a4dd 	.word	0x0800a4dd
 800a4b4:	0800a4dd 	.word	0x0800a4dd
 800a4b8:	0800a4d5 	.word	0x0800a4d5
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4c2:	e0d8      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a4c4:	2302      	movs	r3, #2
 800a4c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4ca:	e0d4      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a4cc:	2304      	movs	r3, #4
 800a4ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4d2:	e0d0      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a4d4:	2308      	movs	r3, #8
 800a4d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4da:	e0cc      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a4dc:	2310      	movs	r3, #16
 800a4de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a4e2:	e0c8      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	4a5e      	ldr	r2, [pc, #376]	; (800a664 <UART_SetConfig+0x2ec>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d125      	bne.n	800a53a <UART_SetConfig+0x1c2>
 800a4ee:	4b5b      	ldr	r3, [pc, #364]	; (800a65c <UART_SetConfig+0x2e4>)
 800a4f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a4f8:	2b30      	cmp	r3, #48	; 0x30
 800a4fa:	d016      	beq.n	800a52a <UART_SetConfig+0x1b2>
 800a4fc:	2b30      	cmp	r3, #48	; 0x30
 800a4fe:	d818      	bhi.n	800a532 <UART_SetConfig+0x1ba>
 800a500:	2b20      	cmp	r3, #32
 800a502:	d00a      	beq.n	800a51a <UART_SetConfig+0x1a2>
 800a504:	2b20      	cmp	r3, #32
 800a506:	d814      	bhi.n	800a532 <UART_SetConfig+0x1ba>
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d002      	beq.n	800a512 <UART_SetConfig+0x19a>
 800a50c:	2b10      	cmp	r3, #16
 800a50e:	d008      	beq.n	800a522 <UART_SetConfig+0x1aa>
 800a510:	e00f      	b.n	800a532 <UART_SetConfig+0x1ba>
 800a512:	2300      	movs	r3, #0
 800a514:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a518:	e0ad      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a51a:	2302      	movs	r3, #2
 800a51c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a520:	e0a9      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a522:	2304      	movs	r3, #4
 800a524:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a528:	e0a5      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a52a:	2308      	movs	r3, #8
 800a52c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a530:	e0a1      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a532:	2310      	movs	r3, #16
 800a534:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a538:	e09d      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a4a      	ldr	r2, [pc, #296]	; (800a668 <UART_SetConfig+0x2f0>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d125      	bne.n	800a590 <UART_SetConfig+0x218>
 800a544:	4b45      	ldr	r3, [pc, #276]	; (800a65c <UART_SetConfig+0x2e4>)
 800a546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a54a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a54e:	2bc0      	cmp	r3, #192	; 0xc0
 800a550:	d016      	beq.n	800a580 <UART_SetConfig+0x208>
 800a552:	2bc0      	cmp	r3, #192	; 0xc0
 800a554:	d818      	bhi.n	800a588 <UART_SetConfig+0x210>
 800a556:	2b80      	cmp	r3, #128	; 0x80
 800a558:	d00a      	beq.n	800a570 <UART_SetConfig+0x1f8>
 800a55a:	2b80      	cmp	r3, #128	; 0x80
 800a55c:	d814      	bhi.n	800a588 <UART_SetConfig+0x210>
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d002      	beq.n	800a568 <UART_SetConfig+0x1f0>
 800a562:	2b40      	cmp	r3, #64	; 0x40
 800a564:	d008      	beq.n	800a578 <UART_SetConfig+0x200>
 800a566:	e00f      	b.n	800a588 <UART_SetConfig+0x210>
 800a568:	2300      	movs	r3, #0
 800a56a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a56e:	e082      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a570:	2302      	movs	r3, #2
 800a572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a576:	e07e      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a578:	2304      	movs	r3, #4
 800a57a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a57e:	e07a      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a580:	2308      	movs	r3, #8
 800a582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a586:	e076      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a588:	2310      	movs	r3, #16
 800a58a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a58e:	e072      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a35      	ldr	r2, [pc, #212]	; (800a66c <UART_SetConfig+0x2f4>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d12a      	bne.n	800a5f0 <UART_SetConfig+0x278>
 800a59a:	4b30      	ldr	r3, [pc, #192]	; (800a65c <UART_SetConfig+0x2e4>)
 800a59c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5a8:	d01a      	beq.n	800a5e0 <UART_SetConfig+0x268>
 800a5aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a5ae:	d81b      	bhi.n	800a5e8 <UART_SetConfig+0x270>
 800a5b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5b4:	d00c      	beq.n	800a5d0 <UART_SetConfig+0x258>
 800a5b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5ba:	d815      	bhi.n	800a5e8 <UART_SetConfig+0x270>
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d003      	beq.n	800a5c8 <UART_SetConfig+0x250>
 800a5c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5c4:	d008      	beq.n	800a5d8 <UART_SetConfig+0x260>
 800a5c6:	e00f      	b.n	800a5e8 <UART_SetConfig+0x270>
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5ce:	e052      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a5d0:	2302      	movs	r3, #2
 800a5d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5d6:	e04e      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a5d8:	2304      	movs	r3, #4
 800a5da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5de:	e04a      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a5e0:	2308      	movs	r3, #8
 800a5e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5e6:	e046      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a5e8:	2310      	movs	r3, #16
 800a5ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a5ee:	e042      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a17      	ldr	r2, [pc, #92]	; (800a654 <UART_SetConfig+0x2dc>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d13a      	bne.n	800a670 <UART_SetConfig+0x2f8>
 800a5fa:	4b18      	ldr	r3, [pc, #96]	; (800a65c <UART_SetConfig+0x2e4>)
 800a5fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a600:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a604:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a608:	d01a      	beq.n	800a640 <UART_SetConfig+0x2c8>
 800a60a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a60e:	d81b      	bhi.n	800a648 <UART_SetConfig+0x2d0>
 800a610:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a614:	d00c      	beq.n	800a630 <UART_SetConfig+0x2b8>
 800a616:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a61a:	d815      	bhi.n	800a648 <UART_SetConfig+0x2d0>
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d003      	beq.n	800a628 <UART_SetConfig+0x2b0>
 800a620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a624:	d008      	beq.n	800a638 <UART_SetConfig+0x2c0>
 800a626:	e00f      	b.n	800a648 <UART_SetConfig+0x2d0>
 800a628:	2300      	movs	r3, #0
 800a62a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a62e:	e022      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a630:	2302      	movs	r3, #2
 800a632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a636:	e01e      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a638:	2304      	movs	r3, #4
 800a63a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a63e:	e01a      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a640:	2308      	movs	r3, #8
 800a642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a646:	e016      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a648:	2310      	movs	r3, #16
 800a64a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a64e:	e012      	b.n	800a676 <UART_SetConfig+0x2fe>
 800a650:	cfff69f3 	.word	0xcfff69f3
 800a654:	40008000 	.word	0x40008000
 800a658:	40013800 	.word	0x40013800
 800a65c:	40021000 	.word	0x40021000
 800a660:	40004400 	.word	0x40004400
 800a664:	40004800 	.word	0x40004800
 800a668:	40004c00 	.word	0x40004c00
 800a66c:	40005000 	.word	0x40005000
 800a670:	2310      	movs	r3, #16
 800a672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4aae      	ldr	r2, [pc, #696]	; (800a934 <UART_SetConfig+0x5bc>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	f040 8097 	bne.w	800a7b0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a682:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a686:	2b08      	cmp	r3, #8
 800a688:	d823      	bhi.n	800a6d2 <UART_SetConfig+0x35a>
 800a68a:	a201      	add	r2, pc, #4	; (adr r2, 800a690 <UART_SetConfig+0x318>)
 800a68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a690:	0800a6b5 	.word	0x0800a6b5
 800a694:	0800a6d3 	.word	0x0800a6d3
 800a698:	0800a6bd 	.word	0x0800a6bd
 800a69c:	0800a6d3 	.word	0x0800a6d3
 800a6a0:	0800a6c3 	.word	0x0800a6c3
 800a6a4:	0800a6d3 	.word	0x0800a6d3
 800a6a8:	0800a6d3 	.word	0x0800a6d3
 800a6ac:	0800a6d3 	.word	0x0800a6d3
 800a6b0:	0800a6cb 	.word	0x0800a6cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6b4:	f7fa fdc4 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 800a6b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a6ba:	e010      	b.n	800a6de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6bc:	4b9e      	ldr	r3, [pc, #632]	; (800a938 <UART_SetConfig+0x5c0>)
 800a6be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a6c0:	e00d      	b.n	800a6de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6c2:	f7fa fd25 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800a6c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a6c8:	e009      	b.n	800a6de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a6d0:	e005      	b.n	800a6de <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a6dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	f000 8130 	beq.w	800a946 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ea:	4a94      	ldr	r2, [pc, #592]	; (800a93c <UART_SetConfig+0x5c4>)
 800a6ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6f8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	685a      	ldr	r2, [r3, #4]
 800a6fe:	4613      	mov	r3, r2
 800a700:	005b      	lsls	r3, r3, #1
 800a702:	4413      	add	r3, r2
 800a704:	69ba      	ldr	r2, [r7, #24]
 800a706:	429a      	cmp	r2, r3
 800a708:	d305      	bcc.n	800a716 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a710:	69ba      	ldr	r2, [r7, #24]
 800a712:	429a      	cmp	r2, r3
 800a714:	d903      	bls.n	800a71e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a71c:	e113      	b.n	800a946 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a720:	2200      	movs	r2, #0
 800a722:	60bb      	str	r3, [r7, #8]
 800a724:	60fa      	str	r2, [r7, #12]
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a72a:	4a84      	ldr	r2, [pc, #528]	; (800a93c <UART_SetConfig+0x5c4>)
 800a72c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a730:	b29b      	uxth	r3, r3
 800a732:	2200      	movs	r2, #0
 800a734:	603b      	str	r3, [r7, #0]
 800a736:	607a      	str	r2, [r7, #4]
 800a738:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a73c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a740:	f7f5 fd5c 	bl	80001fc <__aeabi_uldivmod>
 800a744:	4602      	mov	r2, r0
 800a746:	460b      	mov	r3, r1
 800a748:	4610      	mov	r0, r2
 800a74a:	4619      	mov	r1, r3
 800a74c:	f04f 0200 	mov.w	r2, #0
 800a750:	f04f 0300 	mov.w	r3, #0
 800a754:	020b      	lsls	r3, r1, #8
 800a756:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a75a:	0202      	lsls	r2, r0, #8
 800a75c:	6979      	ldr	r1, [r7, #20]
 800a75e:	6849      	ldr	r1, [r1, #4]
 800a760:	0849      	lsrs	r1, r1, #1
 800a762:	2000      	movs	r0, #0
 800a764:	460c      	mov	r4, r1
 800a766:	4605      	mov	r5, r0
 800a768:	eb12 0804 	adds.w	r8, r2, r4
 800a76c:	eb43 0905 	adc.w	r9, r3, r5
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	2200      	movs	r2, #0
 800a776:	469a      	mov	sl, r3
 800a778:	4693      	mov	fp, r2
 800a77a:	4652      	mov	r2, sl
 800a77c:	465b      	mov	r3, fp
 800a77e:	4640      	mov	r0, r8
 800a780:	4649      	mov	r1, r9
 800a782:	f7f5 fd3b 	bl	80001fc <__aeabi_uldivmod>
 800a786:	4602      	mov	r2, r0
 800a788:	460b      	mov	r3, r1
 800a78a:	4613      	mov	r3, r2
 800a78c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a78e:	6a3b      	ldr	r3, [r7, #32]
 800a790:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a794:	d308      	bcc.n	800a7a8 <UART_SetConfig+0x430>
 800a796:	6a3b      	ldr	r3, [r7, #32]
 800a798:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a79c:	d204      	bcs.n	800a7a8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	6a3a      	ldr	r2, [r7, #32]
 800a7a4:	60da      	str	r2, [r3, #12]
 800a7a6:	e0ce      	b.n	800a946 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a7ae:	e0ca      	b.n	800a946 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	69db      	ldr	r3, [r3, #28]
 800a7b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7b8:	d166      	bne.n	800a888 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a7ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a7be:	2b08      	cmp	r3, #8
 800a7c0:	d827      	bhi.n	800a812 <UART_SetConfig+0x49a>
 800a7c2:	a201      	add	r2, pc, #4	; (adr r2, 800a7c8 <UART_SetConfig+0x450>)
 800a7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7c8:	0800a7ed 	.word	0x0800a7ed
 800a7cc:	0800a7f5 	.word	0x0800a7f5
 800a7d0:	0800a7fd 	.word	0x0800a7fd
 800a7d4:	0800a813 	.word	0x0800a813
 800a7d8:	0800a803 	.word	0x0800a803
 800a7dc:	0800a813 	.word	0x0800a813
 800a7e0:	0800a813 	.word	0x0800a813
 800a7e4:	0800a813 	.word	0x0800a813
 800a7e8:	0800a80b 	.word	0x0800a80b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7ec:	f7fa fd28 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 800a7f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a7f2:	e014      	b.n	800a81e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7f4:	f7fa fd3a 	bl	800526c <HAL_RCC_GetPCLK2Freq>
 800a7f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a7fa:	e010      	b.n	800a81e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7fc:	4b4e      	ldr	r3, [pc, #312]	; (800a938 <UART_SetConfig+0x5c0>)
 800a7fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a800:	e00d      	b.n	800a81e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a802:	f7fa fc85 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800a806:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a808:	e009      	b.n	800a81e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a80a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a80e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a810:	e005      	b.n	800a81e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a812:	2300      	movs	r3, #0
 800a814:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a81c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a820:	2b00      	cmp	r3, #0
 800a822:	f000 8090 	beq.w	800a946 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a82a:	4a44      	ldr	r2, [pc, #272]	; (800a93c <UART_SetConfig+0x5c4>)
 800a82c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a830:	461a      	mov	r2, r3
 800a832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a834:	fbb3 f3f2 	udiv	r3, r3, r2
 800a838:	005a      	lsls	r2, r3, #1
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	085b      	lsrs	r3, r3, #1
 800a840:	441a      	add	r2, r3
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	fbb2 f3f3 	udiv	r3, r2, r3
 800a84a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a84c:	6a3b      	ldr	r3, [r7, #32]
 800a84e:	2b0f      	cmp	r3, #15
 800a850:	d916      	bls.n	800a880 <UART_SetConfig+0x508>
 800a852:	6a3b      	ldr	r3, [r7, #32]
 800a854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a858:	d212      	bcs.n	800a880 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	f023 030f 	bic.w	r3, r3, #15
 800a862:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a864:	6a3b      	ldr	r3, [r7, #32]
 800a866:	085b      	lsrs	r3, r3, #1
 800a868:	b29b      	uxth	r3, r3
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	b29a      	uxth	r2, r3
 800a870:	8bfb      	ldrh	r3, [r7, #30]
 800a872:	4313      	orrs	r3, r2
 800a874:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	8bfa      	ldrh	r2, [r7, #30]
 800a87c:	60da      	str	r2, [r3, #12]
 800a87e:	e062      	b.n	800a946 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a880:	2301      	movs	r3, #1
 800a882:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a886:	e05e      	b.n	800a946 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a888:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a88c:	2b08      	cmp	r3, #8
 800a88e:	d828      	bhi.n	800a8e2 <UART_SetConfig+0x56a>
 800a890:	a201      	add	r2, pc, #4	; (adr r2, 800a898 <UART_SetConfig+0x520>)
 800a892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a896:	bf00      	nop
 800a898:	0800a8bd 	.word	0x0800a8bd
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8cd 	.word	0x0800a8cd
 800a8a4:	0800a8e3 	.word	0x0800a8e3
 800a8a8:	0800a8d3 	.word	0x0800a8d3
 800a8ac:	0800a8e3 	.word	0x0800a8e3
 800a8b0:	0800a8e3 	.word	0x0800a8e3
 800a8b4:	0800a8e3 	.word	0x0800a8e3
 800a8b8:	0800a8db 	.word	0x0800a8db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8bc:	f7fa fcc0 	bl	8005240 <HAL_RCC_GetPCLK1Freq>
 800a8c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a8c2:	e014      	b.n	800a8ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8c4:	f7fa fcd2 	bl	800526c <HAL_RCC_GetPCLK2Freq>
 800a8c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a8ca:	e010      	b.n	800a8ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8cc:	4b1a      	ldr	r3, [pc, #104]	; (800a938 <UART_SetConfig+0x5c0>)
 800a8ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a8d0:	e00d      	b.n	800a8ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8d2:	f7fa fc1d 	bl	8005110 <HAL_RCC_GetSysClockFreq>
 800a8d6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a8d8:	e009      	b.n	800a8ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a8e0:	e005      	b.n	800a8ee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a8ec:	bf00      	nop
    }

    if (pclk != 0U)
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d028      	beq.n	800a946 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8f8:	4a10      	ldr	r2, [pc, #64]	; (800a93c <UART_SetConfig+0x5c4>)
 800a8fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8fe:	461a      	mov	r2, r3
 800a900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a902:	fbb3 f2f2 	udiv	r2, r3, r2
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	085b      	lsrs	r3, r3, #1
 800a90c:	441a      	add	r2, r3
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	fbb2 f3f3 	udiv	r3, r2, r3
 800a916:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a918:	6a3b      	ldr	r3, [r7, #32]
 800a91a:	2b0f      	cmp	r3, #15
 800a91c:	d910      	bls.n	800a940 <UART_SetConfig+0x5c8>
 800a91e:	6a3b      	ldr	r3, [r7, #32]
 800a920:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a924:	d20c      	bcs.n	800a940 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	b29a      	uxth	r2, r3
 800a92a:	697b      	ldr	r3, [r7, #20]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	60da      	str	r2, [r3, #12]
 800a930:	e009      	b.n	800a946 <UART_SetConfig+0x5ce>
 800a932:	bf00      	nop
 800a934:	40008000 	.word	0x40008000
 800a938:	00f42400 	.word	0x00f42400
 800a93c:	0800b118 	.word	0x0800b118
      }
      else
      {
        ret = HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2201      	movs	r2, #1
 800a94a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	2201      	movs	r2, #1
 800a952:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2200      	movs	r2, #0
 800a95a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	2200      	movs	r2, #0
 800a960:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a962:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a966:	4618      	mov	r0, r3
 800a968:	3730      	adds	r7, #48	; 0x30
 800a96a:	46bd      	mov	sp, r7
 800a96c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a970 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a970:	b480      	push	{r7}
 800a972:	b083      	sub	sp, #12
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a97c:	f003 0301 	and.w	r3, r3, #1
 800a980:	2b00      	cmp	r3, #0
 800a982:	d00a      	beq.n	800a99a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	430a      	orrs	r2, r1
 800a998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a99e:	f003 0302 	and.w	r3, r3, #2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00a      	beq.n	800a9bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	685b      	ldr	r3, [r3, #4]
 800a9ac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	430a      	orrs	r2, r1
 800a9ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9c0:	f003 0304 	and.w	r3, r3, #4
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d00a      	beq.n	800a9de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	430a      	orrs	r2, r1
 800a9dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9e2:	f003 0308 	and.w	r3, r3, #8
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d00a      	beq.n	800aa00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	430a      	orrs	r2, r1
 800a9fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa04:	f003 0310 	and.w	r3, r3, #16
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00a      	beq.n	800aa22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	430a      	orrs	r2, r1
 800aa20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa26:	f003 0320 	and.w	r3, r3, #32
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d00a      	beq.n	800aa44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	430a      	orrs	r2, r1
 800aa42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d01a      	beq.n	800aa86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	685b      	ldr	r3, [r3, #4]
 800aa56:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	430a      	orrs	r2, r1
 800aa64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa6e:	d10a      	bne.n	800aa86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	430a      	orrs	r2, r1
 800aa84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00a      	beq.n	800aaa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	430a      	orrs	r2, r1
 800aaa6:	605a      	str	r2, [r3, #4]
  }
}
 800aaa8:	bf00      	nop
 800aaaa:	370c      	adds	r7, #12
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b086      	sub	sp, #24
 800aab8:	af02      	add	r7, sp, #8
 800aaba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aac4:	f7f8 f850 	bl	8002b68 <HAL_GetTick>
 800aac8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f003 0308 	and.w	r3, r3, #8
 800aad4:	2b08      	cmp	r3, #8
 800aad6:	d10e      	bne.n	800aaf6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aad8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aadc:	9300      	str	r3, [sp, #0]
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f82f 	bl	800ab4a <UART_WaitOnFlagUntilTimeout>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aaf2:	2303      	movs	r3, #3
 800aaf4:	e025      	b.n	800ab42 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f003 0304 	and.w	r3, r3, #4
 800ab00:	2b04      	cmp	r3, #4
 800ab02:	d10e      	bne.n	800ab22 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab04:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab08:	9300      	str	r3, [sp, #0]
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f000 f819 	bl	800ab4a <UART_WaitOnFlagUntilTimeout>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d001      	beq.n	800ab22 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab1e:	2303      	movs	r3, #3
 800ab20:	e00f      	b.n	800ab42 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2220      	movs	r2, #32
 800ab26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2220      	movs	r2, #32
 800ab2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ab40:	2300      	movs	r3, #0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3710      	adds	r7, #16
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b09c      	sub	sp, #112	; 0x70
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	60f8      	str	r0, [r7, #12]
 800ab52:	60b9      	str	r1, [r7, #8]
 800ab54:	603b      	str	r3, [r7, #0]
 800ab56:	4613      	mov	r3, r2
 800ab58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab5a:	e0a9      	b.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab62:	f000 80a5 	beq.w	800acb0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab66:	f7f7 ffff 	bl	8002b68 <HAL_GetTick>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	1ad3      	subs	r3, r2, r3
 800ab70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ab72:	429a      	cmp	r2, r3
 800ab74:	d302      	bcc.n	800ab7c <UART_WaitOnFlagUntilTimeout+0x32>
 800ab76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d140      	bne.n	800abfe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ab8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ab90:	667b      	str	r3, [r7, #100]	; 0x64
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	461a      	mov	r2, r3
 800ab98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab9c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aba0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aba2:	e841 2300 	strex	r3, r2, [r1]
 800aba6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800aba8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1e6      	bne.n	800ab7c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	3308      	adds	r3, #8
 800abb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800abb8:	e853 3f00 	ldrex	r3, [r3]
 800abbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800abbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abc0:	f023 0301 	bic.w	r3, r3, #1
 800abc4:	663b      	str	r3, [r7, #96]	; 0x60
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	3308      	adds	r3, #8
 800abcc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800abce:	64ba      	str	r2, [r7, #72]	; 0x48
 800abd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800abd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abd6:	e841 2300 	strex	r3, r2, [r1]
 800abda:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800abdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1e5      	bne.n	800abae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2220      	movs	r2, #32
 800abe6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2220      	movs	r2, #32
 800abee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800abfa:	2303      	movs	r3, #3
 800abfc:	e069      	b.n	800acd2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f003 0304 	and.w	r3, r3, #4
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d051      	beq.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	69db      	ldr	r3, [r3, #28]
 800ac12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac1a:	d149      	bne.n	800acb0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac24:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2e:	e853 3f00 	ldrex	r3, [r3]
 800ac32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac36:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ac3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	461a      	mov	r2, r3
 800ac42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac44:	637b      	str	r3, [r7, #52]	; 0x34
 800ac46:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac4c:	e841 2300 	strex	r3, r2, [r1]
 800ac50:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ac52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1e6      	bne.n	800ac26 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	3308      	adds	r3, #8
 800ac5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	e853 3f00 	ldrex	r3, [r3]
 800ac66:	613b      	str	r3, [r7, #16]
   return(result);
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	f023 0301 	bic.w	r3, r3, #1
 800ac6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	3308      	adds	r3, #8
 800ac76:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ac78:	623a      	str	r2, [r7, #32]
 800ac7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7c:	69f9      	ldr	r1, [r7, #28]
 800ac7e:	6a3a      	ldr	r2, [r7, #32]
 800ac80:	e841 2300 	strex	r3, r2, [r1]
 800ac84:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1e5      	bne.n	800ac58 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2220      	movs	r2, #32
 800ac90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2220      	movs	r2, #32
 800ac98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2220      	movs	r2, #32
 800aca0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800acac:	2303      	movs	r3, #3
 800acae:	e010      	b.n	800acd2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	69da      	ldr	r2, [r3, #28]
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	4013      	ands	r3, r2
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	bf0c      	ite	eq
 800acc0:	2301      	moveq	r3, #1
 800acc2:	2300      	movne	r3, #0
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	461a      	mov	r2, r3
 800acc8:	79fb      	ldrb	r3, [r7, #7]
 800acca:	429a      	cmp	r2, r3
 800accc:	f43f af46 	beq.w	800ab5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3770      	adds	r7, #112	; 0x70
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}

0800acda <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800acda:	b480      	push	{r7}
 800acdc:	b085      	sub	sp, #20
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d101      	bne.n	800acf0 <HAL_UARTEx_DisableFifoMode+0x16>
 800acec:	2302      	movs	r3, #2
 800acee:	e027      	b.n	800ad40 <HAL_UARTEx_DisableFifoMode+0x66>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2224      	movs	r2, #36	; 0x24
 800acfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f022 0201 	bic.w	r2, r2, #1
 800ad16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ad1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2220      	movs	r2, #32
 800ad32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3714      	adds	r7, #20
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d101      	bne.n	800ad64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ad60:	2302      	movs	r3, #2
 800ad62:	e02d      	b.n	800adc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2201      	movs	r2, #1
 800ad68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2224      	movs	r2, #36	; 0x24
 800ad70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	681a      	ldr	r2, [r3, #0]
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f022 0201 	bic.w	r2, r2, #1
 800ad8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	689b      	ldr	r3, [r3, #8]
 800ad92:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	683a      	ldr	r2, [r7, #0]
 800ad9c:	430a      	orrs	r2, r1
 800ad9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f84f 	bl	800ae44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2220      	movs	r2, #32
 800adb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2200      	movs	r2, #0
 800adba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800adbe:	2300      	movs	r3, #0
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3710      	adds	r7, #16
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
 800add0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800add8:	2b01      	cmp	r3, #1
 800adda:	d101      	bne.n	800ade0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800addc:	2302      	movs	r3, #2
 800adde:	e02d      	b.n	800ae3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2201      	movs	r2, #1
 800ade4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2224      	movs	r2, #36	; 0x24
 800adec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	f022 0201 	bic.w	r2, r2, #1
 800ae06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	689b      	ldr	r3, [r3, #8]
 800ae0e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	683a      	ldr	r2, [r7, #0]
 800ae18:	430a      	orrs	r2, r1
 800ae1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f000 f811 	bl	800ae44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2220      	movs	r2, #32
 800ae2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2200      	movs	r2, #0
 800ae36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ae3a:	2300      	movs	r3, #0
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	3710      	adds	r7, #16
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}

0800ae44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b085      	sub	sp, #20
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d108      	bne.n	800ae66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ae64:	e031      	b.n	800aeca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ae66:	2308      	movs	r3, #8
 800ae68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ae6a:	2308      	movs	r3, #8
 800ae6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	0e5b      	lsrs	r3, r3, #25
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	f003 0307 	and.w	r3, r3, #7
 800ae7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	689b      	ldr	r3, [r3, #8]
 800ae84:	0f5b      	lsrs	r3, r3, #29
 800ae86:	b2db      	uxtb	r3, r3
 800ae88:	f003 0307 	and.w	r3, r3, #7
 800ae8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae8e:	7bbb      	ldrb	r3, [r7, #14]
 800ae90:	7b3a      	ldrb	r2, [r7, #12]
 800ae92:	4911      	ldr	r1, [pc, #68]	; (800aed8 <UARTEx_SetNbDataToProcess+0x94>)
 800ae94:	5c8a      	ldrb	r2, [r1, r2]
 800ae96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae9a:	7b3a      	ldrb	r2, [r7, #12]
 800ae9c:	490f      	ldr	r1, [pc, #60]	; (800aedc <UARTEx_SetNbDataToProcess+0x98>)
 800ae9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aea0:	fb93 f3f2 	sdiv	r3, r3, r2
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
 800aeae:	7b7a      	ldrb	r2, [r7, #13]
 800aeb0:	4909      	ldr	r1, [pc, #36]	; (800aed8 <UARTEx_SetNbDataToProcess+0x94>)
 800aeb2:	5c8a      	ldrb	r2, [r1, r2]
 800aeb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aeb8:	7b7a      	ldrb	r2, [r7, #13]
 800aeba:	4908      	ldr	r1, [pc, #32]	; (800aedc <UARTEx_SetNbDataToProcess+0x98>)
 800aebc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aebe:	fb93 f3f2 	sdiv	r3, r3, r2
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aeca:	bf00      	nop
 800aecc:	3714      	adds	r7, #20
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop
 800aed8:	0800b130 	.word	0x0800b130
 800aedc:	0800b138 	.word	0x0800b138

0800aee0 <__errno>:
 800aee0:	4b01      	ldr	r3, [pc, #4]	; (800aee8 <__errno+0x8>)
 800aee2:	6818      	ldr	r0, [r3, #0]
 800aee4:	4770      	bx	lr
 800aee6:	bf00      	nop
 800aee8:	20000010 	.word	0x20000010

0800aeec <__libc_init_array>:
 800aeec:	b570      	push	{r4, r5, r6, lr}
 800aeee:	4d0d      	ldr	r5, [pc, #52]	; (800af24 <__libc_init_array+0x38>)
 800aef0:	4c0d      	ldr	r4, [pc, #52]	; (800af28 <__libc_init_array+0x3c>)
 800aef2:	1b64      	subs	r4, r4, r5
 800aef4:	10a4      	asrs	r4, r4, #2
 800aef6:	2600      	movs	r6, #0
 800aef8:	42a6      	cmp	r6, r4
 800aefa:	d109      	bne.n	800af10 <__libc_init_array+0x24>
 800aefc:	4d0b      	ldr	r5, [pc, #44]	; (800af2c <__libc_init_array+0x40>)
 800aefe:	4c0c      	ldr	r4, [pc, #48]	; (800af30 <__libc_init_array+0x44>)
 800af00:	f000 f8da 	bl	800b0b8 <_init>
 800af04:	1b64      	subs	r4, r4, r5
 800af06:	10a4      	asrs	r4, r4, #2
 800af08:	2600      	movs	r6, #0
 800af0a:	42a6      	cmp	r6, r4
 800af0c:	d105      	bne.n	800af1a <__libc_init_array+0x2e>
 800af0e:	bd70      	pop	{r4, r5, r6, pc}
 800af10:	f855 3b04 	ldr.w	r3, [r5], #4
 800af14:	4798      	blx	r3
 800af16:	3601      	adds	r6, #1
 800af18:	e7ee      	b.n	800aef8 <__libc_init_array+0xc>
 800af1a:	f855 3b04 	ldr.w	r3, [r5], #4
 800af1e:	4798      	blx	r3
 800af20:	3601      	adds	r6, #1
 800af22:	e7f2      	b.n	800af0a <__libc_init_array+0x1e>
 800af24:	0800b1a8 	.word	0x0800b1a8
 800af28:	0800b1a8 	.word	0x0800b1a8
 800af2c:	0800b1a8 	.word	0x0800b1a8
 800af30:	0800b1ac 	.word	0x0800b1ac

0800af34 <malloc>:
 800af34:	4b02      	ldr	r3, [pc, #8]	; (800af40 <malloc+0xc>)
 800af36:	4601      	mov	r1, r0
 800af38:	6818      	ldr	r0, [r3, #0]
 800af3a:	f000 b82b 	b.w	800af94 <_malloc_r>
 800af3e:	bf00      	nop
 800af40:	20000010 	.word	0x20000010

0800af44 <memset>:
 800af44:	4402      	add	r2, r0
 800af46:	4603      	mov	r3, r0
 800af48:	4293      	cmp	r3, r2
 800af4a:	d100      	bne.n	800af4e <memset+0xa>
 800af4c:	4770      	bx	lr
 800af4e:	f803 1b01 	strb.w	r1, [r3], #1
 800af52:	e7f9      	b.n	800af48 <memset+0x4>

0800af54 <sbrk_aligned>:
 800af54:	b570      	push	{r4, r5, r6, lr}
 800af56:	4e0e      	ldr	r6, [pc, #56]	; (800af90 <sbrk_aligned+0x3c>)
 800af58:	460c      	mov	r4, r1
 800af5a:	6831      	ldr	r1, [r6, #0]
 800af5c:	4605      	mov	r5, r0
 800af5e:	b911      	cbnz	r1, 800af66 <sbrk_aligned+0x12>
 800af60:	f000 f88c 	bl	800b07c <_sbrk_r>
 800af64:	6030      	str	r0, [r6, #0]
 800af66:	4621      	mov	r1, r4
 800af68:	4628      	mov	r0, r5
 800af6a:	f000 f887 	bl	800b07c <_sbrk_r>
 800af6e:	1c43      	adds	r3, r0, #1
 800af70:	d00a      	beq.n	800af88 <sbrk_aligned+0x34>
 800af72:	1cc4      	adds	r4, r0, #3
 800af74:	f024 0403 	bic.w	r4, r4, #3
 800af78:	42a0      	cmp	r0, r4
 800af7a:	d007      	beq.n	800af8c <sbrk_aligned+0x38>
 800af7c:	1a21      	subs	r1, r4, r0
 800af7e:	4628      	mov	r0, r5
 800af80:	f000 f87c 	bl	800b07c <_sbrk_r>
 800af84:	3001      	adds	r0, #1
 800af86:	d101      	bne.n	800af8c <sbrk_aligned+0x38>
 800af88:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800af8c:	4620      	mov	r0, r4
 800af8e:	bd70      	pop	{r4, r5, r6, pc}
 800af90:	200007ec 	.word	0x200007ec

0800af94 <_malloc_r>:
 800af94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af98:	1ccd      	adds	r5, r1, #3
 800af9a:	f025 0503 	bic.w	r5, r5, #3
 800af9e:	3508      	adds	r5, #8
 800afa0:	2d0c      	cmp	r5, #12
 800afa2:	bf38      	it	cc
 800afa4:	250c      	movcc	r5, #12
 800afa6:	2d00      	cmp	r5, #0
 800afa8:	4607      	mov	r7, r0
 800afaa:	db01      	blt.n	800afb0 <_malloc_r+0x1c>
 800afac:	42a9      	cmp	r1, r5
 800afae:	d905      	bls.n	800afbc <_malloc_r+0x28>
 800afb0:	230c      	movs	r3, #12
 800afb2:	603b      	str	r3, [r7, #0]
 800afb4:	2600      	movs	r6, #0
 800afb6:	4630      	mov	r0, r6
 800afb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afbc:	4e2e      	ldr	r6, [pc, #184]	; (800b078 <_malloc_r+0xe4>)
 800afbe:	f000 f86f 	bl	800b0a0 <__malloc_lock>
 800afc2:	6833      	ldr	r3, [r6, #0]
 800afc4:	461c      	mov	r4, r3
 800afc6:	bb34      	cbnz	r4, 800b016 <_malloc_r+0x82>
 800afc8:	4629      	mov	r1, r5
 800afca:	4638      	mov	r0, r7
 800afcc:	f7ff ffc2 	bl	800af54 <sbrk_aligned>
 800afd0:	1c43      	adds	r3, r0, #1
 800afd2:	4604      	mov	r4, r0
 800afd4:	d14d      	bne.n	800b072 <_malloc_r+0xde>
 800afd6:	6834      	ldr	r4, [r6, #0]
 800afd8:	4626      	mov	r6, r4
 800afda:	2e00      	cmp	r6, #0
 800afdc:	d140      	bne.n	800b060 <_malloc_r+0xcc>
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	4631      	mov	r1, r6
 800afe2:	4638      	mov	r0, r7
 800afe4:	eb04 0803 	add.w	r8, r4, r3
 800afe8:	f000 f848 	bl	800b07c <_sbrk_r>
 800afec:	4580      	cmp	r8, r0
 800afee:	d13a      	bne.n	800b066 <_malloc_r+0xd2>
 800aff0:	6821      	ldr	r1, [r4, #0]
 800aff2:	3503      	adds	r5, #3
 800aff4:	1a6d      	subs	r5, r5, r1
 800aff6:	f025 0503 	bic.w	r5, r5, #3
 800affa:	3508      	adds	r5, #8
 800affc:	2d0c      	cmp	r5, #12
 800affe:	bf38      	it	cc
 800b000:	250c      	movcc	r5, #12
 800b002:	4629      	mov	r1, r5
 800b004:	4638      	mov	r0, r7
 800b006:	f7ff ffa5 	bl	800af54 <sbrk_aligned>
 800b00a:	3001      	adds	r0, #1
 800b00c:	d02b      	beq.n	800b066 <_malloc_r+0xd2>
 800b00e:	6823      	ldr	r3, [r4, #0]
 800b010:	442b      	add	r3, r5
 800b012:	6023      	str	r3, [r4, #0]
 800b014:	e00e      	b.n	800b034 <_malloc_r+0xa0>
 800b016:	6822      	ldr	r2, [r4, #0]
 800b018:	1b52      	subs	r2, r2, r5
 800b01a:	d41e      	bmi.n	800b05a <_malloc_r+0xc6>
 800b01c:	2a0b      	cmp	r2, #11
 800b01e:	d916      	bls.n	800b04e <_malloc_r+0xba>
 800b020:	1961      	adds	r1, r4, r5
 800b022:	42a3      	cmp	r3, r4
 800b024:	6025      	str	r5, [r4, #0]
 800b026:	bf18      	it	ne
 800b028:	6059      	strne	r1, [r3, #4]
 800b02a:	6863      	ldr	r3, [r4, #4]
 800b02c:	bf08      	it	eq
 800b02e:	6031      	streq	r1, [r6, #0]
 800b030:	5162      	str	r2, [r4, r5]
 800b032:	604b      	str	r3, [r1, #4]
 800b034:	4638      	mov	r0, r7
 800b036:	f104 060b 	add.w	r6, r4, #11
 800b03a:	f000 f837 	bl	800b0ac <__malloc_unlock>
 800b03e:	f026 0607 	bic.w	r6, r6, #7
 800b042:	1d23      	adds	r3, r4, #4
 800b044:	1af2      	subs	r2, r6, r3
 800b046:	d0b6      	beq.n	800afb6 <_malloc_r+0x22>
 800b048:	1b9b      	subs	r3, r3, r6
 800b04a:	50a3      	str	r3, [r4, r2]
 800b04c:	e7b3      	b.n	800afb6 <_malloc_r+0x22>
 800b04e:	6862      	ldr	r2, [r4, #4]
 800b050:	42a3      	cmp	r3, r4
 800b052:	bf0c      	ite	eq
 800b054:	6032      	streq	r2, [r6, #0]
 800b056:	605a      	strne	r2, [r3, #4]
 800b058:	e7ec      	b.n	800b034 <_malloc_r+0xa0>
 800b05a:	4623      	mov	r3, r4
 800b05c:	6864      	ldr	r4, [r4, #4]
 800b05e:	e7b2      	b.n	800afc6 <_malloc_r+0x32>
 800b060:	4634      	mov	r4, r6
 800b062:	6876      	ldr	r6, [r6, #4]
 800b064:	e7b9      	b.n	800afda <_malloc_r+0x46>
 800b066:	230c      	movs	r3, #12
 800b068:	603b      	str	r3, [r7, #0]
 800b06a:	4638      	mov	r0, r7
 800b06c:	f000 f81e 	bl	800b0ac <__malloc_unlock>
 800b070:	e7a1      	b.n	800afb6 <_malloc_r+0x22>
 800b072:	6025      	str	r5, [r4, #0]
 800b074:	e7de      	b.n	800b034 <_malloc_r+0xa0>
 800b076:	bf00      	nop
 800b078:	200007e8 	.word	0x200007e8

0800b07c <_sbrk_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d06      	ldr	r5, [pc, #24]	; (800b098 <_sbrk_r+0x1c>)
 800b080:	2300      	movs	r3, #0
 800b082:	4604      	mov	r4, r0
 800b084:	4608      	mov	r0, r1
 800b086:	602b      	str	r3, [r5, #0]
 800b088:	f7f7 fc94 	bl	80029b4 <_sbrk>
 800b08c:	1c43      	adds	r3, r0, #1
 800b08e:	d102      	bne.n	800b096 <_sbrk_r+0x1a>
 800b090:	682b      	ldr	r3, [r5, #0]
 800b092:	b103      	cbz	r3, 800b096 <_sbrk_r+0x1a>
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	bd38      	pop	{r3, r4, r5, pc}
 800b098:	200007f4 	.word	0x200007f4

0800b09c <__retarget_lock_acquire_recursive>:
 800b09c:	4770      	bx	lr

0800b09e <__retarget_lock_release_recursive>:
 800b09e:	4770      	bx	lr

0800b0a0 <__malloc_lock>:
 800b0a0:	4801      	ldr	r0, [pc, #4]	; (800b0a8 <__malloc_lock+0x8>)
 800b0a2:	f7ff bffb 	b.w	800b09c <__retarget_lock_acquire_recursive>
 800b0a6:	bf00      	nop
 800b0a8:	200007f0 	.word	0x200007f0

0800b0ac <__malloc_unlock>:
 800b0ac:	4801      	ldr	r0, [pc, #4]	; (800b0b4 <__malloc_unlock+0x8>)
 800b0ae:	f7ff bff6 	b.w	800b09e <__retarget_lock_release_recursive>
 800b0b2:	bf00      	nop
 800b0b4:	200007f0 	.word	0x200007f0

0800b0b8 <_init>:
 800b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ba:	bf00      	nop
 800b0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0be:	bc08      	pop	{r3}
 800b0c0:	469e      	mov	lr, r3
 800b0c2:	4770      	bx	lr

0800b0c4 <_fini>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	bf00      	nop
 800b0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ca:	bc08      	pop	{r3}
 800b0cc:	469e      	mov	lr, r3
 800b0ce:	4770      	bx	lr
