Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 13:42:42 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: countLowPulse_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.311        0.000                      0                   37        0.205        0.000                      0                   37        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.311        0.000                      0                   37        0.205        0.000                      0                   37        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 countLowPulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.389ns (37.967%)  route 2.269ns (62.033%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.568     5.120    clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  countLowPulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.539 r  countLowPulse_reg[11]/Q
                         net (fo=3, routed)           0.960     6.499    countLowPulse[11]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.296     6.795 r  countLowPulse[15]_i_11/O
                         net (fo=1, routed)           0.000     6.795    countLowPulse[15]_i_11_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.345 r  countLowPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.309     8.654    countLowPulse_reg[15]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124     8.778 r  countLowPulse[3]_i_1/O
                         net (fo=1, routed)           0.000     8.778    countLowPulse[3]_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.449    14.821    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[3]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)        0.031    15.089    countLowPulse_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 countHighPulse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.354ns (37.101%)  route 2.295ns (62.899%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[5]/Q
                         net (fo=3, routed)           0.958     6.498    countHighPulse[5]
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.299     6.797 r  countHighPulse[15]_i_18/O
                         net (fo=1, routed)           0.000     6.797    countHighPulse[15]_i_18_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.195 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.195    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 f  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.337     8.646    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.770 r  countHighPulse_done_i_1/O
                         net (fo=1, routed)           0.000     8.770    countHighPulse_done0_out
    SLICE_X45Y44         FDCE                                         r  countHighPulse_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_done_reg/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)        0.031    15.091    countHighPulse_done_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 countHighPulse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.354ns (37.122%)  route 2.293ns (62.878%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[5]/Q
                         net (fo=3, routed)           0.958     6.498    countHighPulse[5]
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.299     6.797 r  countHighPulse[15]_i_18/O
                         net (fo=1, routed)           0.000     6.797    countHighPulse[15]_i_18_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.195 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.195    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.335     8.644    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.768 r  countHighPulse[0]_i_1/O
                         net (fo=1, routed)           0.000     8.768    countHighPulse[0]_i_1_n_0
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[0]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)        0.029    15.089    countHighPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 countLowPulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.419ns (38.471%)  route 2.269ns (61.529%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.568     5.120    clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  countLowPulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.539 r  countLowPulse_reg[11]/Q
                         net (fo=3, routed)           0.960     6.499    countLowPulse[11]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.296     6.795 r  countLowPulse[15]_i_11/O
                         net (fo=1, routed)           0.000     6.795    countLowPulse[15]_i_11_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.345 r  countLowPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.309     8.654    countLowPulse_reg[15]_i_3_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.154     8.808 r  countLowPulse[4]_i_1/O
                         net (fo=1, routed)           0.000     8.808    countLowPulse[4]_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.449    14.821    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[4]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)        0.075    15.133    countLowPulse_reg[4]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 countHighPulse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 1.382ns (37.580%)  route 2.295ns (62.420%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[5]/Q
                         net (fo=3, routed)           0.958     6.498    countHighPulse[5]
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.299     6.797 r  countHighPulse[15]_i_18/O
                         net (fo=1, routed)           0.000     6.797    countHighPulse[15]_i_18_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.195 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.195    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.337     8.646    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.798 r  countHighPulse[4]_i_1/O
                         net (fo=1, routed)           0.000     8.798    p_0_in[4]
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[4]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)        0.075    15.135    countHighPulse_reg[4]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 countHighPulse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.382ns (37.601%)  route 2.293ns (62.399%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[5]/Q
                         net (fo=3, routed)           0.958     6.498    countHighPulse[5]
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.299     6.797 r  countHighPulse[15]_i_18/O
                         net (fo=1, routed)           0.000     6.797    countHighPulse[15]_i_18_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.195 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.195    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.335     8.644    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I2_O)        0.152     8.796 r  countHighPulse[1]_i_1/O
                         net (fo=1, routed)           0.000     8.796    p_0_in[1]
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[1]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y44         FDCE (Setup_fdce_C_D)        0.075    15.135    countHighPulse_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 countLowPulse_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.866ns (52.831%)  route 1.666ns (47.169%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.567     5.119    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.419     5.538 r  countLowPulse_reg[4]/Q
                         net (fo=3, routed)           0.677     6.214    countLowPulse[4]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.912 r  countLowPulse_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.912    countLowPulse_reg[4]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  countLowPulse_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.026    countLowPulse_reg[8]_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  countLowPulse_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.140    countLowPulse_reg[12]_i_2_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.362 r  countLowPulse_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.989     8.352    countLowPulse0[13]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.299     8.651 r  countLowPulse[13]_i_1/O
                         net (fo=1, routed)           0.000     8.651    countLowPulse[13]_i_1_n_0
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.450    14.822    clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[13]/C
                         clock pessimism              0.273    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)        0.031    15.090    countLowPulse_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 countLowPulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.389ns (39.557%)  route 2.122ns (60.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.568     5.120    clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  countLowPulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.539 r  countLowPulse_reg[11]/Q
                         net (fo=3, routed)           0.960     6.499    countLowPulse[11]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.296     6.795 r  countLowPulse[15]_i_11/O
                         net (fo=1, routed)           0.000     6.795    countLowPulse[15]_i_11_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.345 r  countLowPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.162     8.507    countLowPulse_reg[15]_i_3_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     8.631 r  countLowPulse[15]_i_1/O
                         net (fo=1, routed)           0.000     8.631    countLowPulse[15]_i_1_n_0
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.450    14.822    clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[15]/C
                         clock pessimism              0.273    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)        0.032    15.091    countLowPulse_reg[15]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 countHighPulse_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.488ns (42.414%)  route 2.020ns (57.586%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[1]/Q
                         net (fo=3, routed)           0.842     6.381    countHighPulse[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.299     6.680 r  countHighPulse[15]_i_20/O
                         net (fo=1, routed)           0.000     6.680    countHighPulse[15]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.212 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.179     8.505    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.629 r  countHighPulse[11]_i_1/O
                         net (fo=1, routed)           0.000     8.629    p_0_in[11]
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y46         FDCE (Setup_fdce_C_D)        0.031    15.091    countHighPulse_reg[11]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 countHighPulse_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.488ns (42.438%)  route 2.018ns (57.562%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.569     5.121    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.419     5.540 r  countHighPulse_reg[1]/Q
                         net (fo=3, routed)           0.842     6.381    countHighPulse[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.299     6.680 r  countHighPulse[15]_i_20/O
                         net (fo=1, routed)           0.000     6.680    countHighPulse[15]_i_20_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.212 r  countHighPulse_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.212    countHighPulse_reg[15]_i_4_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  countHighPulse_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          1.177     8.503    countHighPulse_reg[15]_i_3_n_0
    SLICE_X45Y46         LUT3 (Prop_lut3_I2_O)        0.124     8.627 r  countHighPulse[10]_i_1/O
                         net (fo=1, routed)           0.000     8.627    p_0_in[10]
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.451    14.823    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[10]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y46         FDCE (Setup_fdce_C_D)        0.029    15.089    countHighPulse_reg[10]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X39Y46         FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.606 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.069     1.675    state[0]
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.099     1.774 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    next_state[1]
    SLICE_X39Y46         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091     1.569    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 countLowPulse_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  countLowPulse_reg[0]/Q
                         net (fo=3, routed)           0.179     1.798    countLowPulse[0]
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  countLowPulse[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    countLowPulse[0]_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  countLowPulse_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.091     1.568    countLowPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 countHighPulse_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.479    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.141     1.620 f  countHighPulse_reg[0]/Q
                         net (fo=3, routed)           0.179     1.800    countHighPulse[0]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  countHighPulse[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    countHighPulse[0]_i_1_n_0
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     1.994    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y44         FDCE (Hold_fdce_C_D)         0.091     1.570    countHighPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 countLowPulse_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.620%)  route 0.283ns (60.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X41Y44         FDCE                                         r  countLowPulse_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141     1.619 f  countLowPulse_done_reg/Q
                         net (fo=2, routed)           0.283     1.903    countLowPulse_done
    SLICE_X39Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.948    next_state[2]
    SLICE_X39Y46         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.092     1.605    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 countHighPulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.845%)  route 0.232ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.479    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  countHighPulse_reg[11]/Q
                         net (fo=3, routed)           0.070     1.691    countHighPulse[11]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  countHighPulse_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.963    countHighPulse0[11]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.108     2.071 r  countHighPulse[11]_i_1/O
                         net (fo=1, routed)           0.000     2.071    p_0_in[11]
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     1.994    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092     1.571    countHighPulse_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 countHighPulse_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.358ns (60.197%)  route 0.237ns (39.803%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.479    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  countHighPulse_reg[2]/Q
                         net (fo=3, routed)           0.070     1.690    countHighPulse[2]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.800 r  countHighPulse_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.167     1.967    countHighPulse0[2]
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.107     2.074 r  countHighPulse[2]_i_1/O
                         net (fo=1, routed)           0.000     2.074    p_0_in[2]
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     1.994    clk_IBUF_BUFG
    SLICE_X45Y44         FDCE                                         r  countHighPulse_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y44         FDCE (Hold_fdce_C_D)         0.092     1.571    countHighPulse_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 dutyCycledir_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dutyCycledir_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.284%)  route 0.409ns (68.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X39Y45         FDPE                                         r  dutyCycledir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  dutyCycledir_reg/Q
                         net (fo=60, routed)          0.409     2.028    dutyCycledir
    SLICE_X39Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.073 r  dutyCycledir_i_1/O
                         net (fo=1, routed)           0.000     2.073    dutyCycledir_i_1_n_0
    SLICE_X39Y45         FDPE                                         r  dutyCycledir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X39Y45         FDPE                                         r  dutyCycledir_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X39Y45         FDPE (Hold_fdpe_C_D)         0.091     1.569    dutyCycledir_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 countLowPulse_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countLowPulse_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.358ns (56.136%)  route 0.280ns (43.864%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  countLowPulse_reg[14]/Q
                         net (fo=3, routed)           0.130     1.749    countLowPulse[14]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.859 r  countLowPulse_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.150     2.009    countLowPulse0[14]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.107     2.116 r  countLowPulse[14]_i_1/O
                         net (fo=1, routed)           0.000     2.116    countLowPulse[14]_i_1_n_0
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.835     1.993    clk_IBUF_BUFG
    SLICE_X41Y43         FDCE                                         r  countLowPulse_reg[14]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.092     1.570    countLowPulse_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 countHighPulse_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.407ns (60.491%)  route 0.266ns (39.509%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.479    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.128     1.607 r  countHighPulse_reg[5]/Q
                         net (fo=3, routed)           0.126     1.733    countHighPulse[5]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.169     1.902 r  countHighPulse_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.140     2.042    countHighPulse0[5]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.110     2.152 r  countHighPulse[5]_i_1/O
                         net (fo=1, routed)           0.000     2.152    p_0_in[5]
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     1.994    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107     1.586    countHighPulse_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 countHighPulse_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countHighPulse_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.393ns (57.102%)  route 0.295ns (42.898%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.566     1.479    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  countHighPulse_reg[11]/Q
                         net (fo=3, routed)           0.070     1.691    countHighPulse[11]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.835 r  countHighPulse_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.225     2.060    countHighPulse0[12]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.108     2.168 r  countHighPulse[12]_i_1/O
                         net (fo=1, routed)           0.000     2.168    p_0_in[12]
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.836     1.994    clk_IBUF_BUFG
    SLICE_X45Y46         FDCE                                         r  countHighPulse_reg[12]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107     1.586    countHighPulse_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44    countHighPulse_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44    countHighPulse_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46    countHighPulse_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46    countHighPulse_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y46    countHighPulse_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45    countHighPulse_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    countLowPulse_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    countLowPulse_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    countLowPulse_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    countLowPulse_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42    countLowPulse_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44    countHighPulse_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44    countHighPulse_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46    countHighPulse_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46    countHighPulse_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46    countHighPulse_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y45    countHighPulse_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46    countHighPulse_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y46    countHighPulse_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44    countHighPulse_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44    countHighPulse_reg[2]/C



