/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jul 20 03:09:20 2016
 *                 Full Compile MD5 Checksum  a2b82ec5680f6066255d5d5e4c190ff8
 *                     (minus title and desc)
 *                 MD5 Checksum               5e375d275648c6fb0816b8b6e9d8b76e
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AVS_CPU_L2_H__
#define BCHP_AVS_CPU_L2_H__

/***************************************************************************
 *AVS_CPU_L2 - CPU L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_AVS_CPU_L2_STATUS0                  0x204d1100 /* [RO] Host Interrupt Status Register */
#define BCHP_AVS_CPU_L2_SET0                     0x204d1104 /* [WO] Host Interrupt Set Register */
#define BCHP_AVS_CPU_L2_CLEAR0                   0x204d1108 /* [WO] Host Interrupt Clear Register */
#define BCHP_AVS_CPU_L2_MASK_STATUS0             0x204d110c /* [RO] Host Interrupt Mask Status Register */
#define BCHP_AVS_CPU_L2_MASK_SET0                0x204d1110 /* [WO] Host Interrupt Mask Set Register */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0              0x204d1114 /* [WO] Host Interrupt Mask Clear Register */
#define BCHP_AVS_CPU_L2_STATUS1                  0x204d1118 /* [RO] Host Interrupt Status Register */
#define BCHP_AVS_CPU_L2_SET1                     0x204d111c /* [WO] Host Interrupt Set Register */
#define BCHP_AVS_CPU_L2_CLEAR1                   0x204d1120 /* [WO] Host Interrupt Clear Register */
#define BCHP_AVS_CPU_L2_MASK_STATUS1             0x204d1124 /* [RO] Host Interrupt Mask Status Register */
#define BCHP_AVS_CPU_L2_MASK_SET1                0x204d1128 /* [WO] Host Interrupt Mask Set Register */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1              0x204d112c /* [WO] Host Interrupt Mask Clear Register */

/***************************************************************************
 *STATUS0 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: STATUS0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_MASK                       0x80000000
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_SHIFT                      31
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_MASK                  0x40000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_SHIFT                 30
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_MASK                  0x20000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_SHIFT                 29
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_MASK                  0x10000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_SHIFT                 28
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_MASK                  0x08000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_SHIFT                 27
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_MASK                 0x04000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_SHIFT                26
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_MASK                     0x02000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_SHIFT                    25
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_STATUS0_WDOG_INTR_MASK                     0x01000000
#define BCHP_AVS_CPU_L2_STATUS0_WDOG_INTR_SHIFT                    24
#define BCHP_AVS_CPU_L2_STATUS0_WDOG_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_STATUS0_BSC_INTR_MASK                      0x00800000
#define BCHP_AVS_CPU_L2_STATUS0_BSC_INTR_SHIFT                     23
#define BCHP_AVS_CPU_L2_STATUS0_BSC_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: STATUS0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_STATUS0_TIMER0_INTR_MASK                   0x00400000
#define BCHP_AVS_CPU_L2_STATUS0_TIMER0_INTR_SHIFT                  22
#define BCHP_AVS_CPU_L2_STATUS0_TIMER0_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_STATUS0_TIMER1_INTR_MASK                   0x00200000
#define BCHP_AVS_CPU_L2_STATUS0_TIMER1_INTR_SHIFT                  21
#define BCHP_AVS_CPU_L2_STATUS0_TIMER1_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_STATUS0_TIMER2_INTR_MASK                   0x00100000
#define BCHP_AVS_CPU_L2_STATUS0_TIMER2_INTR_SHIFT                  20
#define BCHP_AVS_CPU_L2_STATUS0_TIMER2_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_STATUS0_TIMER3_INTR_MASK                   0x00080000
#define BCHP_AVS_CPU_L2_STATUS0_TIMER3_INTR_SHIFT                  19
#define BCHP_AVS_CPU_L2_STATUS0_TIMER3_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_STATUS0_reserved0_MASK                     0x0007c000
#define BCHP_AVS_CPU_L2_STATUS0_reserved0_SHIFT                    14

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_MASK               0x00002000
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_SHIFT              13
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_MASK               0x00001000
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_SHIFT              12
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_MASK               0x00000800
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_SHIFT              11
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_MASK               0x00000400
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_SHIFT              10
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_MASK               0x00000200
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_SHIFT              9
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_MASK               0x00000100
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_SHIFT              8
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_STATUS0_PLLCPU_DVFS_SM_MASK                0x00000080
#define BCHP_AVS_CPU_L2_STATUS0_PLLCPU_DVFS_SM_SHIFT               7
#define BCHP_AVS_CPU_L2_STATUS0_PLLCPU_DVFS_SM_DEFAULT             0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_MASK                 0x00000040
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_SHIFT                6
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_MASK               0x00000020
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_SHIFT              5
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_MASK                   0x00000010
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_SHIFT                  4
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *SET0 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: SET0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_MASK                          0x80000000
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_SHIFT                         31
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_DEFAULT                       0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_MASK                     0x40000000
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_SHIFT                    30
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_MASK                     0x20000000
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_SHIFT                    29
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_MASK                     0x10000000
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_SHIFT                    28
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_MASK                     0x08000000
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_SHIFT                    27
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_MASK                    0x04000000
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_SHIFT                   26
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_MASK                        0x02000000
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_SHIFT                       25
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_SET0_WDOG_INTR_MASK                        0x01000000
#define BCHP_AVS_CPU_L2_SET0_WDOG_INTR_SHIFT                       24
#define BCHP_AVS_CPU_L2_SET0_WDOG_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_SET0_BSC_INTR_MASK                         0x00800000
#define BCHP_AVS_CPU_L2_SET0_BSC_INTR_SHIFT                        23
#define BCHP_AVS_CPU_L2_SET0_BSC_INTR_DEFAULT                      0x00000000

/* AVS_CPU_L2 :: SET0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_SET0_TIMER0_INTR_MASK                      0x00400000
#define BCHP_AVS_CPU_L2_SET0_TIMER0_INTR_SHIFT                     22
#define BCHP_AVS_CPU_L2_SET0_TIMER0_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_SET0_TIMER1_INTR_MASK                      0x00200000
#define BCHP_AVS_CPU_L2_SET0_TIMER1_INTR_SHIFT                     21
#define BCHP_AVS_CPU_L2_SET0_TIMER1_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_SET0_TIMER2_INTR_MASK                      0x00100000
#define BCHP_AVS_CPU_L2_SET0_TIMER2_INTR_SHIFT                     20
#define BCHP_AVS_CPU_L2_SET0_TIMER2_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_SET0_TIMER3_INTR_MASK                      0x00080000
#define BCHP_AVS_CPU_L2_SET0_TIMER3_INTR_SHIFT                     19
#define BCHP_AVS_CPU_L2_SET0_TIMER3_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_SET0_reserved0_MASK                        0x0007c000
#define BCHP_AVS_CPU_L2_SET0_reserved0_SHIFT                       14

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_MASK                  0x00002000
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_SHIFT                 13
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_MASK                  0x00001000
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_SHIFT                 12
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_MASK                  0x00000800
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_SHIFT                 11
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_MASK                  0x00000400
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_SHIFT                 10
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_MASK                  0x00000200
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_SHIFT                 9
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_MASK                  0x00000100
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_SHIFT                 8
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_SET0_PLLCPU_DVFS_SM_MASK                   0x00000080
#define BCHP_AVS_CPU_L2_SET0_PLLCPU_DVFS_SM_SHIFT                  7
#define BCHP_AVS_CPU_L2_SET0_PLLCPU_DVFS_SM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_MASK                    0x00000040
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_SHIFT                   6
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_MASK                  0x00000020
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_SHIFT                 5
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_MASK                      0x00000010
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_SHIFT                     4
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK          0x00000008
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT         3
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT       0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_MASK                     0x00000004
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_SHIFT                    2
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_MASK              0x00000002
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_SHIFT             1
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_DEFAULT           0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_MASK              0x00000001
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_SHIFT             0
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_DEFAULT           0x00000000

/***************************************************************************
 *CLEAR0 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: CLEAR0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_MASK                        0x80000000
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_SHIFT                       31
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_MASK                   0x40000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_SHIFT                  30
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_MASK                   0x20000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_SHIFT                  29
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_MASK                   0x10000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_SHIFT                  28
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_MASK                   0x08000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_SHIFT                  27
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_MASK                  0x04000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_SHIFT                 26
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_MASK                      0x02000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_SHIFT                     25
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_CLEAR0_WDOG_INTR_MASK                      0x01000000
#define BCHP_AVS_CPU_L2_CLEAR0_WDOG_INTR_SHIFT                     24
#define BCHP_AVS_CPU_L2_CLEAR0_WDOG_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_CLEAR0_BSC_INTR_MASK                       0x00800000
#define BCHP_AVS_CPU_L2_CLEAR0_BSC_INTR_SHIFT                      23
#define BCHP_AVS_CPU_L2_CLEAR0_BSC_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER0_INTR_MASK                    0x00400000
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER0_INTR_SHIFT                   22
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER0_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER1_INTR_MASK                    0x00200000
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER1_INTR_SHIFT                   21
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER1_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER2_INTR_MASK                    0x00100000
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER2_INTR_SHIFT                   20
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER2_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER3_INTR_MASK                    0x00080000
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER3_INTR_SHIFT                   19
#define BCHP_AVS_CPU_L2_CLEAR0_TIMER3_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_CLEAR0_reserved0_MASK                      0x0007c000
#define BCHP_AVS_CPU_L2_CLEAR0_reserved0_SHIFT                     14

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_MASK                0x00002000
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_SHIFT               13
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_MASK                0x00001000
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_SHIFT               12
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_MASK                0x00000800
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_SHIFT               11
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_MASK                0x00000400
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_SHIFT               10
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_MASK                0x00000200
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_SHIFT               9
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_MASK                0x00000100
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_SHIFT               8
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_CLEAR0_PLLCPU_DVFS_SM_MASK                 0x00000080
#define BCHP_AVS_CPU_L2_CLEAR0_PLLCPU_DVFS_SM_SHIFT                7
#define BCHP_AVS_CPU_L2_CLEAR0_PLLCPU_DVFS_SM_DEFAULT              0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_MASK                  0x00000040
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_SHIFT                 6
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_MASK                0x00000020
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_SHIFT               5
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_MASK                    0x00000010
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_SHIFT                   4
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK        0x00000008
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT       3
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT     0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_MASK                   0x00000004
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_SHIFT                  2
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_MASK            0x00000002
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT           1
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT         0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_MASK            0x00000001
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT           0
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT         0x00000000

/***************************************************************************
 *MASK_STATUS0 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_STATUS0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_MASK                  0x80000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_SHIFT                 31
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_MASK             0x40000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_SHIFT            30
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_MASK             0x20000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_SHIFT            29
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_MASK             0x10000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_SHIFT            28
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_MASK             0x08000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_SHIFT            27
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_MASK            0x04000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_SHIFT           26
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_MASK                0x02000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_SHIFT               25
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_WDOG_INTR_MASK                0x01000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_WDOG_INTR_SHIFT               24
#define BCHP_AVS_CPU_L2_MASK_STATUS0_WDOG_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_BSC_INTR_MASK                 0x00800000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_BSC_INTR_SHIFT                23
#define BCHP_AVS_CPU_L2_MASK_STATUS0_BSC_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER0_INTR_MASK              0x00400000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER0_INTR_SHIFT             22
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER0_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER1_INTR_MASK              0x00200000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER1_INTR_SHIFT             21
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER1_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER2_INTR_MASK              0x00100000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER2_INTR_SHIFT             20
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER2_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER3_INTR_MASK              0x00080000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER3_INTR_SHIFT             19
#define BCHP_AVS_CPU_L2_MASK_STATUS0_TIMER3_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_reserved0_MASK                0x0007c000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_reserved0_SHIFT               14

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_MASK          0x00002000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_SHIFT         13
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_MASK          0x00001000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_SHIFT         12
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_MASK          0x00000800
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_SHIFT         11
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_MASK          0x00000400
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_SHIFT         10
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_MASK          0x00000200
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_SHIFT         9
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_MASK          0x00000100
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_SHIFT         8
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_PLLCPU_DVFS_SM_MASK           0x00000080
#define BCHP_AVS_CPU_L2_MASK_STATUS0_PLLCPU_DVFS_SM_SHIFT          7
#define BCHP_AVS_CPU_L2_MASK_STATUS0_PLLCPU_DVFS_SM_DEFAULT        0x00000000

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_MASK            0x00000040
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_SHIFT           6
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_MASK          0x00000020
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_SHIFT         5
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_MASK              0x00000010
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_SHIFT             4
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *MASK_SET0 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_SET0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_MASK                     0x80000000
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_SHIFT                    31
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: MASK_SET0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_MASK                0x40000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_SHIFT               30
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_MASK                0x20000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_SHIFT               29
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_MASK                0x10000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_SHIFT               28
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_MASK                0x08000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_SHIFT               27
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_MASK               0x04000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_SHIFT              26
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_MASK                   0x02000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_SHIFT                  25
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_SET0_WDOG_INTR_MASK                   0x01000000
#define BCHP_AVS_CPU_L2_MASK_SET0_WDOG_INTR_SHIFT                  24
#define BCHP_AVS_CPU_L2_MASK_SET0_WDOG_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_SET0_BSC_INTR_MASK                    0x00800000
#define BCHP_AVS_CPU_L2_MASK_SET0_BSC_INTR_SHIFT                   23
#define BCHP_AVS_CPU_L2_MASK_SET0_BSC_INTR_DEFAULT                 0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER0_INTR_MASK                 0x00400000
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER0_INTR_SHIFT                22
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER0_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER1_INTR_MASK                 0x00200000
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER1_INTR_SHIFT                21
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER1_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER2_INTR_MASK                 0x00100000
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER2_INTR_SHIFT                20
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER2_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER3_INTR_MASK                 0x00080000
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER3_INTR_SHIFT                19
#define BCHP_AVS_CPU_L2_MASK_SET0_TIMER3_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_SET0_reserved0_MASK                   0x0007c000
#define BCHP_AVS_CPU_L2_MASK_SET0_reserved0_SHIFT                  14

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_MASK             0x00002000
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_SHIFT            13
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_MASK             0x00001000
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_SHIFT            12
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_MASK             0x00000800
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_SHIFT            11
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_MASK             0x00000400
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_SHIFT            10
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_MASK             0x00000200
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_SHIFT            9
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_MASK             0x00000100
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_SHIFT            8
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_SET0_PLLCPU_DVFS_SM_MASK              0x00000080
#define BCHP_AVS_CPU_L2_MASK_SET0_PLLCPU_DVFS_SM_SHIFT             7
#define BCHP_AVS_CPU_L2_MASK_SET0_PLLCPU_DVFS_SM_DEFAULT           0x00000000

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_MASK               0x00000040
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_SHIFT              6
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_MASK             0x00000020
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_SHIFT            5
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_MASK                 0x00000010
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_SHIFT                4
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK     0x00000008
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT    3
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT  0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_MASK                0x00000004
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_SHIFT               2
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_MASK         0x00000002
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_SHIFT        1
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_DEFAULT      0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_MASK         0x00000001
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_SHIFT        0
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_DEFAULT      0x00000001

/***************************************************************************
 *MASK_CLEAR0 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_CLEAR0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_MASK                   0x80000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_SHIFT                  31
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_MASK              0x40000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_SHIFT             30
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_MASK              0x20000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_SHIFT             29
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_MASK              0x10000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_SHIFT             28
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_MASK              0x08000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_SHIFT             27
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_MASK             0x04000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_SHIFT            26
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_MASK                 0x02000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_SHIFT                25
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_WDOG_INTR_MASK                 0x01000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_WDOG_INTR_SHIFT                24
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_WDOG_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_BSC_INTR_MASK                  0x00800000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_BSC_INTR_SHIFT                 23
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_BSC_INTR_DEFAULT               0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER0_INTR_MASK               0x00400000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER0_INTR_SHIFT              22
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER0_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER1_INTR_MASK               0x00200000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER1_INTR_SHIFT              21
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER1_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER2_INTR_MASK               0x00100000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER2_INTR_SHIFT              20
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER2_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER3_INTR_MASK               0x00080000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER3_INTR_SHIFT              19
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_TIMER3_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_reserved0_MASK                 0x0007c000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_reserved0_SHIFT                14

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_MASK           0x00002000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_SHIFT          13
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_MASK           0x00001000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_SHIFT          12
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_MASK           0x00000800
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_SHIFT          11
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_MASK           0x00000400
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_SHIFT          10
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_MASK           0x00000200
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_SHIFT          9
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_MASK           0x00000100
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_SHIFT          8
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_PLLCPU_DVFS_SM_MASK            0x00000080
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_PLLCPU_DVFS_SM_SHIFT           7
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_PLLCPU_DVFS_SM_DEFAULT         0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_MASK             0x00000040
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_SHIFT            6
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_MASK           0x00000020
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_SHIFT          5
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_MASK               0x00000010
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_SHIFT              4
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK   0x00000008
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT  3
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_MASK              0x00000004
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_SHIFT             2
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_MASK       0x00000002
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT      1
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT    0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_MASK       0x00000001
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT      0
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT    0x00000001

/***************************************************************************
 *STATUS1 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: STATUS1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_MASK                       0x80000000
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_SHIFT                      31
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_MASK                  0x40000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_SHIFT                 30
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_MASK                  0x20000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_SHIFT                 29
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_MASK                  0x10000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_SHIFT                 28
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_MASK                  0x08000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_SHIFT                 27
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_MASK                 0x04000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_SHIFT                26
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_MASK                     0x02000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_SHIFT                    25
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_STATUS1_WDOG_INTR_MASK                     0x01000000
#define BCHP_AVS_CPU_L2_STATUS1_WDOG_INTR_SHIFT                    24
#define BCHP_AVS_CPU_L2_STATUS1_WDOG_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_STATUS1_BSC_INTR_MASK                      0x00800000
#define BCHP_AVS_CPU_L2_STATUS1_BSC_INTR_SHIFT                     23
#define BCHP_AVS_CPU_L2_STATUS1_BSC_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: STATUS1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_STATUS1_TIMER0_INTR_MASK                   0x00400000
#define BCHP_AVS_CPU_L2_STATUS1_TIMER0_INTR_SHIFT                  22
#define BCHP_AVS_CPU_L2_STATUS1_TIMER0_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_STATUS1_TIMER1_INTR_MASK                   0x00200000
#define BCHP_AVS_CPU_L2_STATUS1_TIMER1_INTR_SHIFT                  21
#define BCHP_AVS_CPU_L2_STATUS1_TIMER1_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_STATUS1_TIMER2_INTR_MASK                   0x00100000
#define BCHP_AVS_CPU_L2_STATUS1_TIMER2_INTR_SHIFT                  20
#define BCHP_AVS_CPU_L2_STATUS1_TIMER2_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_STATUS1_TIMER3_INTR_MASK                   0x00080000
#define BCHP_AVS_CPU_L2_STATUS1_TIMER3_INTR_SHIFT                  19
#define BCHP_AVS_CPU_L2_STATUS1_TIMER3_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_STATUS1_reserved0_MASK                     0x0007c000
#define BCHP_AVS_CPU_L2_STATUS1_reserved0_SHIFT                    14

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_MASK               0x00002000
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_SHIFT              13
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_MASK               0x00001000
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_SHIFT              12
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_MASK               0x00000800
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_SHIFT              11
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_MASK               0x00000400
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_SHIFT              10
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_MASK               0x00000200
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_SHIFT              9
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_MASK               0x00000100
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_SHIFT              8
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_STATUS1_PLLCPU_DVFS_SM_MASK                0x00000080
#define BCHP_AVS_CPU_L2_STATUS1_PLLCPU_DVFS_SM_SHIFT               7
#define BCHP_AVS_CPU_L2_STATUS1_PLLCPU_DVFS_SM_DEFAULT             0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_MASK                 0x00000040
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_SHIFT                6
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_MASK               0x00000020
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_SHIFT              5
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_MASK                   0x00000010
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_SHIFT                  4
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *SET1 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: SET1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_MASK                          0x80000000
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_SHIFT                         31
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_DEFAULT                       0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_MASK                     0x40000000
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_SHIFT                    30
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_MASK                     0x20000000
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_SHIFT                    29
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_MASK                     0x10000000
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_SHIFT                    28
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_MASK                     0x08000000
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_SHIFT                    27
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_MASK                    0x04000000
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_SHIFT                   26
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_MASK                        0x02000000
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_SHIFT                       25
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_SET1_WDOG_INTR_MASK                        0x01000000
#define BCHP_AVS_CPU_L2_SET1_WDOG_INTR_SHIFT                       24
#define BCHP_AVS_CPU_L2_SET1_WDOG_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_SET1_BSC_INTR_MASK                         0x00800000
#define BCHP_AVS_CPU_L2_SET1_BSC_INTR_SHIFT                        23
#define BCHP_AVS_CPU_L2_SET1_BSC_INTR_DEFAULT                      0x00000000

/* AVS_CPU_L2 :: SET1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_SET1_TIMER0_INTR_MASK                      0x00400000
#define BCHP_AVS_CPU_L2_SET1_TIMER0_INTR_SHIFT                     22
#define BCHP_AVS_CPU_L2_SET1_TIMER0_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_SET1_TIMER1_INTR_MASK                      0x00200000
#define BCHP_AVS_CPU_L2_SET1_TIMER1_INTR_SHIFT                     21
#define BCHP_AVS_CPU_L2_SET1_TIMER1_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_SET1_TIMER2_INTR_MASK                      0x00100000
#define BCHP_AVS_CPU_L2_SET1_TIMER2_INTR_SHIFT                     20
#define BCHP_AVS_CPU_L2_SET1_TIMER2_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_SET1_TIMER3_INTR_MASK                      0x00080000
#define BCHP_AVS_CPU_L2_SET1_TIMER3_INTR_SHIFT                     19
#define BCHP_AVS_CPU_L2_SET1_TIMER3_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_SET1_reserved0_MASK                        0x0007c000
#define BCHP_AVS_CPU_L2_SET1_reserved0_SHIFT                       14

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_MASK                  0x00002000
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_SHIFT                 13
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_MASK                  0x00001000
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_SHIFT                 12
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_MASK                  0x00000800
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_SHIFT                 11
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_MASK                  0x00000400
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_SHIFT                 10
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_MASK                  0x00000200
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_SHIFT                 9
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_MASK                  0x00000100
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_SHIFT                 8
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_SET1_PLLCPU_DVFS_SM_MASK                   0x00000080
#define BCHP_AVS_CPU_L2_SET1_PLLCPU_DVFS_SM_SHIFT                  7
#define BCHP_AVS_CPU_L2_SET1_PLLCPU_DVFS_SM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_MASK                    0x00000040
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_SHIFT                   6
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_MASK                  0x00000020
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_SHIFT                 5
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_MASK                      0x00000010
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_SHIFT                     4
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK          0x00000008
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT         3
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT       0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_MASK                     0x00000004
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_SHIFT                    2
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_MASK              0x00000002
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_SHIFT             1
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_DEFAULT           0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_MASK              0x00000001
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_SHIFT             0
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_DEFAULT           0x00000000

/***************************************************************************
 *CLEAR1 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: CLEAR1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_MASK                        0x80000000
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_SHIFT                       31
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_MASK                   0x40000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_SHIFT                  30
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_MASK                   0x20000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_SHIFT                  29
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_MASK                   0x10000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_SHIFT                  28
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_MASK                   0x08000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_SHIFT                  27
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_MASK                  0x04000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_SHIFT                 26
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_MASK                      0x02000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_SHIFT                     25
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_CLEAR1_WDOG_INTR_MASK                      0x01000000
#define BCHP_AVS_CPU_L2_CLEAR1_WDOG_INTR_SHIFT                     24
#define BCHP_AVS_CPU_L2_CLEAR1_WDOG_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_CLEAR1_BSC_INTR_MASK                       0x00800000
#define BCHP_AVS_CPU_L2_CLEAR1_BSC_INTR_SHIFT                      23
#define BCHP_AVS_CPU_L2_CLEAR1_BSC_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER0_INTR_MASK                    0x00400000
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER0_INTR_SHIFT                   22
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER0_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER1_INTR_MASK                    0x00200000
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER1_INTR_SHIFT                   21
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER1_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER2_INTR_MASK                    0x00100000
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER2_INTR_SHIFT                   20
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER2_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER3_INTR_MASK                    0x00080000
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER3_INTR_SHIFT                   19
#define BCHP_AVS_CPU_L2_CLEAR1_TIMER3_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_CLEAR1_reserved0_MASK                      0x0007c000
#define BCHP_AVS_CPU_L2_CLEAR1_reserved0_SHIFT                     14

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_MASK                0x00002000
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_SHIFT               13
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_MASK                0x00001000
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_SHIFT               12
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_MASK                0x00000800
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_SHIFT               11
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_MASK                0x00000400
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_SHIFT               10
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_MASK                0x00000200
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_SHIFT               9
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_MASK                0x00000100
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_SHIFT               8
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_CLEAR1_PLLCPU_DVFS_SM_MASK                 0x00000080
#define BCHP_AVS_CPU_L2_CLEAR1_PLLCPU_DVFS_SM_SHIFT                7
#define BCHP_AVS_CPU_L2_CLEAR1_PLLCPU_DVFS_SM_DEFAULT              0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_MASK                  0x00000040
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_SHIFT                 6
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_MASK                0x00000020
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_SHIFT               5
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_MASK                    0x00000010
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_SHIFT                   4
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK        0x00000008
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT       3
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT     0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_MASK                   0x00000004
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_SHIFT                  2
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_MASK            0x00000002
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT           1
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT         0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_MASK            0x00000001
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT           0
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT         0x00000000

/***************************************************************************
 *MASK_STATUS1 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_STATUS1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_MASK                  0x80000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_SHIFT                 31
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_MASK             0x40000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_SHIFT            30
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_MASK             0x20000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_SHIFT            29
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_MASK             0x10000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_SHIFT            28
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_MASK             0x08000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_SHIFT            27
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_MASK            0x04000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_SHIFT           26
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_MASK                0x02000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_SHIFT               25
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_WDOG_INTR_MASK                0x01000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_WDOG_INTR_SHIFT               24
#define BCHP_AVS_CPU_L2_MASK_STATUS1_WDOG_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_BSC_INTR_MASK                 0x00800000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_BSC_INTR_SHIFT                23
#define BCHP_AVS_CPU_L2_MASK_STATUS1_BSC_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER0_INTR_MASK              0x00400000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER0_INTR_SHIFT             22
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER0_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER1_INTR_MASK              0x00200000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER1_INTR_SHIFT             21
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER1_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER2_INTR_MASK              0x00100000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER2_INTR_SHIFT             20
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER2_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER3_INTR_MASK              0x00080000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER3_INTR_SHIFT             19
#define BCHP_AVS_CPU_L2_MASK_STATUS1_TIMER3_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_reserved0_MASK                0x0007c000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_reserved0_SHIFT               14

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_MASK          0x00002000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_SHIFT         13
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_MASK          0x00001000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_SHIFT         12
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_MASK          0x00000800
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_SHIFT         11
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_MASK          0x00000400
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_SHIFT         10
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_MASK          0x00000200
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_SHIFT         9
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_MASK          0x00000100
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_SHIFT         8
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_PLLCPU_DVFS_SM_MASK           0x00000080
#define BCHP_AVS_CPU_L2_MASK_STATUS1_PLLCPU_DVFS_SM_SHIFT          7
#define BCHP_AVS_CPU_L2_MASK_STATUS1_PLLCPU_DVFS_SM_DEFAULT        0x00000000

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_MASK            0x00000040
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_SHIFT           6
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_MASK          0x00000020
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_SHIFT         5
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_MASK              0x00000010
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_SHIFT             4
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *MASK_SET1 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_SET1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_MASK                     0x80000000
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_SHIFT                    31
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: MASK_SET1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_MASK                0x40000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_SHIFT               30
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_MASK                0x20000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_SHIFT               29
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_MASK                0x10000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_SHIFT               28
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_MASK                0x08000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_SHIFT               27
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_MASK               0x04000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_SHIFT              26
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_MASK                   0x02000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_SHIFT                  25
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_SET1_WDOG_INTR_MASK                   0x01000000
#define BCHP_AVS_CPU_L2_MASK_SET1_WDOG_INTR_SHIFT                  24
#define BCHP_AVS_CPU_L2_MASK_SET1_WDOG_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_SET1_BSC_INTR_MASK                    0x00800000
#define BCHP_AVS_CPU_L2_MASK_SET1_BSC_INTR_SHIFT                   23
#define BCHP_AVS_CPU_L2_MASK_SET1_BSC_INTR_DEFAULT                 0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER0_INTR_MASK                 0x00400000
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER0_INTR_SHIFT                22
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER0_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER1_INTR_MASK                 0x00200000
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER1_INTR_SHIFT                21
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER1_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER2_INTR_MASK                 0x00100000
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER2_INTR_SHIFT                20
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER2_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER3_INTR_MASK                 0x00080000
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER3_INTR_SHIFT                19
#define BCHP_AVS_CPU_L2_MASK_SET1_TIMER3_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_SET1_reserved0_MASK                   0x0007c000
#define BCHP_AVS_CPU_L2_MASK_SET1_reserved0_SHIFT                  14

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_MASK             0x00002000
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_SHIFT            13
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_MASK             0x00001000
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_SHIFT            12
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_MASK             0x00000800
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_SHIFT            11
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_MASK             0x00000400
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_SHIFT            10
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_MASK             0x00000200
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_SHIFT            9
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_MASK             0x00000100
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_SHIFT            8
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_SET1_PLLCPU_DVFS_SM_MASK              0x00000080
#define BCHP_AVS_CPU_L2_MASK_SET1_PLLCPU_DVFS_SM_SHIFT             7
#define BCHP_AVS_CPU_L2_MASK_SET1_PLLCPU_DVFS_SM_DEFAULT           0x00000000

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_MASK               0x00000040
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_SHIFT              6
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_MASK             0x00000020
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_SHIFT            5
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_MASK                 0x00000010
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_SHIFT                4
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK     0x00000008
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT    3
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT  0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_MASK                0x00000004
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_SHIFT               2
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_MASK         0x00000002
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_SHIFT        1
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_DEFAULT      0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_MASK         0x00000001
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_SHIFT        0
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_DEFAULT      0x00000001

/***************************************************************************
 *MASK_CLEAR1 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_CLEAR1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_MASK                   0x80000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_SHIFT                  31
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_MASK              0x40000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_SHIFT             30
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_MASK              0x20000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_SHIFT             29
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_MASK              0x10000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_SHIFT             28
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_MASK              0x08000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_SHIFT             27
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_MASK             0x04000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_SHIFT            26
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_MASK                 0x02000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_SHIFT                25
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: WDOG_INTR [24:24] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_WDOG_INTR_MASK                 0x01000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_WDOG_INTR_SHIFT                24
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_WDOG_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: BSC_INTR [23:23] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_BSC_INTR_MASK                  0x00800000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_BSC_INTR_SHIFT                 23
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_BSC_INTR_DEFAULT               0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: TIMER0_INTR [22:22] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER0_INTR_MASK               0x00400000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER0_INTR_SHIFT              22
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER0_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: TIMER1_INTR [21:21] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER1_INTR_MASK               0x00200000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER1_INTR_SHIFT              21
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER1_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: TIMER2_INTR [20:20] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER2_INTR_MASK               0x00100000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER2_INTR_SHIFT              20
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER2_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: TIMER3_INTR [19:19] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER3_INTR_MASK               0x00080000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER3_INTR_SHIFT              19
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_TIMER3_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: reserved0 [18:14] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_reserved0_MASK                 0x0007c000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_reserved0_SHIFT                14

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_MASK           0x00002000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_SHIFT          13
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_MASK           0x00001000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_SHIFT          12
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_MASK           0x00000800
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_SHIFT          11
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_MASK           0x00000400
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_SHIFT          10
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_MASK           0x00000200
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_SHIFT          9
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_MASK           0x00000100
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_SHIFT          8
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: PLLCPU_DVFS_SM [07:07] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_PLLCPU_DVFS_SM_MASK            0x00000080
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_PLLCPU_DVFS_SM_SHIFT           7
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_PLLCPU_DVFS_SM_DEFAULT         0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_MASK             0x00000040
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_SHIFT            6
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_MASK           0x00000020
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_SHIFT          5
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_MASK               0x00000010
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_SHIFT              4
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK   0x00000008
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT  3
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_MASK              0x00000004
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_SHIFT             2
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_MASK       0x00000002
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT      1
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT    0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_MASK       0x00000001
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT      0
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT    0x00000001

#endif /* #ifndef BCHP_AVS_CPU_L2_H__ */

/* End of File */
