From 5db6cdc25704bdcc66c6f7e60918b42085c53e46 Mon Sep 17 00:00:00 2001
From: xu xing <xing.xu@amlogic.com>
Date: Thu, 31 Jul 2014 21:00:40 +0800
Subject: [PATCH 4626/5965] mmc: fix m8b compile error

Change-Id: I7592aaffbc023ac3852d7117027037daa300986b
---
 arch/arm/mach-meson8b/include/mach/sd.h | 33 ++++++++++++++++++-------
 drivers/amlogic/mmc/aml_sdhc_m8.c       |  2 +-
 2 files changed, 25 insertions(+), 10 deletions(-)

diff --git a/arch/arm/mach-meson8b/include/mach/sd.h b/arch/arm/mach-meson8b/include/mach/sd.h
index 38fdd08ecfb3..e7f00f9c1e8e 100644
--- a/arch/arm/mach-meson8b/include/mach/sd.h
+++ b/arch/arm/mach-meson8b/include/mach/sd.h
@@ -509,7 +509,7 @@ struct sdhc_misc{
 	u32 burst_num:6; /*[21:16] Burst Number*/
 	u32 thread_id:6; /*[27:22] Thread ID*/
 	u32 manual_stop:1; /*[28] 0:auto stop mode, 1:manual stop mode*/
-	u32 reserved2:3; /*[31:29] reserved*/
+	u32 txstart_thres:3; /*[31:29] txstart_thres(if (txfifo_cnt/4)>(threshold*2), Tx will start)*/
 };
 
 struct sdhc_ictl{
@@ -567,14 +567,29 @@ struct sdhc_srst{
 	u32 reserved:26; /*[31:6] reserved*/
 };
 
-struct sdhc_enhc{
-	u32 rx_timeout:8; /*[7:0] Data Rx Timeout Setting*/
-	u32 sdio_irq_period:8; /*[15:8] SDIO IRQ Period Setting
-			(IRQ checking window length)*/
-	u32 dma_rd_resp:1; /*[16] No Read DMA Response Check*/
-	u32 dma_wr_resp:1; /*[16] No Write DMA Response Check*/
-	u32 rxfifo_th:7; /*[24:18] RXFIFO Full Threshold,default 60*/
-	u32 txfifo_th:7; /*[31:25] TXFIFO Empty Threshold,default 0*/
+struct  sdhc_enhc{	
+	union  {		
+		struct  {			
+			u32 wrrsp_mode:1; /*[0] 0:Wrrsp Check in DMA Rx FSM 1:No Check in FSM*/		    	
+			u32 chk_wrrsp:1; /*[1] Rx Done without checking if Wrrsp count is 0*/		    	
+			u32 chk_dma:1; /*[2] Rx Done without checking if DMA is IDLE*/		    	
+			u32 debug:3;  /*[5:3] debug only*/		    	
+			u32 reserved:2;		    	
+			u32 sdio_irq_period:8; /*[15:8] SDIO IRQ Period Setting*/		    	
+			u32 reserved1:2;		    	
+			u32 rxfifo_th:7; /*[24:18] RXFIFO Full Threshold,default 60*/		    	
+			u32 txfifo_th:7; /*[31:25] TXFIFO Empty Threshold,default 0*/				
+		}  meson8m2;		
+		struct  {			
+			u32 rx_timeout:8; /*[7:0] Data Rx Timeout Setting*/			
+			u32 sdio_irq_period:8; /*[15:8] SDIO IRQ Period Setting					
+				(IRQ checking window length)*/			
+			u32 dma_rd_resp:1; /*[16] No Read DMA Response Check*/			
+			u32 dma_wr_resp:1; /*[16] No Write DMA Response Check*/			
+			u32 rxfifo_th:7; /*[24:18] RXFIFO Full Threshold,default 60*/			
+			u32 txfifo_th:7; /*[31:25] TXFIFO Empty Threshold,default 0*/				
+		}  meson;		
+	}reg;
 };
 
 struct sdhc_clk2{
diff --git a/drivers/amlogic/mmc/aml_sdhc_m8.c b/drivers/amlogic/mmc/aml_sdhc_m8.c
index 4414e13975dc..9da608229104 100755
--- a/drivers/amlogic/mmc/aml_sdhc_m8.c
+++ b/drivers/amlogic/mmc/aml_sdhc_m8.c
@@ -1680,7 +1680,7 @@ irqreturn_t aml_sdhc_data_thread(int irq, void *data)
 	                    writel(vpdma, host->base+SDHC_PDMA);
 	                     //check ddr dma status after controller dma status OK
 	                    for(i=0; i< STAT_POLL_TIMEOUT; i++){
-#if (MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8) 
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8) 
 				    if(IS_MESON_M8_CPU){
 		                        dmc_sts = readl((unsigned int *)P_MMC_CHAN_STS);
 		                        dmc_sts = (dmc_sts >> 11)&1;
-- 
2.19.0

