Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jan 31 22:57:38 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.450        0.000                      0                  174        0.138        0.000                      0                  174        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
vid/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vid/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                27.125        0.000                      0                  115        0.168        0.000                      0                  115       19.500        0.000                       0                    65  
  clk_out2_clk_wiz_0                                 3.450        0.000                      0                   53        0.168        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.720        0.000                      0                   30        0.138        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vid/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.125ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.845ns  (logic 4.042ns (31.468%)  route 8.803ns (68.532%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.099    10.170    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT6 (Prop_lut6_I5_O)        0.124    10.294 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.294    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X163Y124       FDRE (Setup_fdre_C_D)        0.031    37.419    vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                 27.125    

Slack (MET) :             27.139ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.875ns  (logic 4.067ns (31.589%)  route 8.808ns (68.411%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.104    10.175    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I1_O)        0.149    10.324 r  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.324    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X163Y124       FDRE (Setup_fdre_C_D)        0.075    37.463    vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.463    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                 27.139    

Slack (MET) :             27.169ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.849ns  (logic 4.042ns (31.458%)  route 8.807ns (68.542%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.103    10.174    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    10.298    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)        0.079    37.467    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.467    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                 27.169    

Slack (MET) :             27.176ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.840ns  (logic 4.042ns (31.480%)  route 8.798ns (68.520%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.094    10.165    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I3_O)        0.124    10.289 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.289    vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)        0.077    37.465    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                 27.176    

Slack (MET) :             27.294ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.629ns  (logic 4.042ns (32.006%)  route 8.587ns (67.994%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.694     9.765    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I3_O)        0.124     9.889 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.189    10.078    vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)       -0.016    37.372    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                 27.294    

Slack (MET) :             27.461ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.564ns  (logic 4.238ns (33.731%)  route 8.326ns (66.269%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.656     8.754    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.118     8.872 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_2/O
                         net (fo=4, routed)           0.816     9.687    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I0_O)        0.326    10.013 r  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.013    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.702    37.005    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X162Y129       FDRE (Setup_fdre_C_D)        0.081    37.475    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.475    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                 27.461    

Slack (MET) :             27.526ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 4.042ns (32.482%)  route 8.402ns (67.518%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.698     9.769    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.893    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X163Y124       FDRE (Setup_fdre_C_D)        0.031    37.419    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 27.526    

Slack (MET) :             27.555ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.465ns  (logic 4.042ns (32.427%)  route 8.423ns (67.573%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns = ( 36.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.719     9.790    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     9.914    vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    36.999    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.482    
                         clock uncertainty           -0.095    37.388    
    SLICE_X162Y124       FDRE (Setup_fdre_C_D)        0.081    37.469    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 27.555    

Slack (MET) :             27.559ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.416ns  (logic 4.238ns (34.133%)  route 8.178ns (65.867%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.656     8.754    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.118     8.872 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_2/O
                         net (fo=4, routed)           0.668     9.539    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X161Y129       LUT6 (Prop_lut6_I5_O)        0.326     9.865 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.865    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.702    37.005    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X161Y129       FDRE (Setup_fdre_C_D)        0.031    37.425    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.425    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                 27.559    

Slack (MET) :             27.598ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.424ns  (logic 4.042ns (32.535%)  route 8.382ns (67.465%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 37.005 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.743    -2.551    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.095 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.064    -0.031    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X156Y133       LUT2 (Prop_lut2_I0_O)        0.124     0.093 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.093    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X156Y133       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.733 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           0.592     1.326    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.306     1.632 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.632    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.012 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.012    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.231 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     3.023    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     3.318 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     4.116    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     4.240 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     4.714    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.240 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.240    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.354 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.354    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.468 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     6.350    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     6.474 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     7.101    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     7.225 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     7.570    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     7.694 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280     7.974    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849     8.946    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124     9.070 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.678     9.749    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0_0
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.124     9.873 r  vid/Inst_vga/sig_gen/horizontal_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     9.873    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.702    37.005    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.483    37.488    
                         clock uncertainty           -0.095    37.394    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.077    37.471    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                 27.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.637    -0.906    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y128       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.765 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.653    vid/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909    -1.336    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.891    
    SLICE_X159Y129       FDRE (Hold_fdre_C_D)         0.070    -0.821    vid/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635    -0.908    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.767 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.654    vid/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.905    -1.340    vid/inst_dvid/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.432    -0.908    
    SLICE_X163Y124       FDRE (Hold_fdre_C_D)         0.070    -0.838    vid/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635    -0.908    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.767 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.651    vid/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.905    -1.340    vid/inst_dvid/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.432    -0.908    
    SLICE_X163Y124       FDRE (Hold_fdre_C_D)         0.071    -0.837    vid/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635    -0.908    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.767 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.146    -0.621    vid/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X162Y126       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.906    -1.339    vid/inst_dvid/CLK
    SLICE_X162Y126       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.468    -0.871    
    SLICE_X162Y126       FDRE (Hold_fdre_C_D)         0.059    -0.812    vid/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.952%)  route 0.094ns (31.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635    -0.908    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.164    -0.744 r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/Q
                         net (fo=8, routed)           0.094    -0.650    vid/inst_dvid/TDMS_encoder_green/p_1_in
    SLICE_X163Y124       LUT6 (Prop_lut6_I1_O)        0.045    -0.605 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.605    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.905    -1.340    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.445    -0.895    
    SLICE_X163Y124       FDRE (Hold_fdre_C_D)         0.092    -0.803    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.803    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.740 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.627    vid/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.431    -0.904    
    SLICE_X162Y129       FDRE (Hold_fdre_C_D)         0.076    -0.828    vid/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.740 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.628    vid/inst_dvid/TDMS_encoder_blue_n_9
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911    -1.334    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.445    -0.889    
    SLICE_X162Y130       FDRE (Hold_fdre_C_D)         0.060    -0.829    vid/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.490%)  route 0.132ns (41.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/Q
                         net (fo=5, routed)           0.132    -0.631    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[2]
    SLICE_X160Y129       LUT6 (Prop_lut6_I0_O)        0.045    -0.586 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.586    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.444    -0.891    
    SLICE_X160Y129       FDRE (Hold_fdre_C_D)         0.092    -0.799    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.485%)  route 0.143ns (43.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.620    vid/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X161Y129       LUT6 (Prop_lut6_I1_O)        0.045    -0.575 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.575    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.444    -0.891    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.092    -0.799    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.763 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.621    vid/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X161Y129       LUT6 (Prop_lut6_I1_O)        0.045    -0.576 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.576    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.444    -0.891    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.091    -0.800    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y129   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y131   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y129   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X155Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y129   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y129   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y129   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y129   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y129   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X155Y130   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y131   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.181%)  route 3.122ns (77.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.210     0.653    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y129       LUT2 (Prop_lut2_I1_O)        0.124     0.777 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.552    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     5.001    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.181%)  route 3.122ns (77.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.210     0.653    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y129       LUT2 (Prop_lut2_I1_O)        0.124     0.777 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.552    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     5.001    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.181%)  route 3.122ns (77.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.210     0.653    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y129       LUT2 (Prop_lut2_I1_O)        0.124     0.777 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.552    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     5.001    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.181%)  route 3.122ns (77.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.210     0.653    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y129       LUT2 (Prop_lut2_I1_O)        0.124     0.777 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.552    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     5.001    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.890ns (22.181%)  route 3.122ns (77.819%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.210     0.653    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y129       LUT2 (Prop_lut2_I1_O)        0.124     0.777 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.552    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     5.001    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.766ns (23.158%)  route 2.542ns (76.842%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns = ( 5.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.403     0.847    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.701     5.004    vid/inst_dvid/clk_out2
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.501    
                         clock uncertainty           -0.072     5.429    
    SLICE_X163Y128       FDRE (Setup_fdre_C_R)       -0.429     5.000    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.766ns (23.158%)  route 2.542ns (76.842%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns = ( 5.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.403     0.847    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.701     5.004    vid/inst_dvid/clk_out2
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.501    
                         clock uncertainty           -0.072     5.429    
    SLICE_X163Y128       FDRE (Setup_fdre_C_R)       -0.429     5.000    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.766ns (24.318%)  route 2.384ns (75.682%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.245     0.689    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X160Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X160Y130       FDRE (Setup_fdre_C_R)       -0.429     5.001    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.766ns (24.354%)  route 2.379ns (75.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.241     0.684    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y130       FDRE (Setup_fdre_C_R)       -0.429     5.001    vid/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.766ns (24.354%)  route 2.379ns (75.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.831    -1.112    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.988 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.680    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.556 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.241     0.684    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X163Y130       FDRE (Setup_fdre_C_R)       -0.429     5.001    vid/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.903    vid/inst_dvid/clk_out2
    SLICE_X160Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  vid/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.087    -0.675    vid/inst_dvid/data1[6]
    SLICE_X161Y130       LUT3 (Prop_lut3_I0_O)        0.045    -0.630 r  vid/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.630    vid/inst_dvid/shift_red[6]
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.444    -0.890    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.092    -0.798    vid/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    vid/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    vid/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.607    vid/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.808    vid/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    vid/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.812    vid/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.603    vid/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    vid/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.601    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063    -0.815    vid/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.614    vid/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    vid/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.602    vid/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.835    vid/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.609    vid/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.842    vid/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.609    vid/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    vid/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    vid/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    vid/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    vid/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    vid/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y131   vid/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y131   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y132   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y131   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X163Y131   vid/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817    -2.477    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.077    -0.944    vid/inst_dvid/latched_red[0]
    SLICE_X163Y129       LUT2 (Prop_lut2_I0_O)        0.124    -0.820 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.046    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     4.674    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817    -2.477    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.077    -0.944    vid/inst_dvid/latched_red[0]
    SLICE_X163Y129       LUT2 (Prop_lut2_I0_O)        0.124    -0.820 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.046    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     4.674    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817    -2.477    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.077    -0.944    vid/inst_dvid/latched_red[0]
    SLICE_X163Y129       LUT2 (Prop_lut2_I0_O)        0.124    -0.820 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.046    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     4.674    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817    -2.477    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.077    -0.944    vid/inst_dvid/latched_red[0]
    SLICE_X163Y129       LUT2 (Prop_lut2_I0_O)        0.124    -0.820 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.046    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     4.674    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.580ns (23.859%)  route 1.851ns (76.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817    -2.477    vid/inst_dvid/CLK
    SLICE_X159Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.021 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.077    -0.944    vid/inst_dvid/latched_red[0]
    SLICE_X163Y129       LUT2 (Prop_lut2_I0_O)        0.124    -0.820 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.046    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y129       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y129       FDSE (Setup_fdse_C_S)       -0.429     4.674    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.580ns (22.960%)  route 1.946ns (77.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns = ( 5.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.812    -2.482    vid/inst_dvid/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.456    -2.026 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.946    -0.080    vid/inst_dvid/latched_green[2]
    SLICE_X162Y128       LUT3 (Prop_lut3_I2_O)        0.124     0.044 r  vid/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.044    vid/inst_dvid/shift_green_1[6]
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.701     5.004    vid/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.317    
                         clock uncertainty           -0.215     5.102    
    SLICE_X162Y128       FDRE (Setup_fdre_C_D)        0.079     5.181    vid/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.807ns (33.762%)  route 1.583ns (66.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.820    -2.474    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.478    -1.996 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.583    -0.413    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y132       LUT3 (Prop_lut3_I2_O)        0.329    -0.084 r  vid/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    vid/inst_dvid/shift_blue_0[3]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDRE (Setup_fdre_C_D)        0.075     5.181    vid/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.478ns (23.132%)  route 1.588ns (76.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819    -2.475    vid/inst_dvid/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.478    -1.997 r  vid/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.588    -0.408    vid/inst_dvid/latched_red[9]
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y130       FDRE (Setup_fdre_C_D)       -0.235     4.868    vid/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.419ns (20.419%)  route 1.633ns (79.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.996ns = ( 5.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.482ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.812    -2.482    vid/inst_dvid/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.419    -2.063 r  vid/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.633    -0.430    vid/inst_dvid/latched_green[9]
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.701     5.004    vid/inst_dvid/clk_out2
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.313     5.317    
                         clock uncertainty           -0.215     5.102    
    SLICE_X163Y128       FDRE (Setup_fdre_C_D)       -0.254     4.848    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.848    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.518ns (23.355%)  route 1.700ns (76.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.474ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.820    -2.474    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.518    -1.956 r  vid/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.700    -0.256    vid/inst_dvid/latched_blue[9]
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X163Y130       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X163Y130       FDRE (Setup_fdre_C_D)       -0.081     5.022    vid/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.529%)  route 0.536ns (68.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.755 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.536    -0.218    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y132       LUT3 (Prop_lut3_I2_O)        0.099    -0.119 r  vid/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vid/inst_dvid/shift_blue_0[7]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.107    -0.258    vid/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.529%)  route 0.536ns (68.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.755 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.536    -0.218    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y132       LUT3 (Prop_lut3_I2_O)        0.099    -0.119 r  vid/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vid/inst_dvid/shift_blue_0[5]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.092    -0.273    vid/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.207ns (23.636%)  route 0.669ns (76.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636    -0.907    vid/inst_dvid/CLK
    SLICE_X162Y126       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.743 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.669    -0.074    vid/inst_dvid/latched_green[0]
    SLICE_X162Y128       LUT3 (Prop_lut3_I2_O)        0.043    -0.031 r  vid/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    vid/inst_dvid/shift_green_1[1]
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909    -1.336    vid/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.583    
                         clock uncertainty            0.215    -0.369    
    SLICE_X162Y128       FDRE (Hold_fdre_C_D)         0.131    -0.238    vid/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.248ns (29.063%)  route 0.605ns (70.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.755 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.605    -0.149    vid/inst_dvid/latched_blue[1]
    SLICE_X163Y132       LUT3 (Prop_lut3_I2_O)        0.100    -0.049 r  vid/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vid/inst_dvid/shift_blue_0[1]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.107    -0.258    vid/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.810%)  route 0.669ns (76.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.636    -0.907    vid/inst_dvid/CLK
    SLICE_X162Y126       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.743 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.669    -0.074    vid/inst_dvid/latched_green[0]
    SLICE_X162Y128       LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  vid/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vid/inst_dvid/shift_green_1[0]
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909    -1.336    vid/inst_dvid/clk_out2
    SLICE_X162Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.583    
                         clock uncertainty            0.215    -0.369    
    SLICE_X162Y128       FDRE (Hold_fdre_C_D)         0.120    -0.249    vid/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.208ns (23.966%)  route 0.660ns (76.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.739 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.660    -0.079    vid/inst_dvid/latched_blue[4]
    SLICE_X163Y131       LUT3 (Prop_lut3_I2_O)        0.044    -0.035 r  vid/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    vid/inst_dvid/shift_blue_0[6]
    SLICE_X163Y131       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -1.333    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.580    
                         clock uncertainty            0.215    -0.366    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.107    -0.259    vid/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.209ns (24.053%)  route 0.660ns (75.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.739 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.660    -0.079    vid/inst_dvid/latched_blue[4]
    SLICE_X163Y131       LUT3 (Prop_lut3_I2_O)        0.045    -0.034 r  vid/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    vid/inst_dvid/shift_blue_0[4]
    SLICE_X163Y131       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -1.333    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.580    
                         clock uncertainty            0.215    -0.366    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.091    -0.275    vid/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.128ns (15.788%)  route 0.683ns (84.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635    -0.908    vid/inst_dvid/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.780 r  vid/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.683    -0.097    vid/inst_dvid/latched_green[8]
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.909    -1.336    vid/inst_dvid/clk_out2
    SLICE_X163Y128       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.583    
                         clock uncertainty            0.215    -0.369    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.017    -0.352    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.208ns (23.044%)  route 0.695ns (76.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.639    -0.904    vid/inst_dvid/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y129       FDRE (Prop_fdre_C_Q)         0.164    -0.740 r  vid/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.695    -0.045    vid/inst_dvid/latched_red[2]
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.044    -0.001 r  vid/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.001    vid/inst_dvid/shift_red[4]
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.753    -0.581    
                         clock uncertainty            0.215    -0.367    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.107    -0.260    vid/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.246ns (27.694%)  route 0.642ns (72.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.640    -0.903    vid/inst_dvid/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.148    -0.755 r  vid/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.642    -0.113    vid/inst_dvid/latched_blue[0]
    SLICE_X163Y132       LUT3 (Prop_lut3_I2_O)        0.098    -0.015 r  vid/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.015    vid/inst_dvid/shift_blue_0[0]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.091    -0.274    vid/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.259    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.018ns  (logic 1.193ns (9.931%)  route 10.824ns (90.069%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.863    12.018    row_stepper/process_q[7]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  row_stepper/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.018ns  (logic 1.193ns (9.931%)  route 10.824ns (90.069%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.863    12.018    row_stepper/process_q[7]_i_1_n_0
    SLICE_X161Y136       FDRE                                         r  row_stepper/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 1.193ns (9.971%)  route 10.775ns (90.029%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.814    11.969    row_stepper/process_q[7]_i_1_n_0
    SLICE_X157Y137       FDRE                                         r  row_stepper/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 1.193ns (9.971%)  route 10.775ns (90.029%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.814    11.969    row_stepper/process_q[7]_i_1_n_0
    SLICE_X157Y137       FDRE                                         r  row_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.828ns  (logic 1.193ns (10.089%)  route 10.635ns (89.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.674    11.828    row_stepper/process_q[7]_i_1_n_0
    SLICE_X160Y136       FDRE                                         r  row_stepper/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.828ns  (logic 1.193ns (10.089%)  route 10.635ns (89.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.674    11.828    row_stepper/process_q[7]_i_1_n_0
    SLICE_X160Y136       FDRE                                         r  row_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.803ns  (logic 1.193ns (10.111%)  route 10.610ns (89.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.649    11.803    row_stepper/process_q[7]_i_1_n_0
    SLICE_X157Y138       FDRE                                         r  row_stepper/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.803ns  (logic 1.193ns (10.111%)  route 10.610ns (89.889%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.649    11.803    row_stepper/process_q[7]_i_1_n_0
    SLICE_X157Y138       FDRE                                         r  row_stepper/process_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 1.193ns (10.366%)  route 10.320ns (89.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.359    11.513    row_stepper/process_q[7]_i_1_n_0
    SLICE_X158Y136       FDRE                                         r  row_stepper/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 1.193ns (10.366%)  route 10.320ns (89.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.961    11.031    row_stepper/btn_IBUF[1]
    SLICE_X157Y137       LUT5 (Prop_lut5_I1_O)        0.124    11.155 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.359    11.513    row_stepper/process_q[7]_i_1_n_0
    SLICE_X158Y136       FDRE                                         r  row_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.748%)  route 0.148ns (44.252%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y138       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X157Y138       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          0.148     0.289    row_stepper/process_q_reg[9]_0[1]
    SLICE_X157Y138       LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  row_stepper/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.334    row_stepper/process_q[2]_i_1__0_n_0
    SLICE_X157Y138       FDRE                                         r  row_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.055%)  route 0.139ns (39.945%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y134       FDRE                         0.000     0.000 r  column_counter/prev_up_reg/C
    SLICE_X152Y134       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/prev_up_reg/Q
                         net (fo=5, routed)           0.139     0.303    column_counter/prev_up
    SLICE_X152Y133       LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  column_counter/process_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    column_counter/process_q[4]_i_1__0_n_0
    SLICE_X152Y133       FDRE                                         r  column_counter/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y133       FDRE                         0.000     0.000 r  column_counter/process_q_reg[1]/C
    SLICE_X151Y133       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  column_counter/process_q_reg[1]/Q
                         net (fo=23, routed)          0.168     0.309    column_counter/process_q_reg[9]_0[0]
    SLICE_X151Y133       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  column_counter/process_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    column_counter/process_q[1]_i_1__0_n_0
    SLICE_X151Y133       FDRE                                         r  column_counter/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y133       FDRE                         0.000     0.000 r  column_counter/process_q_reg[2]/C
    SLICE_X155Y133       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[2]/Q
                         net (fo=19, routed)          0.181     0.322    column_counter/process_q_reg[9]_0[1]
    SLICE_X155Y133       LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  column_counter/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    column_counter/process_q[2]_i_1_n_0
    SLICE_X155Y133       FDRE                                         r  column_counter/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y135       FDRE                         0.000     0.000 r  column_counter/process_q_reg[10]/C
    SLICE_X150Y135       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[10]/Q
                         net (fo=9, routed)           0.160     0.324    column_counter/trigger[t][10]
    SLICE_X150Y135       LUT6 (Prop_lut6_I0_O)        0.045     0.369 r  column_counter/process_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.369    column_counter/process_q[10]_i_1_n_0
    SLICE_X150Y135       FDRE                                         r  column_counter/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[3]/C
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/process_q_reg[3]/Q
                         net (fo=19, routed)          0.185     0.326    row_stepper/process_q_reg[9]_0[2]
    SLICE_X160Y136       LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  row_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    row_stepper/process_q[3]_i_1_n_0
    SLICE_X160Y136       FDRE                                         r  row_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[10]/C
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/process_q_reg[10]/Q
                         net (fo=9, routed)           0.195     0.336    row_stepper/trigger[v][10]
    SLICE_X161Y136       LUT6 (Prop_lut6_I0_O)        0.045     0.381 r  row_stepper/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000     0.381    row_stepper/process_q[10]_i_2_n_0
    SLICE_X161Y136       FDRE                                         r  row_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y134       FDRE                         0.000     0.000 r  column_counter/process_q_reg[3]/C
    SLICE_X155Y134       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[3]/Q
                         net (fo=18, routed)          0.216     0.357    column_counter/process_q_reg[9]_0[2]
    SLICE_X155Y134       LUT6 (Prop_lut6_I0_O)        0.045     0.402 r  column_counter/process_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.402    column_counter/process_q[3]_i_1__0_n_0
    SLICE_X155Y134       FDRE                                         r  column_counter/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y134       FDRE                         0.000     0.000 r  column_counter/process_q_reg[7]/C
    SLICE_X155Y134       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[7]/Q
                         net (fo=20, routed)          0.232     0.373    column_counter/process_q_reg[9]_0[6]
    SLICE_X155Y134       LUT6 (Prop_lut6_I1_O)        0.045     0.418 r  column_counter/process_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.418    column_counter/process_q[7]_i_1__0_n_0
    SLICE_X155Y134       FDRE                                         r  column_counter/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y135       FDRE                         0.000     0.000 r  column_counter/process_q_reg[9]/C
    SLICE_X150Y135       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[9]/Q
                         net (fo=14, routed)          0.211     0.375    column_counter/process_q_reg[9]_0[8]
    SLICE_X150Y135       LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  column_counter/process_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.420    column_counter/process_q[9]_i_1_n_0
    SLICE_X150Y135       FDRE                                         r  column_counter/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.659ns  (logic 4.441ns (35.081%)  route 8.218ns (64.919%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.104    12.510    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I1_O)        0.149    12.659 r  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.659    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 4.416ns (34.955%)  route 8.217ns (65.045%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.103    12.509    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I2_O)        0.124    12.633 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.633    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.629ns  (logic 4.416ns (34.966%)  route 8.213ns (65.034%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.099    12.505    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.629    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.624ns  (logic 4.416ns (34.980%)  route 8.208ns (65.020%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           1.094    12.500    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I3_O)        0.124    12.624 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    12.624    vid/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.413ns  (logic 4.416ns (35.574%)  route 7.997ns (64.426%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.694    12.100    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I3_O)        0.124    12.224 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.189    12.413    vid/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1__1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.349ns  (logic 4.612ns (37.348%)  route 7.737ns (62.652%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.656    11.089    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.118    11.207 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_2/O
                         net (fo=4, routed)           0.816    12.023    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X162Y129       LUT6 (Prop_lut6_I0_O)        0.326    12.349 r  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.349    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.702    -2.995    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.249ns  (logic 4.416ns (36.051%)  route 7.833ns (63.949%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.719    12.125    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I4_O)        0.124    12.249 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.249    vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.229ns  (logic 1.686ns (13.787%)  route 10.543ns (86.213%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           8.161     9.241    vid/Inst_vga/sig_gen/horizontal_counter/sw_IBUF[0]
    SLICE_X159Y130       LUT4 (Prop_lut4_I1_O)        0.150     9.391 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.965    10.356    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X161Y130       LUT4 (Prop_lut4_I1_O)        0.332    10.688 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.417    12.105    vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X163Y124       LUT2 (Prop_lut2_I1_O)        0.124    12.229 r  vid/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.229    vid/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.228ns  (logic 4.416ns (36.113%)  route 7.812ns (63.887%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.698    12.104    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_0
    SLICE_X163Y124       LUT6 (Prop_lut6_I5_O)        0.124    12.228 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.228    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.696    -3.001    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X163Y124       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.208ns  (logic 4.416ns (36.173%)  route 7.792ns (63.827%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y137       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[1]/C
    SLICE_X157Y137       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.348     1.804    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[0]
    SLICE_X156Y132       LUT2 (Prop_lut2_I1_O)        0.124     1.928 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     1.928    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X156Y132       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.478 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.478    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X156Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[1]
                         net (fo=3, routed)           0.719     3.531    vid/Inst_vga/col_map/is_trigger_volt5[5]
    SLICE_X158Y134       LUT1 (Prop_lut1_I0_O)        0.303     3.834 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.834    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_4_n_0
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.347 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.347    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X158Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.566 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.793     5.359    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X157Y135       LUT3 (Prop_lut3_I2_O)        0.295     5.654 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.797     6.451    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X157Y134       LUT5 (Prop_lut5_I3_O)        0.124     6.575 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.474     7.049    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X159Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.575 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.882     8.685    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_0[0]
    SLICE_X157Y135       LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.627     9.436    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_10__0_n_0
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124     9.560 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.345     9.906    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124    10.030 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.280    10.309    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.433 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.849    11.282    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_2
    SLICE_X161Y129       LUT2 (Prop_lut2_I0_O)        0.124    11.406 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3/O
                         net (fo=9, routed)           0.678    12.084    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0_0
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.124    12.208 r  vid/Inst_vga/sig_gen/horizontal_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    12.208    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.702    -2.995    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.231ns (12.323%)  route 1.643ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.874    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.908    -1.337    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.231ns (12.323%)  route 1.643ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.874    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.908    -1.337    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.231ns (12.323%)  route 1.643ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.133     1.874    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.908    -1.337    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y128       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.229ns (11.652%)  route 1.736ns (88.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.739 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.225     1.964    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911    -1.334    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.229ns (11.652%)  route 1.736ns (88.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.739 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.225     1.964    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911    -1.334    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.229ns (11.652%)  route 1.736ns (88.348%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.739 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.225     1.964    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911    -1.334    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X157Y131       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.229ns (11.647%)  route 1.736ns (88.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.739 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.226     1.965    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X159Y130       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y130       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.229ns (11.616%)  route 1.742ns (88.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.510     1.696    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.739 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.231     1.970    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X157Y130       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X157Y130       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 column_counter/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.791ns (39.676%)  route 1.203ns (60.324%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE                         0.000     0.000 r  column_counter/process_q_reg[8]/C
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[8]/Q
                         net (fo=16, routed)          0.199     0.363    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[7]
    SLICE_X153Y133       LUT2 (Prop_lut2_I1_O)        0.045     0.408 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.408    vid/Inst_vga/col_map/is_trigger_time1_carry__0_i_4[0]
    SLICE_X153Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.478 r  vid/Inst_vga/col_map/is_trigger_time5_carry__1/O[0]
                         net (fo=3, routed)           0.144     0.622    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0[0]
    SLICE_X154Y132       LUT5 (Prop_lut5_I1_O)        0.107     0.729 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.729    vid/Inst_vga/col_map/is_trigger_time1_carry__1_1[0]
    SLICE_X154Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.874 r  vid/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    vid/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X154Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.914 r  vid/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.914    vid/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X154Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.954 f  vid/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.468     1.422    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2_1[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I4_O)        0.045     1.467 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.138     1.605    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.099     1.749    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.155     1.949    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X161Y129       LUT6 (Prop_lut6_I4_O)        0.045     1.994 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 column_counter/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.791ns (39.550%)  route 1.209ns (60.450%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y134       FDRE                         0.000     0.000 r  column_counter/process_q_reg[8]/C
    SLICE_X150Y134       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[8]/Q
                         net (fo=16, routed)          0.199     0.363    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1[7]
    SLICE_X153Y133       LUT2 (Prop_lut2_I1_O)        0.045     0.408 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time5_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.408    vid/Inst_vga/col_map/is_trigger_time1_carry__0_i_4[0]
    SLICE_X153Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.478 r  vid/Inst_vga/col_map/is_trigger_time5_carry__1/O[0]
                         net (fo=3, routed)           0.144     0.622    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0[0]
    SLICE_X154Y132       LUT5 (Prop_lut5_I1_O)        0.107     0.729 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_time1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.729    vid/Inst_vga/col_map/is_trigger_time1_carry__1_1[0]
    SLICE_X154Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.874 r  vid/Inst_vga/col_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.874    vid/Inst_vga/col_map/is_trigger_time1_carry__0_n_0
    SLICE_X154Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.914 r  vid/Inst_vga/col_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.914    vid/Inst_vga/col_map/is_trigger_time1_carry__1_n_0
    SLICE_X154Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.954 f  vid/Inst_vga/col_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.468     1.422    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2_1[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I4_O)        0.045     1.467 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6/O
                         net (fo=3, routed)           0.138     1.605    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_6_n_0
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.099     1.749    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_n_0
    SLICE_X160Y130       LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.161     1.955    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I4_O)        0.045     2.000 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.910    -1.335    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y129       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C





