{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683515750998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683515751001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 15:15:50 2023 " "Processing started: Mon May 08 15:15:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683515751001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515751001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bouncy_ball_og -c bouncy_ball_og " "Command: quartus_map --read_settings_files=on --write_settings_files=off bouncy_ball_og -c bouncy_ball_og" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515751001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683515751958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683515751958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305 project/mouse_example/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305 project/mouse_example/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759505 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305 project/miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305 project/miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../../MiniprojectResources/vga_sync.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759526 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../../MiniprojectResources/vga_sync.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305 project/miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305 project/miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759537 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "ip/pll/pll.vhd" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759562 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.vhd" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ip/pll/pll/pll_0002.v" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_example.bdf 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_example.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_example " "Found entity 1: horizontal_example" {  } { { "horizontal_example.bdf" "" { Schematic "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/horizontal_example.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515759587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "horizontal_example " "Elaborating entity \"horizontal_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683515759657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "horizontal_example.bdf" "inst" { Schematic "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/horizontal_example.bdf" { { 304 512 736 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"pll:inst3\"" {  } { { "horizontal_example.bdf" "inst3" { Schematic "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/horizontal_example.bdf" { { 96 -16 144 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst3\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst3\|pll_0002:pll_inst\"" {  } { { "ip/pll/pll.vhd" "pll_inst" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll/pll_0002.v" "altera_pll_i" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759740 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683515759752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip/pll/pll/pll_0002.v" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515759752 ""}  } { { "ip/pll/pll/pll_0002.v" "" { Text "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/ip/pll/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683515759752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst5 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst5\"" {  } { { "horizontal_example.bdf" "inst5" { Schematic "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/horizontal_example.bdf" { { 304 200 392 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pb3 bouncy_ball.vhd(47) " "VHDL Process Statement warning at bouncy_ball.vhd(47): signal \"pb3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759767 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(56) " "VHDL Process Statement warning at bouncy_ball.vhd(56): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759767 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bouncy_ball.vhd(56) " "VHDL Process Statement warning at bouncy_ball.vhd(56): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759768 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(58) " "VHDL Process Statement warning at bouncy_ball.vhd(58): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759769 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bouncy_ball.vhd(58) " "VHDL Process Statement warning at bouncy_ball.vhd(58): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759769 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_motion bouncy_ball.vhd(62) " "VHDL Process Statement warning at bouncy_ball.vhd(62): signal \"y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759769 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_pos bouncy_ball.vhd(63) " "VHDL Process Statement warning at bouncy_ball.vhd(63): signal \"ball_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759769 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_y_motion bouncy_ball.vhd(63) " "VHDL Process Statement warning at bouncy_ball.vhd(63): signal \"ball_y_motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759769 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter bouncy_ball.vhd(43) " "VHDL Process Statement warning at bouncy_ball.vhd(43): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683515759770 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_y_pos bouncy_ball.vhd(43) " "VHDL Process Statement warning at bouncy_ball.vhd(43): inferring latch(es) for signal or variable \"ball_y_pos\", which holds its previous value in one or more paths through the process" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683515759771 "|horizontal_example|bouncy_ball:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_y_motion bouncy_ball.vhd(43) " "VHDL Process Statement warning at bouncy_ball.vhd(43): inferring latch(es) for signal or variable \"ball_y_motion\", which holds its previous value in one or more paths through the process" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683515759771 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[0\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[0\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[1\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[1\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[2\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[2\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[3\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[3\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[4\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[4\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[5\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[5\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759773 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[6\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[6\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[7\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[7\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[8\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[8\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_motion\[9\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_motion\[9\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[0\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[0\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[1\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[1\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[2\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[2\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[3\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[3\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[4\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[4\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759775 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[5\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[5\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[6\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[6\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[7\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[7\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[8\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[8\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y_pos\[9\] bouncy_ball.vhd(43) " "Inferred latch for \"ball_y_pos\[9\]\" at bouncy_ball.vhd(43)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[0\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[0\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[1\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[1\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[2\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[2\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[3\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[3\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[4\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[4\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759776 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[5\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[5\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[6\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[6\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[7\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[7\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[8\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[8\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[9\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[9\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[10\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[10\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[11\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[11\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[12\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[12\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[13\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[13\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759778 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[14\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[14\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[15\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[15\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[16\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[16\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[17\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[17\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[18\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[18\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[19\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[19\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[20\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[20\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[21\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[21\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[22\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[22\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[23\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[23\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759779 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[24\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[24\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759780 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[25\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[25\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759780 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[26\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[26\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759780 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[27\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[27\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759780 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[28\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[28\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759780 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[29\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[29\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759781 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[30\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[30\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759781 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:counter\[31\] bouncy_ball.vhd(47) " "Inferred latch for \"Move_Ball:counter\[31\]\" at bouncy_ball.vhd(47)" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515759781 "|horizontal_example|bouncy_ball:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst6 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst6\"" {  } { { "horizontal_example.bdf" "inst6" { Schematic "H:/Documents/305 Project/bouncy_ball_example/horizontal_bounce/horizontal_example.bdf" { { 136 528 792 280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515759839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683515759849 "|horizontal_example|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759849 "|horizontal_example|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759849 "|horizontal_example|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759849 "|horizontal_example|MOUSE:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683515759849 "|horizontal_example|MOUSE:inst6"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[8\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[8\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[7\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[7\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[6\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[6\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[5\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[5\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[4\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[4\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bouncy_ball:inst5\|ball_y_motion\[3\] bouncy_ball:inst5\|ball_y_motion\[9\] " "Duplicate LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[3\]\" merged with LATCH primitive \"bouncy_ball:inst5\|ball_y_motion\[9\]\"" {  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515760684 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683515760684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bouncy_ball:inst5\|ball_y_motion\[9\] " "Latch bouncy_ball:inst5\|ball_y_motion\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst5\|\\Move_Ball:counter\[4\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst5\|\\Move_Ball:counter\[4\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683515760686 ""}  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683515760686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bouncy_ball:inst5\|ball_y_motion\[2\] " "Latch bouncy_ball:inst5\|ball_y_motion\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst5\|\\Move_Ball:counter\[3\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst5\|\\Move_Ball:counter\[3\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683515760686 ""}  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683515760686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bouncy_ball:inst5\|ball_y_motion\[1\] " "Latch bouncy_ball:inst5\|ball_y_motion\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst5\|\\Move_Ball:counter\[0\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst5\|\\Move_Ball:counter\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683515760686 ""}  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683515760686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bouncy_ball:inst5\|ball_y_motion\[0\] " "Latch bouncy_ball:inst5\|ball_y_motion\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bouncy_ball:inst5\|\\Move_Ball:counter\[3\] " "Ports D and ENA on the latch are fed by the same signal bouncy_ball:inst5\|\\Move_Ball:counter\[3\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683515760687 ""}  } { { "../../MiniprojectResources/bouncy_ball.vhd" "" { Text "H:/Documents/305 Project/MiniprojectResources/bouncy_ball.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683515760687 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../mouse_example/mouse.vhd" "" { Text "H:/Documents/305 Project/mouse_example/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683515760704 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683515760704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683515760853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683515761739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515761739 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst3\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683515761926 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683515761926 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "288 " "Implemented 288 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683515762034 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683515762034 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683515762034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683515762034 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683515762034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683515762034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683515762131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 15:16:02 2023 " "Processing ended: Mon May 08 15:16:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683515762131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683515762131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683515762131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515762131 ""}
