Classic Timing Analyzer report for fanyi
Sat Nov 13 10:12:52 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.859 ns    ; A[0] ; E[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 9.859 ns        ; A[0] ; E[3]  ;
; N/A   ; None              ; 9.847 ns        ; A[1] ; E[3]  ;
; N/A   ; None              ; 9.734 ns        ; A[2] ; E[3]  ;
; N/A   ; None              ; 9.397 ns        ; A[3] ; E[3]  ;
; N/A   ; None              ; 9.127 ns        ; A[0] ; E[0]  ;
; N/A   ; None              ; 9.078 ns        ; A[1] ; E[0]  ;
; N/A   ; None              ; 8.989 ns        ; A[2] ; E[0]  ;
; N/A   ; None              ; 8.660 ns        ; A[3] ; E[0]  ;
; N/A   ; None              ; 8.637 ns        ; A[0] ; E[4]  ;
; N/A   ; None              ; 8.626 ns        ; A[1] ; E[4]  ;
; N/A   ; None              ; 8.513 ns        ; A[2] ; E[4]  ;
; N/A   ; None              ; 8.181 ns        ; A[3] ; E[4]  ;
; N/A   ; None              ; 7.887 ns        ; A[0] ; E[15] ;
; N/A   ; None              ; 7.879 ns        ; A[1] ; E[15] ;
; N/A   ; None              ; 7.750 ns        ; A[2] ; E[15] ;
; N/A   ; None              ; 7.553 ns        ; A[0] ; E[14] ;
; N/A   ; None              ; 7.536 ns        ; A[1] ; E[14] ;
; N/A   ; None              ; 7.513 ns        ; A[0] ; E[1]  ;
; N/A   ; None              ; 7.510 ns        ; A[0] ; E[7]  ;
; N/A   ; None              ; 7.500 ns        ; A[1] ; E[1]  ;
; N/A   ; None              ; 7.498 ns        ; A[0] ; E[10] ;
; N/A   ; None              ; 7.496 ns        ; A[1] ; E[7]  ;
; N/A   ; None              ; 7.479 ns        ; A[1] ; E[10] ;
; N/A   ; None              ; 7.413 ns        ; A[3] ; E[15] ;
; N/A   ; None              ; 7.393 ns        ; A[2] ; E[14] ;
; N/A   ; None              ; 7.369 ns        ; A[2] ; E[7]  ;
; N/A   ; None              ; 7.363 ns        ; A[2] ; E[1]  ;
; N/A   ; None              ; 7.356 ns        ; A[2] ; E[10] ;
; N/A   ; None              ; 7.091 ns        ; A[3] ; E[14] ;
; N/A   ; None              ; 7.070 ns        ; A[0] ; E[9]  ;
; N/A   ; None              ; 7.069 ns        ; A[0] ; E[5]  ;
; N/A   ; None              ; 7.062 ns        ; A[0] ; E[12] ;
; N/A   ; None              ; 7.058 ns        ; A[1] ; E[5]  ;
; N/A   ; None              ; 7.052 ns        ; A[1] ; E[9]  ;
; N/A   ; None              ; 7.047 ns        ; A[1] ; E[12] ;
; N/A   ; None              ; 7.046 ns        ; A[0] ; E[6]  ;
; N/A   ; None              ; 7.033 ns        ; A[1] ; E[6]  ;
; N/A   ; None              ; 7.032 ns        ; A[0] ; E[11] ;
; N/A   ; None              ; 7.024 ns        ; A[3] ; E[1]  ;
; N/A   ; None              ; 7.021 ns        ; A[1] ; E[11] ;
; N/A   ; None              ; 7.021 ns        ; A[3] ; E[7]  ;
; N/A   ; None              ; 7.014 ns        ; A[3] ; E[10] ;
; N/A   ; None              ; 6.946 ns        ; A[0] ; E[8]  ;
; N/A   ; None              ; 6.939 ns        ; A[2] ; E[5]  ;
; N/A   ; None              ; 6.934 ns        ; A[1] ; E[8]  ;
; N/A   ; None              ; 6.928 ns        ; A[2] ; E[9]  ;
; N/A   ; None              ; 6.921 ns        ; A[2] ; E[12] ;
; N/A   ; None              ; 6.905 ns        ; A[2] ; E[6]  ;
; N/A   ; None              ; 6.889 ns        ; A[2] ; E[11] ;
; N/A   ; None              ; 6.804 ns        ; A[2] ; E[8]  ;
; N/A   ; None              ; 6.652 ns        ; A[0] ; E[2]  ;
; N/A   ; None              ; 6.639 ns        ; A[0] ; E[13] ;
; N/A   ; None              ; 6.639 ns        ; A[1] ; E[2]  ;
; N/A   ; None              ; 6.629 ns        ; A[1] ; E[13] ;
; N/A   ; None              ; 6.602 ns        ; A[3] ; E[5]  ;
; N/A   ; None              ; 6.586 ns        ; A[3] ; E[9]  ;
; N/A   ; None              ; 6.573 ns        ; A[3] ; E[12] ;
; N/A   ; None              ; 6.560 ns        ; A[3] ; E[11] ;
; N/A   ; None              ; 6.557 ns        ; A[3] ; E[6]  ;
; N/A   ; None              ; 6.517 ns        ; A[2] ; E[2]  ;
; N/A   ; None              ; 6.516 ns        ; A[2] ; E[13] ;
; N/A   ; None              ; 6.458 ns        ; A[3] ; E[8]  ;
; N/A   ; None              ; 6.183 ns        ; A[3] ; E[13] ;
; N/A   ; None              ; 6.180 ns        ; A[3] ; E[2]  ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Nov 13 10:12:52 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fanyi -c fanyi --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "A[0]" to destination pin "E[3]" is 9.859 ns
    Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 16; PIN Node = 'A[0]'
    Info: 2: + IC(1.468 ns) + CELL(0.370 ns) = 2.948 ns; Loc. = LCCOMB_X27_Y6_N6; Fanout = 1; COMB Node = 'Mux12~0'
    Info: 3: + IC(3.675 ns) + CELL(3.236 ns) = 9.859 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'E[3]'
    Info: Total cell delay = 4.716 ns ( 47.83 % )
    Info: Total interconnect delay = 5.143 ns ( 52.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sat Nov 13 10:12:52 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


