<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="545" />
   <clocksource preferredWidth="544" />
   <frequency preferredWidth="525" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library/University Program,Library" />
 <window width="1922" height="903" x="-1" y="24" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
