<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-lpc32xx › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-lpc32xx/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kevin Wells &lt;kevin.wells@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 NXP Semiconductors</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_ARM_ARCH_IRQS_H</span>
<span class="cp">#define __ASM_ARM_ARCH_IRQS_H</span>

<span class="cp">#define LPC32XX_SIC1_IRQ(n)		(32 + (n))</span>
<span class="cp">#define LPC32XX_SIC2_IRQ(n)		(64 + (n))</span>

<span class="cm">/*</span>
<span class="cm"> * MIC interrupts</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_LPC32XX_SUB1IRQ		0</span>
<span class="cp">#define IRQ_LPC32XX_SUB2IRQ		1</span>
<span class="cp">#define IRQ_LPC32XX_PWM3		3</span>
<span class="cp">#define IRQ_LPC32XX_PWM4		4</span>
<span class="cp">#define IRQ_LPC32XX_HSTIMER		5</span>
<span class="cp">#define IRQ_LPC32XX_WATCH		6</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR3		7</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR4		8</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR5		9</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR6		10</span>
<span class="cp">#define IRQ_LPC32XX_FLASH		11</span>
<span class="cp">#define IRQ_LPC32XX_SD1			13</span>
<span class="cp">#define IRQ_LPC32XX_LCD			14</span>
<span class="cp">#define IRQ_LPC32XX_SD0			15</span>
<span class="cp">#define IRQ_LPC32XX_TIMER0		16</span>
<span class="cp">#define IRQ_LPC32XX_TIMER1		17</span>
<span class="cp">#define IRQ_LPC32XX_TIMER2		18</span>
<span class="cp">#define IRQ_LPC32XX_TIMER3		19</span>
<span class="cp">#define IRQ_LPC32XX_SSP0		20</span>
<span class="cp">#define IRQ_LPC32XX_SSP1		21</span>
<span class="cp">#define IRQ_LPC32XX_I2S0		22</span>
<span class="cp">#define IRQ_LPC32XX_I2S1		23</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR7		24</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR2		25</span>
<span class="cp">#define IRQ_LPC32XX_UART_IIR1		26</span>
<span class="cp">#define IRQ_LPC32XX_MSTIMER		27</span>
<span class="cp">#define IRQ_LPC32XX_DMA			28</span>
<span class="cp">#define IRQ_LPC32XX_ETHERNET		29</span>
<span class="cp">#define IRQ_LPC32XX_SUB1FIQ		30</span>
<span class="cp">#define IRQ_LPC32XX_SUB2FIQ		31</span>

<span class="cm">/*</span>
<span class="cm"> * SIC1 interrupts start at offset 32</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_LPC32XX_JTAG_COMM_TX	LPC32XX_SIC1_IRQ(1)</span>
<span class="cp">#define IRQ_LPC32XX_JTAG_COMM_RX	LPC32XX_SIC1_IRQ(2)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_28		LPC32XX_SIC1_IRQ(4)</span>
<span class="cp">#define IRQ_LPC32XX_TS_P		LPC32XX_SIC1_IRQ(6)</span>
<span class="cp">#define IRQ_LPC32XX_TS_IRQ		LPC32XX_SIC1_IRQ(7)</span>
<span class="cp">#define IRQ_LPC32XX_TS_AUX		LPC32XX_SIC1_IRQ(8)</span>
<span class="cp">#define IRQ_LPC32XX_SPI2		LPC32XX_SIC1_IRQ(12)</span>
<span class="cp">#define IRQ_LPC32XX_PLLUSB		LPC32XX_SIC1_IRQ(13)</span>
<span class="cp">#define IRQ_LPC32XX_PLLHCLK		LPC32XX_SIC1_IRQ(14)</span>
<span class="cp">#define IRQ_LPC32XX_PLL397		LPC32XX_SIC1_IRQ(17)</span>
<span class="cp">#define IRQ_LPC32XX_I2C_2		LPC32XX_SIC1_IRQ(18)</span>
<span class="cp">#define IRQ_LPC32XX_I2C_1		LPC32XX_SIC1_IRQ(19)</span>
<span class="cp">#define IRQ_LPC32XX_RTC			LPC32XX_SIC1_IRQ(20)</span>
<span class="cp">#define IRQ_LPC32XX_KEY			LPC32XX_SIC1_IRQ(22)</span>
<span class="cp">#define IRQ_LPC32XX_SPI1		LPC32XX_SIC1_IRQ(23)</span>
<span class="cp">#define IRQ_LPC32XX_SW			LPC32XX_SIC1_IRQ(24)</span>
<span class="cp">#define IRQ_LPC32XX_USB_OTG_TIMER	LPC32XX_SIC1_IRQ(25)</span>
<span class="cp">#define IRQ_LPC32XX_USB_OTG_ATX		LPC32XX_SIC1_IRQ(26)</span>
<span class="cp">#define IRQ_LPC32XX_USB_HOST		LPC32XX_SIC1_IRQ(27)</span>
<span class="cp">#define IRQ_LPC32XX_USB_DEV_DMA		LPC32XX_SIC1_IRQ(28)</span>
<span class="cp">#define IRQ_LPC32XX_USB_DEV_LP		LPC32XX_SIC1_IRQ(29)</span>
<span class="cp">#define IRQ_LPC32XX_USB_DEV_HP		LPC32XX_SIC1_IRQ(30)</span>
<span class="cp">#define IRQ_LPC32XX_USB_I2C		LPC32XX_SIC1_IRQ(31)</span>

<span class="cm">/*</span>
<span class="cm"> * SIC2 interrupts start at offset 64</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_00		LPC32XX_SIC2_IRQ(0)</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_01		LPC32XX_SIC2_IRQ(1)</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_02		LPC32XX_SIC2_IRQ(2)</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_03		LPC32XX_SIC2_IRQ(3)</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_04		LPC32XX_SIC2_IRQ(4)</span>
<span class="cp">#define IRQ_LPC32XX_GPIO_05		LPC32XX_SIC2_IRQ(5)</span>
<span class="cp">#define IRQ_LPC32XX_SPI2_DATAIN		LPC32XX_SIC2_IRQ(6)</span>
<span class="cp">#define IRQ_LPC32XX_U2_HCTS		LPC32XX_SIC2_IRQ(7)</span>
<span class="cp">#define IRQ_LPC32XX_P0_P1_IRQ		LPC32XX_SIC2_IRQ(8)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_08		LPC32XX_SIC2_IRQ(9)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_09		LPC32XX_SIC2_IRQ(10)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_19		LPC32XX_SIC2_IRQ(11)</span>
<span class="cp">#define IRQ_LPC32XX_U7_HCTS		LPC32XX_SIC2_IRQ(12)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_07		LPC32XX_SIC2_IRQ(15)</span>
<span class="cp">#define IRQ_LPC32XX_SDIO		LPC32XX_SIC2_IRQ(18)</span>
<span class="cp">#define IRQ_LPC32XX_U5_RX		LPC32XX_SIC2_IRQ(19)</span>
<span class="cp">#define IRQ_LPC32XX_SPI1_DATAIN		LPC32XX_SIC2_IRQ(20)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_00		LPC32XX_SIC2_IRQ(22)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_01		LPC32XX_SIC2_IRQ(23)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_02		LPC32XX_SIC2_IRQ(24)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_03		LPC32XX_SIC2_IRQ(25)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_04		LPC32XX_SIC2_IRQ(26)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_05		LPC32XX_SIC2_IRQ(27)</span>
<span class="cp">#define IRQ_LPC32XX_GPI_06		LPC32XX_SIC2_IRQ(28)</span>
<span class="cp">#define IRQ_LPC32XX_SYSCLK		LPC32XX_SIC2_IRQ(31)</span>

<span class="cp">#define NR_IRQS				96</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
