#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f4e2f0 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x1f01a60 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x1f01aa0 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x1f01ae0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x1f01b20 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x1f01b60 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x1f01ba0 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x1e25470 .functor BUFZ 1, L_0x1f89790, C4<0>, C4<0>, C4<0>;
o0x7fd93dca6078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fd93dc5d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f89960 .functor XOR 1, o0x7fd93dca6078, L_0x7fd93dc5d0f0, C4<0>, C4<0>;
L_0x1f89a50 .functor BUFZ 1, L_0x1f89790, C4<0>, C4<0>, C4<0>;
o0x7fd93dca6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f02b00_0 .net "CEN", 0 0, o0x7fd93dca6018;  0 drivers
o0x7fd93dca6048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f66c90_0 .net "CIN", 0 0, o0x7fd93dca6048;  0 drivers
v0x1f66d50_0 .net "CLK", 0 0, o0x7fd93dca6078;  0 drivers
L_0x7fd93dc5d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f66df0_0 .net "COUT", 0 0, L_0x7fd93dc5d018;  1 drivers
o0x7fd93dca60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f66eb0_0 .net "I0", 0 0, o0x7fd93dca60d8;  0 drivers
o0x7fd93dca6108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f66f70_0 .net "I1", 0 0, o0x7fd93dca6108;  0 drivers
o0x7fd93dca6138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f67030_0 .net "I2", 0 0, o0x7fd93dca6138;  0 drivers
o0x7fd93dca6168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f670f0_0 .net "I3", 0 0, o0x7fd93dca6168;  0 drivers
v0x1f671b0_0 .net "LO", 0 0, L_0x1e25470;  1 drivers
v0x1f67270_0 .net "O", 0 0, L_0x1f89a50;  1 drivers
o0x7fd93dca61f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f67330_0 .net "SR", 0 0, o0x7fd93dca61f8;  0 drivers
v0x1f673f0_0 .net *"_s11", 3 0, L_0x1f89060;  1 drivers
v0x1f674d0_0 .net *"_s15", 1 0, L_0x1f892a0;  1 drivers
v0x1f675b0_0 .net *"_s17", 1 0, L_0x1f89390;  1 drivers
L_0x7fd93dc5d060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f67690_0 .net/2u *"_s2", 7 0, L_0x7fd93dc5d060;  1 drivers
v0x1f67770_0 .net *"_s21", 0 0, L_0x1f895b0;  1 drivers
v0x1f67850_0 .net *"_s23", 0 0, L_0x1f896f0;  1 drivers
v0x1f67930_0 .net/2u *"_s28", 0 0, L_0x7fd93dc5d0f0;  1 drivers
L_0x7fd93dc5d0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f67a10_0 .net/2u *"_s4", 7 0, L_0x7fd93dc5d0a8;  1 drivers
v0x1f67af0_0 .net *"_s9", 3 0, L_0x1f88f70;  1 drivers
v0x1f67bd0_0 .net "lut_o", 0 0, L_0x1f89790;  1 drivers
v0x1f67c90_0 .net "lut_s1", 1 0, L_0x1f89470;  1 drivers
v0x1f67d70_0 .net "lut_s2", 3 0, L_0x1f89100;  1 drivers
v0x1f67e50_0 .net "lut_s3", 7 0, L_0x1f88dd0;  1 drivers
v0x1f67f30_0 .var "o_reg", 0 0;
v0x1f67ff0_0 .net "polarized_clk", 0 0, L_0x1f89960;  1 drivers
E_0x1e832b0 .event posedge, v0x1f67330_0, v0x1f67ff0_0;
E_0x1e85240 .event posedge, v0x1f67ff0_0;
L_0x1f88dd0 .functor MUXZ 8, L_0x7fd93dc5d0a8, L_0x7fd93dc5d060, o0x7fd93dca6168, C4<>;
L_0x1f88f70 .part L_0x1f88dd0, 4, 4;
L_0x1f89060 .part L_0x1f88dd0, 0, 4;
L_0x1f89100 .functor MUXZ 4, L_0x1f89060, L_0x1f88f70, o0x7fd93dca6138, C4<>;
L_0x1f892a0 .part L_0x1f89100, 2, 2;
L_0x1f89390 .part L_0x1f89100, 0, 2;
L_0x1f89470 .functor MUXZ 2, L_0x1f89390, L_0x1f892a0, o0x7fd93dca6108, C4<>;
L_0x1f895b0 .part L_0x1f89470, 1, 1;
L_0x1f896f0 .part L_0x1f89470, 0, 1;
L_0x1f89790 .functor MUXZ 1, L_0x1f896f0, L_0x1f895b0, o0x7fd93dca60d8, C4<>;
S_0x1f41b60 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7fd93dca6768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd93dca6798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f89ac0 .functor AND 1, o0x7fd93dca6768, o0x7fd93dca6798, C4<1>, C4<1>;
L_0x1f89bc0 .functor OR 1, o0x7fd93dca6768, o0x7fd93dca6798, C4<0>, C4<0>;
o0x7fd93dca6708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f89d00 .functor AND 1, L_0x1f89bc0, o0x7fd93dca6708, C4<1>, C4<1>;
L_0x1f89dc0 .functor OR 1, L_0x1f89ac0, L_0x1f89d00, C4<0>, C4<0>;
v0x1f68210_0 .net "CI", 0 0, o0x7fd93dca6708;  0 drivers
v0x1f682f0_0 .net "CO", 0 0, L_0x1f89dc0;  1 drivers
v0x1f683b0_0 .net "I0", 0 0, o0x7fd93dca6768;  0 drivers
v0x1f68450_0 .net "I1", 0 0, o0x7fd93dca6798;  0 drivers
v0x1f68510_0 .net *"_s0", 0 0, L_0x1f89ac0;  1 drivers
v0x1f685d0_0 .net *"_s2", 0 0, L_0x1f89bc0;  1 drivers
v0x1f68690_0 .net *"_s4", 0 0, L_0x1f89d00;  1 drivers
S_0x1f45870 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fd93dca6918 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68810_0 .net "C", 0 0, o0x7fd93dca6918;  0 drivers
o0x7fd93dca6948 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f688f0_0 .net "D", 0 0, o0x7fd93dca6948;  0 drivers
v0x1f689b0_0 .var "Q", 0 0;
E_0x1e85910 .event posedge, v0x1f68810_0;
S_0x1f53180 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca6a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68af0_0 .net "C", 0 0, o0x7fd93dca6a38;  0 drivers
o0x7fd93dca6a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68bd0_0 .net "D", 0 0, o0x7fd93dca6a68;  0 drivers
o0x7fd93dca6a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68c90_0 .net "E", 0 0, o0x7fd93dca6a98;  0 drivers
v0x1f68d30_0 .var "Q", 0 0;
E_0x1e84dc0 .event posedge, v0x1f68af0_0;
S_0x1f4dd60 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca6bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68ef0_0 .net "C", 0 0, o0x7fd93dca6bb8;  0 drivers
o0x7fd93dca6be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f68fd0_0 .net "D", 0 0, o0x7fd93dca6be8;  0 drivers
o0x7fd93dca6c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69090_0 .net "E", 0 0, o0x7fd93dca6c18;  0 drivers
v0x1f69130_0 .var "Q", 0 0;
o0x7fd93dca6c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f691f0_0 .net "R", 0 0, o0x7fd93dca6c78;  0 drivers
E_0x1f68e70 .event posedge, v0x1f691f0_0, v0x1f68ef0_0;
S_0x1f4d980 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca6d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f693d0_0 .net "C", 0 0, o0x7fd93dca6d98;  0 drivers
o0x7fd93dca6dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f694b0_0 .net "D", 0 0, o0x7fd93dca6dc8;  0 drivers
o0x7fd93dca6df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69570_0 .net "E", 0 0, o0x7fd93dca6df8;  0 drivers
v0x1f69610_0 .var "Q", 0 0;
o0x7fd93dca6e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f696d0_0 .net "S", 0 0, o0x7fd93dca6e58;  0 drivers
E_0x1f69350 .event posedge, v0x1f696d0_0, v0x1f693d0_0;
S_0x1f4c5e0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca6f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f698b0_0 .net "C", 0 0, o0x7fd93dca6f78;  0 drivers
o0x7fd93dca6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69990_0 .net "D", 0 0, o0x7fd93dca6fa8;  0 drivers
o0x7fd93dca6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69a50_0 .net "E", 0 0, o0x7fd93dca6fd8;  0 drivers
v0x1f69af0_0 .var "Q", 0 0;
o0x7fd93dca7038 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69bb0_0 .net "R", 0 0, o0x7fd93dca7038;  0 drivers
E_0x1f69830 .event posedge, v0x1f698b0_0;
S_0x1f51600 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca7158 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69de0_0 .net "C", 0 0, o0x7fd93dca7158;  0 drivers
o0x7fd93dca7188 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69ec0_0 .net "D", 0 0, o0x7fd93dca7188;  0 drivers
o0x7fd93dca71b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f69f80_0 .net "E", 0 0, o0x7fd93dca71b8;  0 drivers
v0x1f6a020_0 .var "Q", 0 0;
o0x7fd93dca7218 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a0e0_0 .net "S", 0 0, o0x7fd93dca7218;  0 drivers
E_0x1f69d60 .event posedge, v0x1f69de0_0;
S_0x1f51220 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fd93dca7338 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a310_0 .net "C", 0 0, o0x7fd93dca7338;  0 drivers
o0x7fd93dca7368 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a3f0_0 .net "D", 0 0, o0x7fd93dca7368;  0 drivers
v0x1f6a4b0_0 .var "Q", 0 0;
E_0x1f6a290 .event negedge, v0x1f6a310_0;
S_0x1f4ff10 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca7458 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a630_0 .net "C", 0 0, o0x7fd93dca7458;  0 drivers
o0x7fd93dca7488 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a710_0 .net "D", 0 0, o0x7fd93dca7488;  0 drivers
o0x7fd93dca74b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6a7d0_0 .net "E", 0 0, o0x7fd93dca74b8;  0 drivers
v0x1f6a870_0 .var "Q", 0 0;
E_0x1f6a5d0 .event negedge, v0x1f6a630_0;
S_0x1f4fb30 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca75d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6aa30_0 .net "C", 0 0, o0x7fd93dca75d8;  0 drivers
o0x7fd93dca7608 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6ab10_0 .net "D", 0 0, o0x7fd93dca7608;  0 drivers
o0x7fd93dca7638 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6abd0_0 .net "E", 0 0, o0x7fd93dca7638;  0 drivers
v0x1f6ac70_0 .var "Q", 0 0;
o0x7fd93dca7698 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6ad30_0 .net "R", 0 0, o0x7fd93dca7698;  0 drivers
E_0x1f6a9b0/0 .event negedge, v0x1f6aa30_0;
E_0x1f6a9b0/1 .event posedge, v0x1f6ad30_0;
E_0x1f6a9b0 .event/or E_0x1f6a9b0/0, E_0x1f6a9b0/1;
S_0x1f4c1d0 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca77b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6af60_0 .net "C", 0 0, o0x7fd93dca77b8;  0 drivers
o0x7fd93dca77e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b040_0 .net "D", 0 0, o0x7fd93dca77e8;  0 drivers
o0x7fd93dca7818 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b100_0 .net "E", 0 0, o0x7fd93dca7818;  0 drivers
v0x1f6b1a0_0 .var "Q", 0 0;
o0x7fd93dca7878 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b260_0 .net "S", 0 0, o0x7fd93dca7878;  0 drivers
E_0x1f6aee0/0 .event negedge, v0x1f6af60_0;
E_0x1f6aee0/1 .event posedge, v0x1f6b260_0;
E_0x1f6aee0 .event/or E_0x1f6aee0/0, E_0x1f6aee0/1;
S_0x1f4ebb0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca7998 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b490_0 .net "C", 0 0, o0x7fd93dca7998;  0 drivers
o0x7fd93dca79c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b570_0 .net "D", 0 0, o0x7fd93dca79c8;  0 drivers
o0x7fd93dca79f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b630_0 .net "E", 0 0, o0x7fd93dca79f8;  0 drivers
v0x1f6b6d0_0 .var "Q", 0 0;
o0x7fd93dca7a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b790_0 .net "R", 0 0, o0x7fd93dca7a58;  0 drivers
E_0x1f6b410 .event negedge, v0x1f6b490_0;
S_0x1f4e770 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fd93dca7b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6b9c0_0 .net "C", 0 0, o0x7fd93dca7b78;  0 drivers
o0x7fd93dca7ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6baa0_0 .net "D", 0 0, o0x7fd93dca7ba8;  0 drivers
o0x7fd93dca7bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6bb60_0 .net "E", 0 0, o0x7fd93dca7bd8;  0 drivers
v0x1f6bc00_0 .var "Q", 0 0;
o0x7fd93dca7c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6bcc0_0 .net "S", 0 0, o0x7fd93dca7c38;  0 drivers
E_0x1f6b940 .event negedge, v0x1f6b9c0_0;
S_0x1f4b300 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca7d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6bef0_0 .net "C", 0 0, o0x7fd93dca7d58;  0 drivers
o0x7fd93dca7d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6bfd0_0 .net "D", 0 0, o0x7fd93dca7d88;  0 drivers
v0x1f6c090_0 .var "Q", 0 0;
o0x7fd93dca7de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c130_0 .net "R", 0 0, o0x7fd93dca7de8;  0 drivers
E_0x1f6be70/0 .event negedge, v0x1f6bef0_0;
E_0x1f6be70/1 .event posedge, v0x1f6c130_0;
E_0x1f6be70 .event/or E_0x1f6be70/0, E_0x1f6be70/1;
S_0x1f4af60 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca7ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c2f0_0 .net "C", 0 0, o0x7fd93dca7ed8;  0 drivers
o0x7fd93dca7f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c3d0_0 .net "D", 0 0, o0x7fd93dca7f08;  0 drivers
v0x1f6c490_0 .var "Q", 0 0;
o0x7fd93dca7f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c530_0 .net "S", 0 0, o0x7fd93dca7f68;  0 drivers
E_0x1f6c270/0 .event negedge, v0x1f6c2f0_0;
E_0x1f6c270/1 .event posedge, v0x1f6c530_0;
E_0x1f6c270 .event/or E_0x1f6c270/0, E_0x1f6c270/1;
S_0x1f4ab60 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca8058 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c720_0 .net "C", 0 0, o0x7fd93dca8058;  0 drivers
o0x7fd93dca8088 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c800_0 .net "D", 0 0, o0x7fd93dca8088;  0 drivers
v0x1f6c8c0_0 .var "Q", 0 0;
o0x7fd93dca80e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6c960_0 .net "R", 0 0, o0x7fd93dca80e8;  0 drivers
E_0x1f6c6a0 .event negedge, v0x1f6c720_0;
S_0x1f452e0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca81d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6cb50_0 .net "C", 0 0, o0x7fd93dca81d8;  0 drivers
o0x7fd93dca8208 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6cc30_0 .net "D", 0 0, o0x7fd93dca8208;  0 drivers
v0x1f6ccf0_0 .var "Q", 0 0;
o0x7fd93dca8268 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6cd90_0 .net "S", 0 0, o0x7fd93dca8268;  0 drivers
E_0x1f6cad0 .event negedge, v0x1f6cb50_0;
S_0x1f44f00 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca8358 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6cf80_0 .net "C", 0 0, o0x7fd93dca8358;  0 drivers
o0x7fd93dca8388 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d060_0 .net "D", 0 0, o0x7fd93dca8388;  0 drivers
v0x1f6d120_0 .var "Q", 0 0;
o0x7fd93dca83e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d1c0_0 .net "R", 0 0, o0x7fd93dca83e8;  0 drivers
E_0x1f6cf00 .event posedge, v0x1f6d1c0_0, v0x1f6cf80_0;
S_0x1f43bc0 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca84d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d3b0_0 .net "C", 0 0, o0x7fd93dca84d8;  0 drivers
o0x7fd93dca8508 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d490_0 .net "D", 0 0, o0x7fd93dca8508;  0 drivers
v0x1f6d550_0 .var "Q", 0 0;
o0x7fd93dca8568 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d5f0_0 .net "S", 0 0, o0x7fd93dca8568;  0 drivers
E_0x1f6d330 .event posedge, v0x1f6d5f0_0, v0x1f6d3b0_0;
S_0x1f48b80 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca8658 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d7e0_0 .net "C", 0 0, o0x7fd93dca8658;  0 drivers
o0x7fd93dca8688 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6d8c0_0 .net "D", 0 0, o0x7fd93dca8688;  0 drivers
v0x1f6d980_0 .var "Q", 0 0;
o0x7fd93dca86e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6da20_0 .net "R", 0 0, o0x7fd93dca86e8;  0 drivers
E_0x1f6d760 .event posedge, v0x1f6d7e0_0;
S_0x1f487a0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fd93dca87d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6dc10_0 .net "C", 0 0, o0x7fd93dca87d8;  0 drivers
o0x7fd93dca8808 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6dcf0_0 .net "D", 0 0, o0x7fd93dca8808;  0 drivers
v0x1f6ddb0_0 .var "Q", 0 0;
o0x7fd93dca8868 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6de50_0 .net "S", 0 0, o0x7fd93dca8868;  0 drivers
E_0x1f6db90 .event posedge, v0x1f6dc10_0;
S_0x1f47490 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7fd93dca8988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f89f00 .functor BUFZ 1, o0x7fd93dca8988, C4<0>, C4<0>, C4<0>;
v0x1f6dfc0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x1f89f00;  1 drivers
v0x1f6e0a0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7fd93dca8988;  0 drivers
S_0x1f470b0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x1f30b90 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x1f30bd0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x1f30c10 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x1f30c50 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7fd93dca8bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f89f70 .functor BUFZ 1, o0x7fd93dca8bc8, C4<0>, C4<0>, C4<0>;
o0x7fd93dca8a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f6fe80_0 .net "CLOCK_ENABLE", 0 0, o0x7fd93dca8a18;  0 drivers
v0x1f6ff40_0 .net "D_IN_0", 0 0, L_0x1f8a060;  1 drivers
v0x1f6ffe0_0 .net "D_IN_1", 0 0, L_0x1f8a120;  1 drivers
o0x7fd93dca8aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f700e0_0 .net "D_OUT_0", 0 0, o0x7fd93dca8aa8;  0 drivers
o0x7fd93dca8ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f701b0_0 .net "D_OUT_1", 0 0, o0x7fd93dca8ad8;  0 drivers
v0x1f70250_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x1f89f70;  1 drivers
o0x7fd93dca8b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f702f0_0 .net "INPUT_CLK", 0 0, o0x7fd93dca8b08;  0 drivers
o0x7fd93dca8b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f703c0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fd93dca8b38;  0 drivers
o0x7fd93dca8b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f70490_0 .net "OUTPUT_CLK", 0 0, o0x7fd93dca8b68;  0 drivers
o0x7fd93dca8b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f70560_0 .net "OUTPUT_ENABLE", 0 0, o0x7fd93dca8b98;  0 drivers
v0x1f70630_0 .net "PACKAGE_PIN", 0 0, o0x7fd93dca8bc8;  0 drivers
S_0x1f6e1c0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x1f470b0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x1f6e390 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x1f6e3d0 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x1f6e410 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x1f6e450 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x1f8a060 .functor BUFZ 1, v0x1f6f4b0_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a120 .functor BUFZ 1, v0x1f6f570_0, C4<0>, C4<0>, C4<0>;
v0x1f6ed00_0 .net "CLOCK_ENABLE", 0 0, o0x7fd93dca8a18;  alias, 0 drivers
v0x1f6edc0_0 .net "D_IN_0", 0 0, L_0x1f8a060;  alias, 1 drivers
v0x1f6ee80_0 .net "D_IN_1", 0 0, L_0x1f8a120;  alias, 1 drivers
v0x1f6ef20_0 .net "D_OUT_0", 0 0, o0x7fd93dca8aa8;  alias, 0 drivers
v0x1f6efe0_0 .net "D_OUT_1", 0 0, o0x7fd93dca8ad8;  alias, 0 drivers
v0x1f6f0f0_0 .net "INPUT_CLK", 0 0, o0x7fd93dca8b08;  alias, 0 drivers
v0x1f6f1b0_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fd93dca8b38;  alias, 0 drivers
v0x1f6f270_0 .net "OUTPUT_CLK", 0 0, o0x7fd93dca8b68;  alias, 0 drivers
v0x1f6f330_0 .net "OUTPUT_ENABLE", 0 0, o0x7fd93dca8b98;  alias, 0 drivers
v0x1f6f3f0_0 .net "PACKAGE_PIN", 0 0, o0x7fd93dca8bc8;  alias, 0 drivers
v0x1f6f4b0_0 .var "din_0", 0 0;
v0x1f6f570_0 .var "din_1", 0 0;
v0x1f6f630_0 .var "din_q_0", 0 0;
v0x1f6f6f0_0 .var "din_q_1", 0 0;
v0x1f6f7b0_0 .var "dout", 0 0;
v0x1f6f870_0 .var "dout_q_0", 0 0;
v0x1f6f930_0 .var "dout_q_1", 0 0;
v0x1f6fb00_0 .var "outclk_delayed_1", 0 0;
v0x1f6fbc0_0 .var "outclk_delayed_2", 0 0;
v0x1f6fc80_0 .var "outena_q", 0 0;
E_0x1f6e520 .event edge, v0x1f6fbc0_0, v0x1f6f870_0, v0x1f6f930_0;
E_0x1f6e810 .event edge, v0x1f6fb00_0;
E_0x1f6e870 .event edge, v0x1f6f270_0;
E_0x1f6e8d0 .event edge, v0x1f6f1b0_0, v0x1f6f630_0, v0x1f6f6f0_0;
S_0x1f6e960 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x1f6e1c0;
 .timescale 0 0;
E_0x1f6eb30 .event posedge, v0x1f6f270_0;
E_0x1f6ebb0 .event negedge, v0x1f6f270_0;
E_0x1f6ec10 .event negedge, v0x1f6f0f0_0;
E_0x1f6ec70 .event posedge, v0x1f6f0f0_0;
S_0x1f437b0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x1f44cb0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7fd93dca91f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f70720_0 .net "I0", 0 0, o0x7fd93dca91f8;  0 drivers
o0x7fd93dca9228 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f70800_0 .net "I1", 0 0, o0x7fd93dca9228;  0 drivers
o0x7fd93dca9258 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f708c0_0 .net "I2", 0 0, o0x7fd93dca9258;  0 drivers
o0x7fd93dca9288 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f70990_0 .net "I3", 0 0, o0x7fd93dca9288;  0 drivers
v0x1f70a50_0 .net "O", 0 0, L_0x1f8abf0;  1 drivers
L_0x7fd93dc5d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f70b10_0 .net/2u *"_s0", 7 0, L_0x7fd93dc5d138;  1 drivers
v0x1f70bf0_0 .net *"_s13", 1 0, L_0x1f8a700;  1 drivers
v0x1f70cd0_0 .net *"_s15", 1 0, L_0x1f8a7f0;  1 drivers
v0x1f70db0_0 .net *"_s19", 0 0, L_0x1f8aa10;  1 drivers
L_0x7fd93dc5d180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f70e90_0 .net/2u *"_s2", 7 0, L_0x7fd93dc5d180;  1 drivers
v0x1f70f70_0 .net *"_s21", 0 0, L_0x1f8ab50;  1 drivers
v0x1f71050_0 .net *"_s7", 3 0, L_0x1f8a3d0;  1 drivers
v0x1f71130_0 .net *"_s9", 3 0, L_0x1f8a4c0;  1 drivers
v0x1f71210_0 .net "s1", 1 0, L_0x1f8a8d0;  1 drivers
v0x1f712f0_0 .net "s2", 3 0, L_0x1f8a560;  1 drivers
v0x1f713d0_0 .net "s3", 7 0, L_0x1f8a230;  1 drivers
L_0x1f8a230 .functor MUXZ 8, L_0x7fd93dc5d180, L_0x7fd93dc5d138, o0x7fd93dca9288, C4<>;
L_0x1f8a3d0 .part L_0x1f8a230, 4, 4;
L_0x1f8a4c0 .part L_0x1f8a230, 0, 4;
L_0x1f8a560 .functor MUXZ 4, L_0x1f8a4c0, L_0x1f8a3d0, o0x7fd93dca9258, C4<>;
L_0x1f8a700 .part L_0x1f8a560, 2, 2;
L_0x1f8a7f0 .part L_0x1f8a560, 0, 2;
L_0x1f8a8d0 .functor MUXZ 2, L_0x1f8a7f0, L_0x1f8a700, o0x7fd93dca9228, C4<>;
L_0x1f8aa10 .part L_0x1f8a8d0, 1, 1;
L_0x1f8ab50 .part L_0x1f8a8d0, 0, 1;
L_0x1f8abf0 .functor MUXZ 1, L_0x1f8ab50, L_0x1f8aa10, o0x7fd93dca91f8, C4<>;
S_0x1f46130 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1e94bb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x1e94bf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x1e94c30 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x1e94c70 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x1e94cb0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x1e94cf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x1e94d30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x1e94d70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x1e94db0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x1e94df0 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x1e94e30 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x1e94e70 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x1e94eb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x1e94ef0 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x1e94f30 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x1e94f70 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7fd93dca95e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71550_0 .net "BYPASS", 0 0, o0x7fd93dca95e8;  0 drivers
o0x7fd93dca9618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1f71630_0 .net "DYNAMICDELAY", 7 0, o0x7fd93dca9618;  0 drivers
o0x7fd93dca9648 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71710_0 .net "EXTFEEDBACK", 0 0, o0x7fd93dca9648;  0 drivers
o0x7fd93dca9678 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f717b0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd93dca9678;  0 drivers
o0x7fd93dca96a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71870_0 .net "LOCK", 0 0, o0x7fd93dca96a8;  0 drivers
o0x7fd93dca96d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71930_0 .net "PLLOUTCOREA", 0 0, o0x7fd93dca96d8;  0 drivers
o0x7fd93dca9708 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f719f0_0 .net "PLLOUTCOREB", 0 0, o0x7fd93dca9708;  0 drivers
o0x7fd93dca9738 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71ab0_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd93dca9738;  0 drivers
o0x7fd93dca9768 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71b70_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd93dca9768;  0 drivers
o0x7fd93dca9798 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71c30_0 .net "REFERENCECLK", 0 0, o0x7fd93dca9798;  0 drivers
o0x7fd93dca97c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71cf0_0 .net "RESETB", 0 0, o0x7fd93dca97c8;  0 drivers
o0x7fd93dca97f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71db0_0 .net "SCLK", 0 0, o0x7fd93dca97f8;  0 drivers
o0x7fd93dca9828 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71e70_0 .net "SDI", 0 0, o0x7fd93dca9828;  0 drivers
o0x7fd93dca9858 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f71f30_0 .net "SDO", 0 0, o0x7fd93dca9858;  0 drivers
S_0x1f45cf0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1f53b20 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x1f53b60 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x1f53ba0 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x1f53be0 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x1f53c20 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x1f53c60 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x1f53ca0 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x1f53ce0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x1f53d20 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x1f53d60 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x1f53da0 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x1f53de0 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x1f53e20 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x1f53e60 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x1f53ea0 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x1f53ee0 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7fd93dca9b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72230_0 .net "BYPASS", 0 0, o0x7fd93dca9b28;  0 drivers
o0x7fd93dca9b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1f72310_0 .net "DYNAMICDELAY", 7 0, o0x7fd93dca9b58;  0 drivers
o0x7fd93dca9b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f723f0_0 .net "EXTFEEDBACK", 0 0, o0x7fd93dca9b88;  0 drivers
o0x7fd93dca9bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72490_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd93dca9bb8;  0 drivers
o0x7fd93dca9be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72550_0 .net "LOCK", 0 0, o0x7fd93dca9be8;  0 drivers
o0x7fd93dca9c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72610_0 .net "PACKAGEPIN", 0 0, o0x7fd93dca9c18;  0 drivers
o0x7fd93dca9c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f726d0_0 .net "PLLOUTCOREA", 0 0, o0x7fd93dca9c48;  0 drivers
o0x7fd93dca9c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72790_0 .net "PLLOUTCOREB", 0 0, o0x7fd93dca9c78;  0 drivers
o0x7fd93dca9ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72850_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd93dca9ca8;  0 drivers
o0x7fd93dca9cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72910_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd93dca9cd8;  0 drivers
o0x7fd93dca9d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f729d0_0 .net "RESETB", 0 0, o0x7fd93dca9d08;  0 drivers
o0x7fd93dca9d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72a90_0 .net "SCLK", 0 0, o0x7fd93dca9d38;  0 drivers
o0x7fd93dca9d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72b50_0 .net "SDI", 0 0, o0x7fd93dca9d68;  0 drivers
o0x7fd93dca9d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72c10_0 .net "SDO", 0 0, o0x7fd93dca9d98;  0 drivers
S_0x1f42830 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1e865c0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x1e86600 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x1e86640 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x1e86680 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x1e866c0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x1e86700 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x1e86740 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x1e86780 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x1e867c0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x1e86800 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x1e86840 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x1e86880 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x1e868c0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x1e86900 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x1e86940 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7fd93dcaa068 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f72f10_0 .net "BYPASS", 0 0, o0x7fd93dcaa068;  0 drivers
o0x7fd93dcaa098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1f72ff0_0 .net "DYNAMICDELAY", 7 0, o0x7fd93dcaa098;  0 drivers
o0x7fd93dcaa0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f730d0_0 .net "EXTFEEDBACK", 0 0, o0x7fd93dcaa0c8;  0 drivers
o0x7fd93dcaa0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73170_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd93dcaa0f8;  0 drivers
o0x7fd93dcaa128 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73230_0 .net "LOCK", 0 0, o0x7fd93dcaa128;  0 drivers
o0x7fd93dcaa158 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f732f0_0 .net "PACKAGEPIN", 0 0, o0x7fd93dcaa158;  0 drivers
o0x7fd93dcaa188 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f733b0_0 .net "PLLOUTCOREA", 0 0, o0x7fd93dcaa188;  0 drivers
o0x7fd93dcaa1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73470_0 .net "PLLOUTCOREB", 0 0, o0x7fd93dcaa1b8;  0 drivers
o0x7fd93dcaa1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73530_0 .net "PLLOUTGLOBALA", 0 0, o0x7fd93dcaa1e8;  0 drivers
o0x7fd93dcaa218 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f735f0_0 .net "PLLOUTGLOBALB", 0 0, o0x7fd93dcaa218;  0 drivers
o0x7fd93dcaa248 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f736b0_0 .net "RESETB", 0 0, o0x7fd93dcaa248;  0 drivers
o0x7fd93dcaa278 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73770_0 .net "SCLK", 0 0, o0x7fd93dcaa278;  0 drivers
o0x7fd93dcaa2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73830_0 .net "SDI", 0 0, o0x7fd93dcaa2a8;  0 drivers
o0x7fd93dcaa2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f738f0_0 .net "SDO", 0 0, o0x7fd93dcaa2d8;  0 drivers
S_0x1f423f0 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1e2c920 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x1e2c960 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x1e2c9a0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x1e2c9e0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x1e2ca20 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x1e2ca60 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x1e2caa0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x1e2cae0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x1e2cb20 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x1e2cb60 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x1e2cba0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x1e2cbe0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x1e2cc20 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x1e2cc60 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7fd93dcaa5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73bf0_0 .net "BYPASS", 0 0, o0x7fd93dcaa5a8;  0 drivers
o0x7fd93dcaa5d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1f73cd0_0 .net "DYNAMICDELAY", 7 0, o0x7fd93dcaa5d8;  0 drivers
o0x7fd93dcaa608 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73db0_0 .net "EXTFEEDBACK", 0 0, o0x7fd93dcaa608;  0 drivers
o0x7fd93dcaa638 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73e50_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd93dcaa638;  0 drivers
o0x7fd93dcaa668 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73f10_0 .net "LOCK", 0 0, o0x7fd93dcaa668;  0 drivers
o0x7fd93dcaa698 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f73fd0_0 .net "PLLOUTCORE", 0 0, o0x7fd93dcaa698;  0 drivers
o0x7fd93dcaa6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74090_0 .net "PLLOUTGLOBAL", 0 0, o0x7fd93dcaa6c8;  0 drivers
o0x7fd93dcaa6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74150_0 .net "REFERENCECLK", 0 0, o0x7fd93dcaa6f8;  0 drivers
o0x7fd93dcaa728 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74210_0 .net "RESETB", 0 0, o0x7fd93dcaa728;  0 drivers
o0x7fd93dcaa758 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f742d0_0 .net "SCLK", 0 0, o0x7fd93dcaa758;  0 drivers
o0x7fd93dcaa788 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74390_0 .net "SDI", 0 0, o0x7fd93dcaa788;  0 drivers
o0x7fd93dcaa7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74450_0 .net "SDO", 0 0, o0x7fd93dcaa7b8;  0 drivers
S_0x1f2f2a0 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1e2f8d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x1e2f910 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x1e2f950 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x1e2f990 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x1e2f9d0 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x1e2fa10 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x1e2fa50 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x1e2fa90 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x1e2fad0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x1e2fb10 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x1e2fb50 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x1e2fb90 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x1e2fbd0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x1e2fc10 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7fd93dcaaa28 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74690_0 .net "BYPASS", 0 0, o0x7fd93dcaaa28;  0 drivers
o0x7fd93dcaaa58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1f74770_0 .net "DYNAMICDELAY", 7 0, o0x7fd93dcaaa58;  0 drivers
o0x7fd93dcaaa88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74850_0 .net "EXTFEEDBACK", 0 0, o0x7fd93dcaaa88;  0 drivers
o0x7fd93dcaaab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f748f0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fd93dcaaab8;  0 drivers
o0x7fd93dcaaae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f749b0_0 .net "LOCK", 0 0, o0x7fd93dcaaae8;  0 drivers
o0x7fd93dcaab18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74a70_0 .net "PACKAGEPIN", 0 0, o0x7fd93dcaab18;  0 drivers
o0x7fd93dcaab48 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74b30_0 .net "PLLOUTCORE", 0 0, o0x7fd93dcaab48;  0 drivers
o0x7fd93dcaab78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74bf0_0 .net "PLLOUTGLOBAL", 0 0, o0x7fd93dcaab78;  0 drivers
o0x7fd93dcaaba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74cb0_0 .net "RESETB", 0 0, o0x7fd93dcaaba8;  0 drivers
o0x7fd93dcaabd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74d70_0 .net "SCLK", 0 0, o0x7fd93dcaabd8;  0 drivers
o0x7fd93dcaac08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74e30_0 .net "SDI", 0 0, o0x7fd93dcaac08;  0 drivers
o0x7fd93dcaac38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f74ef0_0 .net "SDO", 0 0, o0x7fd93dcaac38;  0 drivers
S_0x1f2ebf0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f53f30 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f53f70 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f53fb0 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f53ff0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54030 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54070 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f540b0 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f540f0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54130 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54170 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f541b0 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f541f0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54230 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54270 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f542b0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f542f0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54330 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x1f54370 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7fd93dcab3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9afc0 .functor NOT 1, o0x7fd93dcab3b8, C4<0>, C4<0>, C4<0>;
o0x7fd93dcaaea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f788e0_0 .net "MASK", 15 0, o0x7fd93dcaaea8;  0 drivers
o0x7fd93dcaaed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f789c0_0 .net "RADDR", 10 0, o0x7fd93dcaaed8;  0 drivers
o0x7fd93dcaaf38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f78a90_0 .net "RCLKE", 0 0, o0x7fd93dcaaf38;  0 drivers
v0x1f78b90_0 .net "RCLKN", 0 0, o0x7fd93dcab3b8;  0 drivers
v0x1f78c30_0 .net "RDATA", 15 0, L_0x1f9af00;  1 drivers
o0x7fd93dcaafc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f78cd0_0 .net "RE", 0 0, o0x7fd93dcaafc8;  0 drivers
o0x7fd93dcab028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f78da0_0 .net "WADDR", 10 0, o0x7fd93dcab028;  0 drivers
o0x7fd93dcab058 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f78e70_0 .net "WCLK", 0 0, o0x7fd93dcab058;  0 drivers
o0x7fd93dcab088 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f78f40_0 .net "WCLKE", 0 0, o0x7fd93dcab088;  0 drivers
o0x7fd93dcab0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f79010_0 .net "WDATA", 15 0, o0x7fd93dcab0b8;  0 drivers
o0x7fd93dcab118 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f790e0_0 .net "WE", 0 0, o0x7fd93dcab118;  0 drivers
S_0x1f75130 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x1f2ebf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f752d0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75310 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75350 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75390 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f753d0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75410 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75450 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75490 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f754d0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75510 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75550 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75590 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f755d0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75610 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75650 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f75690 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f756d0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1f75710 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1f777d0_0 .net "MASK", 15 0, o0x7fd93dcaaea8;  alias, 0 drivers
v0x1f77890_0 .net "RADDR", 10 0, o0x7fd93dcaaed8;  alias, 0 drivers
v0x1f77970_0 .net "RCLK", 0 0, L_0x1f9afc0;  1 drivers
v0x1f77a40_0 .net "RCLKE", 0 0, o0x7fd93dcaaf38;  alias, 0 drivers
v0x1f77b00_0 .net "RDATA", 15 0, L_0x1f9af00;  alias, 1 drivers
v0x1f77c30_0 .var "RDATA_I", 15 0;
v0x1f77d10_0 .net "RE", 0 0, o0x7fd93dcaafc8;  alias, 0 drivers
L_0x7fd93dc5d1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f77dd0_0 .net "RMASK_I", 15 0, L_0x7fd93dc5d1c8;  1 drivers
v0x1f77eb0_0 .net "WADDR", 10 0, o0x7fd93dcab028;  alias, 0 drivers
v0x1f77f90_0 .net "WCLK", 0 0, o0x7fd93dcab058;  alias, 0 drivers
v0x1f78050_0 .net "WCLKE", 0 0, o0x7fd93dcab088;  alias, 0 drivers
v0x1f78110_0 .net "WDATA", 15 0, o0x7fd93dcab0b8;  alias, 0 drivers
v0x1f781f0_0 .net "WDATA_I", 15 0, L_0x1f9ae40;  1 drivers
v0x1f782d0_0 .net "WE", 0 0, o0x7fd93dcab118;  alias, 0 drivers
v0x1f78390_0 .net "WMASK_I", 15 0, L_0x1f8ad70;  1 drivers
v0x1f78470_0 .var/i "i", 31 0;
v0x1f78550 .array "memory", 255 0, 15 0;
E_0x1f76f40 .event posedge, v0x1f77970_0;
E_0x1f76fc0 .event posedge, v0x1f77f90_0;
S_0x1f77020 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1f75130;
 .timescale 0 0;
L_0x1f8ad70 .functor BUFZ 16, o0x7fd93dcaaea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f77210 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1f75130;
 .timescale 0 0;
S_0x1f77400 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1f75130;
 .timescale 0 0;
L_0x1f9ae40 .functor BUFZ 16, o0x7fd93dcab0b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f77600 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1f75130;
 .timescale 0 0;
L_0x1f9af00 .functor BUFZ 16, v0x1f77c30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f2fa40 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f547d0 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54810 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54850 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54890 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f548d0 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54910 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54950 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54990 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f549d0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54a10 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54a50 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54a90 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54ad0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54b10 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54b50 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54b90 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54bd0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x1f54c10 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7fd93dcabb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9b2d0 .functor NOT 1, o0x7fd93dcabb08, C4<0>, C4<0>, C4<0>;
o0x7fd93dcabb38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9b370 .functor NOT 1, o0x7fd93dcabb38, C4<0>, C4<0>, C4<0>;
o0x7fd93dcab5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f7ca30_0 .net "MASK", 15 0, o0x7fd93dcab5f8;  0 drivers
o0x7fd93dcab628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f7cb10_0 .net "RADDR", 10 0, o0x7fd93dcab628;  0 drivers
o0x7fd93dcab688 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7cbe0_0 .net "RCLKE", 0 0, o0x7fd93dcab688;  0 drivers
v0x1f7cce0_0 .net "RCLKN", 0 0, o0x7fd93dcabb08;  0 drivers
v0x1f7cd80_0 .net "RDATA", 15 0, L_0x1f9b210;  1 drivers
o0x7fd93dcab718 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7ce20_0 .net "RE", 0 0, o0x7fd93dcab718;  0 drivers
o0x7fd93dcab778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f7cef0_0 .net "WADDR", 10 0, o0x7fd93dcab778;  0 drivers
o0x7fd93dcab7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7cfc0_0 .net "WCLKE", 0 0, o0x7fd93dcab7d8;  0 drivers
v0x1f7d090_0 .net "WCLKN", 0 0, o0x7fd93dcabb38;  0 drivers
o0x7fd93dcab808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f7d130_0 .net "WDATA", 15 0, o0x7fd93dcab808;  0 drivers
o0x7fd93dcab868 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f7d200_0 .net "WE", 0 0, o0x7fd93dcab868;  0 drivers
S_0x1f79250 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x1f2fa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f793f0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79430 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79470 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f794b0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f794f0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79530 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79570 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f795b0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f795f0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79630 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79670 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f796b0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f796f0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79730 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f79770 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f797b0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f797f0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1f79830 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1f7b920_0 .net "MASK", 15 0, o0x7fd93dcab5f8;  alias, 0 drivers
v0x1f7b9e0_0 .net "RADDR", 10 0, o0x7fd93dcab628;  alias, 0 drivers
v0x1f7bac0_0 .net "RCLK", 0 0, L_0x1f9b2d0;  1 drivers
v0x1f7bb90_0 .net "RCLKE", 0 0, o0x7fd93dcab688;  alias, 0 drivers
v0x1f7bc50_0 .net "RDATA", 15 0, L_0x1f9b210;  alias, 1 drivers
v0x1f7bd80_0 .var "RDATA_I", 15 0;
v0x1f7be60_0 .net "RE", 0 0, o0x7fd93dcab718;  alias, 0 drivers
L_0x7fd93dc5d210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f7bf20_0 .net "RMASK_I", 15 0, L_0x7fd93dc5d210;  1 drivers
v0x1f7c000_0 .net "WADDR", 10 0, o0x7fd93dcab778;  alias, 0 drivers
v0x1f7c0e0_0 .net "WCLK", 0 0, L_0x1f9b370;  1 drivers
v0x1f7c1a0_0 .net "WCLKE", 0 0, o0x7fd93dcab7d8;  alias, 0 drivers
v0x1f7c260_0 .net "WDATA", 15 0, o0x7fd93dcab808;  alias, 0 drivers
v0x1f7c340_0 .net "WDATA_I", 15 0, L_0x1f9b120;  1 drivers
v0x1f7c420_0 .net "WE", 0 0, o0x7fd93dcab868;  alias, 0 drivers
v0x1f7c4e0_0 .net "WMASK_I", 15 0, L_0x1f9b030;  1 drivers
v0x1f7c5c0_0 .var/i "i", 31 0;
v0x1f7c6a0 .array "memory", 255 0, 15 0;
E_0x1f7b090 .event posedge, v0x1f7bac0_0;
E_0x1f7b110 .event posedge, v0x1f7c0e0_0;
S_0x1f7b170 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1f79250;
 .timescale 0 0;
L_0x1f9b030 .functor BUFZ 16, o0x7fd93dcab5f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f7b360 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1f79250;
 .timescale 0 0;
S_0x1f7b550 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1f79250;
 .timescale 0 0;
L_0x1f9b120 .functor BUFZ 16, o0x7fd93dcab808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f7b750 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1f79250;
 .timescale 0 0;
L_0x1f9b210 .functor BUFZ 16, v0x1f7bd80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1e307f0 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f54c60 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54ca0 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54ce0 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54d20 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54d60 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54da0 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54de0 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54e20 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54e60 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54ea0 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54ee0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54f20 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54f60 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54fa0 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f54fe0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f55020 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f55060 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x1f550a0 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7fd93dcac288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9b690 .functor NOT 1, o0x7fd93dcac288, C4<0>, C4<0>, C4<0>;
o0x7fd93dcabd78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f80b90_0 .net "MASK", 15 0, o0x7fd93dcabd78;  0 drivers
o0x7fd93dcabda8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f80c70_0 .net "RADDR", 10 0, o0x7fd93dcabda8;  0 drivers
o0x7fd93dcabdd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f80d40_0 .net "RCLK", 0 0, o0x7fd93dcabdd8;  0 drivers
o0x7fd93dcabe08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f80e40_0 .net "RCLKE", 0 0, o0x7fd93dcabe08;  0 drivers
v0x1f80f10_0 .net "RDATA", 15 0, L_0x1f9b5d0;  1 drivers
o0x7fd93dcabe98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f80fb0_0 .net "RE", 0 0, o0x7fd93dcabe98;  0 drivers
o0x7fd93dcabef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1f81080_0 .net "WADDR", 10 0, o0x7fd93dcabef8;  0 drivers
o0x7fd93dcabf58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f81150_0 .net "WCLKE", 0 0, o0x7fd93dcabf58;  0 drivers
v0x1f81220_0 .net "WCLKN", 0 0, o0x7fd93dcac288;  0 drivers
o0x7fd93dcabf88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f812c0_0 .net "WDATA", 15 0, o0x7fd93dcabf88;  0 drivers
o0x7fd93dcabfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f81390_0 .net "WE", 0 0, o0x7fd93dcabfe8;  0 drivers
S_0x1f7d3b0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x1e307f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1f7d550 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d590 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d5d0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d610 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d650 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d690 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d6d0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d710 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d750 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d790 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d7d0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d810 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d850 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d890 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d8d0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d910 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1f7d950 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1f7d990 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1f7fa80_0 .net "MASK", 15 0, o0x7fd93dcabd78;  alias, 0 drivers
v0x1f7fb40_0 .net "RADDR", 10 0, o0x7fd93dcabda8;  alias, 0 drivers
v0x1f7fc20_0 .net "RCLK", 0 0, o0x7fd93dcabdd8;  alias, 0 drivers
v0x1f7fcf0_0 .net "RCLKE", 0 0, o0x7fd93dcabe08;  alias, 0 drivers
v0x1f7fdb0_0 .net "RDATA", 15 0, L_0x1f9b5d0;  alias, 1 drivers
v0x1f7fee0_0 .var "RDATA_I", 15 0;
v0x1f7ffc0_0 .net "RE", 0 0, o0x7fd93dcabe98;  alias, 0 drivers
L_0x7fd93dc5d258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f80080_0 .net "RMASK_I", 15 0, L_0x7fd93dc5d258;  1 drivers
v0x1f80160_0 .net "WADDR", 10 0, o0x7fd93dcabef8;  alias, 0 drivers
v0x1f80240_0 .net "WCLK", 0 0, L_0x1f9b690;  1 drivers
v0x1f80300_0 .net "WCLKE", 0 0, o0x7fd93dcabf58;  alias, 0 drivers
v0x1f803c0_0 .net "WDATA", 15 0, o0x7fd93dcabf88;  alias, 0 drivers
v0x1f804a0_0 .net "WDATA_I", 15 0, L_0x1f9b530;  1 drivers
v0x1f80580_0 .net "WE", 0 0, o0x7fd93dcabfe8;  alias, 0 drivers
v0x1f80640_0 .net "WMASK_I", 15 0, L_0x1f9b440;  1 drivers
v0x1f80720_0 .var/i "i", 31 0;
v0x1f80800 .array "memory", 255 0, 15 0;
E_0x1f7f1f0 .event posedge, v0x1f7fc20_0;
E_0x1f7f270 .event posedge, v0x1f80240_0;
S_0x1f7f2d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1f7d3b0;
 .timescale 0 0;
L_0x1f9b440 .functor BUFZ 16, o0x7fd93dcabd78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f7f4c0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1f7d3b0;
 .timescale 0 0;
S_0x1f7f6b0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1f7d3b0;
 .timescale 0 0;
L_0x1f9b530 .functor BUFZ 16, o0x7fd93dcabf88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1f7f8b0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1f7d3b0;
 .timescale 0 0;
L_0x1f9b5d0 .functor BUFZ 16, v0x1f7fee0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1e34310 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7fd93dcac4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f81500_0 .net "BOOT", 0 0, o0x7fd93dcac4c8;  0 drivers
o0x7fd93dcac4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f815e0_0 .net "S0", 0 0, o0x7fd93dcac4f8;  0 drivers
o0x7fd93dcac528 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f816a0_0 .net "S1", 0 0, o0x7fd93dcac528;  0 drivers
S_0x1e25d20 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0x1f84790_0 .var "cin", 0 0;
v0x1f848a0_0 .net "cout", 0 0, v0x1f83c20_0;  1 drivers
v0x1f849b0_0 .var "inA", 3 0;
v0x1f84a50_0 .var "inB", 3 0;
v0x1f84af0_0 .net "outS", 3 0, L_0x1f9c800;  1 drivers
S_0x1f817f0 .scope module, "adder" "full_adder_4bit" 3 10, 4 1 0, S_0x1e25d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f83fd0_0 .net "a", 3 0, v0x1f849b0_0;  1 drivers
v0x1f840d0_0 .net "b", 3 0, v0x1f84a50_0;  1 drivers
v0x1f841b0_0 .net "cin", 0 0, v0x1f84790_0;  1 drivers
v0x1f84280_0 .net "cout", 0 0, v0x1f83c20_0;  alias, 1 drivers
v0x1f84350_0 .net "n1", 0 0, L_0x1f9bb60;  1 drivers
v0x1f84490_0 .net "n2", 0 0, v0x1f82970_0;  1 drivers
v0x1f84580_0 .net "n3", 0 0, L_0x1f9c310;  1 drivers
v0x1f84670_0 .net "s", 3 0, L_0x1f9c800;  alias, 1 drivers
L_0x1f9bc20 .part v0x1f849b0_0, 0, 1;
L_0x1f9bd10 .part v0x1f84a50_0, 0, 1;
L_0x1f9be00 .part v0x1f849b0_0, 1, 1;
L_0x1f9bea0 .part v0x1f84a50_0, 1, 1;
L_0x1f9c3d0 .part v0x1f849b0_0, 2, 1;
L_0x1f9c500 .part v0x1f84a50_0, 2, 1;
L_0x1f9c670 .part v0x1f849b0_0, 3, 1;
L_0x1f9c710 .part v0x1f84a50_0, 3, 1;
L_0x1f9c800 .concat8 [ 1 1 1 1], L_0x1f9b970, v0x1f82bc0_0, L_0x1f9c120, v0x1f83e70_0;
S_0x1f81a20 .scope module, "f1" "full_adder_c" 4 5, 5 1 0, S_0x1f817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
L_0x1f9b730 .functor XOR 1, L_0x1f9bc20, L_0x1f9bd10, C4<0>, C4<0>;
L_0x1f9b830 .functor AND 1, L_0x1f9bc20, L_0x1f9bd10, C4<1>, C4<1>;
L_0x1f9b970 .functor XOR 1, L_0x1f9b730, v0x1f84790_0, C4<0>, C4<0>;
L_0x1f9ba30 .functor AND 1, L_0x1f9b730, v0x1f84790_0, C4<1>, C4<1>;
L_0x1f9bb60 .functor OR 1, L_0x1f9b830, L_0x1f9ba30, C4<0>, C4<0>;
v0x1f81cc0_0 .net *"_s6", 0 0, L_0x1f9ba30;  1 drivers
v0x1f81dc0_0 .net "a", 0 0, L_0x1f9bc20;  1 drivers
v0x1f81e80_0 .net "b", 0 0, L_0x1f9bd10;  1 drivers
v0x1f81f50_0 .net "cin", 0 0, v0x1f84790_0;  alias, 1 drivers
v0x1f82010_0 .net "cout", 0 0, L_0x1f9bb60;  alias, 1 drivers
v0x1f82120_0 .net "g", 0 0, L_0x1f9b830;  1 drivers
v0x1f821e0_0 .net "p", 0 0, L_0x1f9b730;  1 drivers
v0x1f822a0_0 .net "s", 0 0, L_0x1f9b970;  1 drivers
S_0x1f82400 .scope module, "f2" "full_adder_b" 4 6, 5 15 0, S_0x1f817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f826d0_0 .net "a", 0 0, L_0x1f9be00;  1 drivers
v0x1f827b0_0 .net "b", 0 0, L_0x1f9bea0;  1 drivers
v0x1f82870_0 .net "cin", 0 0, L_0x1f9bb60;  alias, 1 drivers
v0x1f82970_0 .var "cout", 0 0;
v0x1f82a10_0 .var "g", 0 0;
v0x1f82b00_0 .var "p", 0 0;
v0x1f82bc0_0 .var "s", 0 0;
E_0x1f82670 .event edge, v0x1f82010_0, v0x1f827b0_0, v0x1f826d0_0;
S_0x1f82d20 .scope module, "f3" "full_adder_c" 4 7, 5 1 0, S_0x1f817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
L_0x1f9bf70 .functor XOR 1, L_0x1f9c3d0, L_0x1f9c500, C4<0>, C4<0>;
L_0x1f9bfe0 .functor AND 1, L_0x1f9c3d0, L_0x1f9c500, C4<1>, C4<1>;
L_0x1f9c120 .functor XOR 1, L_0x1f9bf70, v0x1f82970_0, C4<0>, C4<0>;
L_0x1f9c1e0 .functor AND 1, L_0x1f9bf70, v0x1f82970_0, C4<1>, C4<1>;
L_0x1f9c310 .functor OR 1, L_0x1f9bfe0, L_0x1f9c1e0, C4<0>, C4<0>;
v0x1f82fa0_0 .net *"_s6", 0 0, L_0x1f9c1e0;  1 drivers
v0x1f83080_0 .net "a", 0 0, L_0x1f9c3d0;  1 drivers
v0x1f83140_0 .net "b", 0 0, L_0x1f9c500;  1 drivers
v0x1f83210_0 .net "cin", 0 0, v0x1f82970_0;  alias, 1 drivers
v0x1f832e0_0 .net "cout", 0 0, L_0x1f9c310;  alias, 1 drivers
v0x1f833d0_0 .net "g", 0 0, L_0x1f9bfe0;  1 drivers
v0x1f83490_0 .net "p", 0 0, L_0x1f9bf70;  1 drivers
v0x1f83550_0 .net "s", 0 0, L_0x1f9c120;  1 drivers
S_0x1f836b0 .scope module, "f4" "full_adder_b" 4 8, 5 15 0, S_0x1f817f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f83980_0 .net "a", 0 0, L_0x1f9c670;  1 drivers
v0x1f83a60_0 .net "b", 0 0, L_0x1f9c710;  1 drivers
v0x1f83b20_0 .net "cin", 0 0, L_0x1f9c310;  alias, 1 drivers
v0x1f83c20_0 .var "cout", 0 0;
v0x1f83cc0_0 .var "g", 0 0;
v0x1f83db0_0 .var "p", 0 0;
v0x1f83e70_0 .var "s", 0 0;
E_0x1f83900 .event edge, v0x1f832e0_0, v0x1f83a60_0, v0x1f83980_0;
S_0x1e25ea0 .scope module, "top" "top" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PIN_1"
    .port_info 1 /INPUT 1 "PIN_2"
    .port_info 2 /INPUT 1 "PIN_3"
    .port_info 3 /INPUT 1 "PIN_4"
    .port_info 4 /INPUT 1 "PIN_5"
    .port_info 5 /INPUT 1 "PIN_6"
    .port_info 6 /INPUT 1 "PIN_7"
    .port_info 7 /INPUT 1 "PIN_8"
    .port_info 8 /OUTPUT 1 "PIN_9"
    .port_info 9 /OUTPUT 1 "PIN_10"
    .port_info 10 /OUTPUT 1 "PIN_11"
    .port_info 11 /OUTPUT 1 "PIN_12"
    .port_info 12 /OUTPUT 1 "PIN_13"
o0x7fd93dcad938 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x1f9dfd0 .functor BUFZ 4, o0x7fd93dcad938, C4<0000>, C4<0000>, C4<0000>;
L_0x1f9e470 .functor BUFZ 4, L_0x1f9d960, C4<0000>, C4<0000>, C4<0000>;
o0x7fd93dcadb48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f9e4e0 .functor BUFZ 1, o0x7fd93dcadb48, C4<0>, C4<0>, C4<0>;
o0x7fd93dcada88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f87b20_0 .net "PIN_1", 0 0, o0x7fd93dcada88;  0 drivers
v0x1f87c00_0 .net "PIN_10", 0 0, L_0x1f9e180;  1 drivers
v0x1f87cc0_0 .net "PIN_11", 0 0, L_0x1f9e220;  1 drivers
v0x1f87d60_0 .net "PIN_12", 0 0, L_0x1f9e310;  1 drivers
v0x1f87e20_0 .net "PIN_13", 0 0, o0x7fd93dcadb48;  0 drivers
o0x7fd93dcadb78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f87f30_0 .net "PIN_2", 0 0, o0x7fd93dcadb78;  0 drivers
o0x7fd93dcadba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f87ff0_0 .net "PIN_3", 0 0, o0x7fd93dcadba8;  0 drivers
o0x7fd93dcadbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f880b0_0 .net "PIN_4", 0 0, o0x7fd93dcadbd8;  0 drivers
v0x1f88170_0 .net "PIN_5", 0 0, L_0x1f9db80;  1 drivers
v0x1f882c0_0 .net "PIN_6", 0 0, L_0x1f9dc80;  1 drivers
v0x1f88380_0 .net "PIN_7", 0 0, L_0x1f9dda0;  1 drivers
v0x1f88440_0 .net "PIN_8", 0 0, L_0x1f9de70;  1 drivers
v0x1f88500_0 .net "PIN_9", 0 0, L_0x1f9e040;  1 drivers
v0x1f885c0_0 .net *"_s15", 3 0, L_0x1f9e470;  1 drivers
v0x1f886a0_0 .net *"_s8", 3 0, L_0x1f9dfd0;  1 drivers
L_0x7fd93dc5d2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f88780_0 .net "cin", 0 0, L_0x7fd93dc5d2a0;  1 drivers
RS_0x7fd93dcad758 .resolv tri, v0x1f86fb0_0, L_0x1f9e4e0;
v0x1f88820_0 .net8 "cout", 0 0, RS_0x7fd93dcad758;  2 drivers
v0x1f88a20_0 .net "inA", 3 0, L_0x1f9da50;  1 drivers
v0x1f88ae0_0 .net "inB", 3 0, o0x7fd93dcad938;  0 drivers
v0x1f88b80_0 .net "outS", 3 0, L_0x1f9d960;  1 drivers
L_0x1f9da50 .concat [ 1 1 1 1], o0x7fd93dcadbd8, o0x7fd93dcadba8, o0x7fd93dcadb78, o0x7fd93dcada88;
L_0x1f9db80 .part L_0x1f9dfd0, 3, 1;
L_0x1f9dc80 .part L_0x1f9dfd0, 2, 1;
L_0x1f9dda0 .part L_0x1f9dfd0, 1, 1;
L_0x1f9de70 .part L_0x1f9dfd0, 0, 1;
L_0x1f9e040 .part L_0x1f9e470, 3, 1;
L_0x1f9e180 .part L_0x1f9e470, 2, 1;
L_0x1f9e220 .part L_0x1f9e470, 1, 1;
L_0x1f9e310 .part L_0x1f9e470, 0, 1;
S_0x1f84be0 .scope module, "adder" "full_adder_4bit" 6 8, 4 1 0, S_0x1e25ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f87360_0 .net "a", 3 0, L_0x1f9da50;  alias, 1 drivers
v0x1f87460_0 .net "b", 3 0, o0x7fd93dcad938;  alias, 0 drivers
v0x1f87540_0 .net "cin", 0 0, L_0x7fd93dc5d2a0;  alias, 1 drivers
v0x1f87610_0 .net8 "cout", 0 0, RS_0x7fd93dcad758;  alias, 2 drivers
v0x1f876e0_0 .net "n1", 0 0, L_0x1f9ccc0;  1 drivers
v0x1f87820_0 .net "n2", 0 0, v0x1f85d00_0;  1 drivers
v0x1f87910_0 .net "n3", 0 0, L_0x1f9d470;  1 drivers
v0x1f87a00_0 .net "s", 3 0, L_0x1f9d960;  alias, 1 drivers
L_0x1f9cd80 .part L_0x1f9da50, 0, 1;
L_0x1f9ce70 .part o0x7fd93dcad938, 0, 1;
L_0x1f9cf60 .part L_0x1f9da50, 1, 1;
L_0x1f9d000 .part o0x7fd93dcad938, 1, 1;
L_0x1f9d530 .part L_0x1f9da50, 2, 1;
L_0x1f9d660 .part o0x7fd93dcad938, 2, 1;
L_0x1f9d7d0 .part L_0x1f9da50, 3, 1;
L_0x1f9d870 .part o0x7fd93dcad938, 3, 1;
L_0x1f9d960 .concat8 [ 1 1 1 1], L_0x1f9cad0, v0x1f85f50_0, L_0x1f9d280, v0x1f87200_0;
S_0x1f84e30 .scope module, "f1" "full_adder_c" 4 5, 5 1 0, S_0x1f84be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
L_0x1f9c8f0 .functor XOR 1, L_0x1f9cd80, L_0x1f9ce70, C4<0>, C4<0>;
L_0x1f9c990 .functor AND 1, L_0x1f9cd80, L_0x1f9ce70, C4<1>, C4<1>;
L_0x1f9cad0 .functor XOR 1, L_0x1f9c8f0, L_0x7fd93dc5d2a0, C4<0>, C4<0>;
L_0x1f9cb90 .functor AND 1, L_0x1f9c8f0, L_0x7fd93dc5d2a0, C4<1>, C4<1>;
L_0x1f9ccc0 .functor OR 1, L_0x1f9c990, L_0x1f9cb90, C4<0>, C4<0>;
v0x1f85080_0 .net *"_s6", 0 0, L_0x1f9cb90;  1 drivers
v0x1f85180_0 .net "a", 0 0, L_0x1f9cd80;  1 drivers
v0x1f85240_0 .net "b", 0 0, L_0x1f9ce70;  1 drivers
v0x1f852e0_0 .net "cin", 0 0, L_0x7fd93dc5d2a0;  alias, 1 drivers
v0x1f853a0_0 .net "cout", 0 0, L_0x1f9ccc0;  alias, 1 drivers
v0x1f854b0_0 .net "g", 0 0, L_0x1f9c990;  1 drivers
v0x1f85570_0 .net "p", 0 0, L_0x1f9c8f0;  1 drivers
v0x1f85630_0 .net "s", 0 0, L_0x1f9cad0;  1 drivers
S_0x1f85790 .scope module, "f2" "full_adder_b" 4 6, 5 15 0, S_0x1f84be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f85a60_0 .net "a", 0 0, L_0x1f9cf60;  1 drivers
v0x1f85b40_0 .net "b", 0 0, L_0x1f9d000;  1 drivers
v0x1f85c00_0 .net "cin", 0 0, L_0x1f9ccc0;  alias, 1 drivers
v0x1f85d00_0 .var "cout", 0 0;
v0x1f85da0_0 .var "g", 0 0;
v0x1f85e90_0 .var "p", 0 0;
v0x1f85f50_0 .var "s", 0 0;
E_0x1f85a00 .event edge, v0x1f853a0_0, v0x1f85b40_0, v0x1f85a60_0;
S_0x1f860b0 .scope module, "f3" "full_adder_c" 4 7, 5 1 0, S_0x1f84be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
L_0x1f9d0d0 .functor XOR 1, L_0x1f9d530, L_0x1f9d660, C4<0>, C4<0>;
L_0x1f9d140 .functor AND 1, L_0x1f9d530, L_0x1f9d660, C4<1>, C4<1>;
L_0x1f9d280 .functor XOR 1, L_0x1f9d0d0, v0x1f85d00_0, C4<0>, C4<0>;
L_0x1f9d340 .functor AND 1, L_0x1f9d0d0, v0x1f85d00_0, C4<1>, C4<1>;
L_0x1f9d470 .functor OR 1, L_0x1f9d140, L_0x1f9d340, C4<0>, C4<0>;
v0x1f86330_0 .net *"_s6", 0 0, L_0x1f9d340;  1 drivers
v0x1f86410_0 .net "a", 0 0, L_0x1f9d530;  1 drivers
v0x1f864d0_0 .net "b", 0 0, L_0x1f9d660;  1 drivers
v0x1f865a0_0 .net "cin", 0 0, v0x1f85d00_0;  alias, 1 drivers
v0x1f86670_0 .net "cout", 0 0, L_0x1f9d470;  alias, 1 drivers
v0x1f86760_0 .net "g", 0 0, L_0x1f9d140;  1 drivers
v0x1f86820_0 .net "p", 0 0, L_0x1f9d0d0;  1 drivers
v0x1f868e0_0 .net "s", 0 0, L_0x1f9d280;  1 drivers
S_0x1f86a40 .scope module, "f4" "full_adder_b" 4 8, 5 15 0, S_0x1f84be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "cout"
v0x1f86d10_0 .net "a", 0 0, L_0x1f9d7d0;  1 drivers
v0x1f86df0_0 .net "b", 0 0, L_0x1f9d870;  1 drivers
v0x1f86eb0_0 .net "cin", 0 0, L_0x1f9d470;  alias, 1 drivers
v0x1f86fb0_0 .var "cout", 0 0;
v0x1f87050_0 .var "g", 0 0;
v0x1f87140_0 .var "p", 0 0;
v0x1f87200_0 .var "s", 0 0;
E_0x1f86c90 .event edge, v0x1f86670_0, v0x1f86df0_0, v0x1f86d10_0;
    .scope S_0x1f4e2f0;
T_0 ;
    %wait E_0x1e85240;
    %load/vec4 v0x1f02b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1f67330_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x1f67bd0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x1f67f30_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1f4e2f0;
T_1 ;
    %wait E_0x1e832b0;
    %load/vec4 v0x1f67330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f67f30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1f02b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1f67bd0_0;
    %assign/vec4 v0x1f67f30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f45870;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f689b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1f45870;
T_3 ;
    %wait E_0x1e85910;
    %load/vec4 v0x1f688f0_0;
    %assign/vec4 v0x1f689b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f53180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f68d30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1f53180;
T_5 ;
    %wait E_0x1e84dc0;
    %load/vec4 v0x1f68c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1f68bd0_0;
    %assign/vec4 v0x1f68d30_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f4dd60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f69130_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1f4dd60;
T_7 ;
    %wait E_0x1f68e70;
    %load/vec4 v0x1f691f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f69130_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f69090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1f68fd0_0;
    %assign/vec4 v0x1f69130_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f4d980;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f69610_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1f4d980;
T_9 ;
    %wait E_0x1f69350;
    %load/vec4 v0x1f696d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f69610_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f69570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1f694b0_0;
    %assign/vec4 v0x1f69610_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f4c5e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f69af0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1f4c5e0;
T_11 ;
    %wait E_0x1f69830;
    %load/vec4 v0x1f69a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f69bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f69af0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1f69990_0;
    %assign/vec4 v0x1f69af0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f51600;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6a020_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1f51600;
T_13 ;
    %wait E_0x1f69d60;
    %load/vec4 v0x1f69f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f6a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6a020_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1f69ec0_0;
    %assign/vec4 v0x1f6a020_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f51220;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6a4b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1f51220;
T_15 ;
    %wait E_0x1f6a290;
    %load/vec4 v0x1f6a3f0_0;
    %assign/vec4 v0x1f6a4b0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f4ff10;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6a870_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1f4ff10;
T_17 ;
    %wait E_0x1f6a5d0;
    %load/vec4 v0x1f6a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f6a710_0;
    %assign/vec4 v0x1f6a870_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f4fb30;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ac70_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1f4fb30;
T_19 ;
    %wait E_0x1f6a9b0;
    %load/vec4 v0x1f6ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6ac70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1f6abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1f6ab10_0;
    %assign/vec4 v0x1f6ac70_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f4c1d0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6b1a0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1f4c1d0;
T_21 ;
    %wait E_0x1f6aee0;
    %load/vec4 v0x1f6b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b1a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1f6b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1f6b040_0;
    %assign/vec4 v0x1f6b1a0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f4ebb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6b6d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1f4ebb0;
T_23 ;
    %wait E_0x1f6b410;
    %load/vec4 v0x1f6b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1f6b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b6d0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1f6b570_0;
    %assign/vec4 v0x1f6b6d0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f4e770;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6bc00_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1f4e770;
T_25 ;
    %wait E_0x1f6b940;
    %load/vec4 v0x1f6bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1f6bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6bc00_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1f6baa0_0;
    %assign/vec4 v0x1f6bc00_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f4b300;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6c090_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x1f4b300;
T_27 ;
    %wait E_0x1f6be70;
    %load/vec4 v0x1f6c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1f6bfd0_0;
    %assign/vec4 v0x1f6c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f4af60;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6c490_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1f4af60;
T_29 ;
    %wait E_0x1f6c270;
    %load/vec4 v0x1f6c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6c490_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1f6c3d0_0;
    %assign/vec4 v0x1f6c490_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f4ab60;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6c8c0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x1f4ab60;
T_31 ;
    %wait E_0x1f6c6a0;
    %load/vec4 v0x1f6c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6c8c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1f6c800_0;
    %assign/vec4 v0x1f6c8c0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f452e0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ccf0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1f452e0;
T_33 ;
    %wait E_0x1f6cad0;
    %load/vec4 v0x1f6cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6ccf0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1f6cc30_0;
    %assign/vec4 v0x1f6ccf0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f44f00;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6d120_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1f44f00;
T_35 ;
    %wait E_0x1f6cf00;
    %load/vec4 v0x1f6d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6d120_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1f6d060_0;
    %assign/vec4 v0x1f6d120_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f43bc0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6d550_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x1f43bc0;
T_37 ;
    %wait E_0x1f6d330;
    %load/vec4 v0x1f6d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6d550_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1f6d490_0;
    %assign/vec4 v0x1f6d550_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1f48b80;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6d980_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x1f48b80;
T_39 ;
    %wait E_0x1f6d760;
    %load/vec4 v0x1f6da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6d980_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1f6d8c0_0;
    %assign/vec4 v0x1f6d980_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1f487a0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ddb0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x1f487a0;
T_41 ;
    %wait E_0x1f6db90;
    %load/vec4 v0x1f6de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6ddb0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1f6dcf0_0;
    %assign/vec4 v0x1f6ddb0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1f6e960;
T_42 ;
    %wait E_0x1f6ec70;
    %load/vec4 v0x1f6ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1f6f3f0_0;
    %assign/vec4 v0x1f6f630_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1f6e960;
T_43 ;
    %wait E_0x1f6ec10;
    %load/vec4 v0x1f6ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1f6f3f0_0;
    %assign/vec4 v0x1f6f6f0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1f6e960;
T_44 ;
    %wait E_0x1f6eb30;
    %load/vec4 v0x1f6ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1f6ef20_0;
    %assign/vec4 v0x1f6f870_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1f6e960;
T_45 ;
    %wait E_0x1f6ebb0;
    %load/vec4 v0x1f6ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x1f6efe0_0;
    %assign/vec4 v0x1f6f930_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1f6e960;
T_46 ;
    %wait E_0x1f6eb30;
    %load/vec4 v0x1f6ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x1f6f330_0;
    %assign/vec4 v0x1f6fc80_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1f6e1c0;
T_47 ;
    %wait E_0x1f6e8d0;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x1f6f1b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0x1f6f630_0;
    %store/vec4 v0x1f6f4b0_0, 0, 1;
T_47.0 ;
    %load/vec4 v0x1f6f6f0_0;
    %store/vec4 v0x1f6f570_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1f6e1c0;
T_48 ;
    %wait E_0x1f6e870;
    %load/vec4 v0x1f6f270_0;
    %assign/vec4 v0x1f6fb00_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1f6e1c0;
T_49 ;
    %wait E_0x1f6e810;
    %load/vec4 v0x1f6fb00_0;
    %assign/vec4 v0x1f6fbc0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1f6e1c0;
T_50 ;
    %wait E_0x1f6e520;
    %load/vec4 v0x1f6fbc0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0x1f6f870_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0x1f6f930_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x1f6f7b0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1f75130;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f78470_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x1f78470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f78470_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1f78470_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
    %load/vec4 v0x1f78470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f78470_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x1f75130;
T_52 ;
    %wait E_0x1f76fc0;
    %load/vec4 v0x1f782d0_0;
    %load/vec4 v0x1f78050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 0, 4;
T_52.2 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.4 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.6 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.8 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.10 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.12 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.14 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.16 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.18 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.20 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.22 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.24 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.26 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.28 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.30 ;
    %load/vec4 v0x1f78390_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x1f781f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1f77eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f78550, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1f75130;
T_53 ;
    %wait E_0x1f76f40;
    %load/vec4 v0x1f77d10_0;
    %load/vec4 v0x1f77a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1f77890_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f78550, 4;
    %load/vec4 v0x1f77dd0_0;
    %inv;
    %and;
    %assign/vec4 v0x1f77c30_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1f79250;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f7c5c0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1f7c5c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f7c5c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1f7c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
    %load/vec4 v0x1f7c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f7c5c0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x1f79250;
T_55 ;
    %wait E_0x1f7b110;
    %load/vec4 v0x1f7c420_0;
    %load/vec4 v0x1f7c1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 0, 4;
T_55.2 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.4 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.6 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.8 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.10 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.12 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.14 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.16 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.18 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.20 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.22 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.24 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.26 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.28 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.30 ;
    %load/vec4 v0x1f7c4e0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0x1f7c340_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1f7c000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f7c6a0, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1f79250;
T_56 ;
    %wait E_0x1f7b090;
    %load/vec4 v0x1f7be60_0;
    %load/vec4 v0x1f7bb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x1f7b9e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f7c6a0, 4;
    %load/vec4 v0x1f7bf20_0;
    %inv;
    %and;
    %assign/vec4 v0x1f7bd80_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1f7d3b0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f80720_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x1f80720_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1f80720_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1f80720_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
    %load/vec4 v0x1f80720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f80720_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x1f7d3b0;
T_58 ;
    %wait E_0x1f7f270;
    %load/vec4 v0x1f80580_0;
    %load/vec4 v0x1f80300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 0, 4;
T_58.2 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.4 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.6 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.8 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.10 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.12 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.14 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.16 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.18 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.20 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.22 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.24 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.26 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.28 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.30 ;
    %load/vec4 v0x1f80640_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0x1f804a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1f80160_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f80800, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1f7d3b0;
T_59 ;
    %wait E_0x1f7f1f0;
    %load/vec4 v0x1f7ffc0_0;
    %load/vec4 v0x1f7fcf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x1f7fb40_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f80800, 4;
    %load/vec4 v0x1f80080_0;
    %inv;
    %and;
    %assign/vec4 v0x1f7fee0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1f82400;
T_60 ;
    %wait E_0x1f82670;
    %load/vec4 v0x1f826d0_0;
    %load/vec4 v0x1f827b0_0;
    %xor;
    %store/vec4 v0x1f82b00_0, 0, 1;
    %load/vec4 v0x1f826d0_0;
    %load/vec4 v0x1f827b0_0;
    %and;
    %store/vec4 v0x1f82a10_0, 0, 1;
    %load/vec4 v0x1f82b00_0;
    %load/vec4 v0x1f82870_0;
    %xor;
    %store/vec4 v0x1f82bc0_0, 0, 1;
    %load/vec4 v0x1f82a10_0;
    %load/vec4 v0x1f82b00_0;
    %load/vec4 v0x1f82870_0;
    %and;
    %or;
    %store/vec4 v0x1f82970_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1f836b0;
T_61 ;
    %wait E_0x1f83900;
    %load/vec4 v0x1f83980_0;
    %load/vec4 v0x1f83a60_0;
    %xor;
    %store/vec4 v0x1f83db0_0, 0, 1;
    %load/vec4 v0x1f83980_0;
    %load/vec4 v0x1f83a60_0;
    %and;
    %store/vec4 v0x1f83cc0_0, 0, 1;
    %load/vec4 v0x1f83db0_0;
    %load/vec4 v0x1f83b20_0;
    %xor;
    %store/vec4 v0x1f83e70_0, 0, 1;
    %load/vec4 v0x1f83cc0_0;
    %load/vec4 v0x1f83db0_0;
    %load/vec4 v0x1f83b20_0;
    %and;
    %or;
    %store/vec4 v0x1f83c20_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1e25d20;
T_62 ;
    %vpi_call 3 13 "$display", "a:\011b:\011cin:\011s:\011cout:" {0 0 0};
    %vpi_call 3 14 "$monitor", "%b\011%b\011%b\011%b\011%b", v0x1f849b0_0, v0x1f84a50_0, v0x1f84790_0, v0x1f84af0_0, v0x1f848a0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f849b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f84a50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f84790_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1f849b0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1f84a50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f84790_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x1e25d20;
T_63 ;
    %delay 50, 0;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_63;
    .scope S_0x1e25d20;
T_64 ;
    %vpi_call 3 32 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1f817f0 {0 0 0};
    %end;
    .thread T_64;
    .scope S_0x1f85790;
T_65 ;
    %wait E_0x1f85a00;
    %load/vec4 v0x1f85a60_0;
    %load/vec4 v0x1f85b40_0;
    %xor;
    %store/vec4 v0x1f85e90_0, 0, 1;
    %load/vec4 v0x1f85a60_0;
    %load/vec4 v0x1f85b40_0;
    %and;
    %store/vec4 v0x1f85da0_0, 0, 1;
    %load/vec4 v0x1f85e90_0;
    %load/vec4 v0x1f85c00_0;
    %xor;
    %store/vec4 v0x1f85f50_0, 0, 1;
    %load/vec4 v0x1f85da0_0;
    %load/vec4 v0x1f85e90_0;
    %load/vec4 v0x1f85c00_0;
    %and;
    %or;
    %store/vec4 v0x1f85d00_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1f86a40;
T_66 ;
    %wait E_0x1f86c90;
    %load/vec4 v0x1f86d10_0;
    %load/vec4 v0x1f86df0_0;
    %xor;
    %store/vec4 v0x1f87140_0, 0, 1;
    %load/vec4 v0x1f86d10_0;
    %load/vec4 v0x1f86df0_0;
    %and;
    %store/vec4 v0x1f87050_0, 0, 1;
    %load/vec4 v0x1f87140_0;
    %load/vec4 v0x1f86eb0_0;
    %xor;
    %store/vec4 v0x1f87200_0, 0, 1;
    %load/vec4 v0x1f87050_0;
    %load/vec4 v0x1f87140_0;
    %load/vec4 v0x1f86eb0_0;
    %and;
    %or;
    %store/vec4 v0x1f86fb0_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "/home/kurt/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "top_tb.v";
    "full_adder_4bit.v";
    "full_adder.v";
    "top.v";
