[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir\\top__Test\\Top.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|reg>io_rd2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|reg>io_rd1"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.InstMem.imem",
    "fileName":"E:/MERL-Vector/MERL/ALEPH/src/main/scala/controler/text.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"imem"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir\\top__Test"
  }
]