{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488876616485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488876616486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 03:50:16 2017 " "Processing started: Tue Mar 07 03:50:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488876616486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488876616486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488876616486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488876616931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project.v(376) " "Verilog HDL warning at Project.v(376): extended using \"x\" or \"z\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1488876617000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876617005 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876617005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876617005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876617010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876617010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876617013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876617013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876617016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876617016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488876617076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(340) " "Verilog HDL assignment warning at Project.v(340): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(341) " "Verilog HDL assignment warning at Project.v(341): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(342) " "Verilog HDL assignment warning at Project.v(342): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(343) " "Verilog HDL assignment warning at Project.v(343): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(344) " "Verilog HDL assignment warning at Project.v(344): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(345) " "Verilog HDL assignment warning at Project.v(345): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(346) " "Verilog HDL assignment warning at Project.v(346): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(347) " "Verilog HDL assignment warning at Project.v(347): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617079 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(348) " "Verilog HDL assignment warning at Project.v(348): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(349) " "Verilog HDL assignment warning at Project.v(349): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(350) " "Verilog HDL assignment warning at Project.v(350): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(351) " "Verilog HDL assignment warning at Project.v(351): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(352) " "Verilog HDL assignment warning at Project.v(352): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(353) " "Verilog HDL assignment warning at Project.v(353): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(354) " "Verilog HDL assignment warning at Project.v(354): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(355) " "Verilog HDL assignment warning at Project.v(355): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(356) " "Verilog HDL assignment warning at Project.v(356): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617080 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(357) " "Verilog HDL assignment warning at Project.v(357): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(358) " "Verilog HDL assignment warning at Project.v(358): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(359) " "Verilog HDL assignment warning at Project.v(359): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(360) " "Verilog HDL assignment warning at Project.v(360): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(361) " "Verilog HDL assignment warning at Project.v(361): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(362) " "Verilog HDL assignment warning at Project.v(362): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(363) " "Verilog HDL assignment warning at Project.v(363): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(364) " "Verilog HDL assignment warning at Project.v(364): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(365) " "Verilog HDL assignment warning at Project.v(365): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Project.v(368) " "Verilog HDL assignment warning at Project.v(368): truncated value with size 32 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617081 "|Project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(112) " "Verilog HDL warning at Project.v(112): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 112 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1488876617167 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(232) " "Verilog HDL warning at Project.v(232): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 232 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1488876617392 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(235) " "Verilog HDL warning at Project.v(235): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 235 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1488876617392 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 23 Project.v(375) " "Verilog HDL assignment warning at Project.v(375): truncated value with size 25 to match size of target (23)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488876617398 "|Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Project.v(380) " "Verilog HDL Case Statement warning at Project.v(380): incomplete case statement has no default case item" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 380 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1488876617399 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDRout Project.v(528) " "Verilog HDL Always Construct warning at Project.v(528): inferring latch(es) for variable \"LEDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1488876617402 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[0\] Project.v(528) " "Inferred latch for \"LEDRout\[0\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618017 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[1\] Project.v(528) " "Inferred latch for \"LEDRout\[1\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618017 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[2\] Project.v(528) " "Inferred latch for \"LEDRout\[2\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618017 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[3\] Project.v(528) " "Inferred latch for \"LEDRout\[3\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618017 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[4\] Project.v(528) " "Inferred latch for \"LEDRout\[4\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[5\] Project.v(528) " "Inferred latch for \"LEDRout\[5\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[6\] Project.v(528) " "Inferred latch for \"LEDRout\[6\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[7\] Project.v(528) " "Inferred latch for \"LEDRout\[7\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[8\] Project.v(528) " "Inferred latch for \"LEDRout\[8\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDRout\[9\] Project.v(528) " "Inferred latch for \"LEDRout\[9\]\" at Project.v(528)" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 528 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1488876618018 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1488876618181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876618181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618182 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488876618182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:sxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:sxt\"" {  } { { "Project.v" "sxt" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:Hex0Out " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:Hex0Out\"" {  } { { "Project.v" "Hex0Out" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876618193 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem_rtl_0 " "Inferred RAM node \"dmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1488876618782 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regs " "RAM logic \"regs\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "regs" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 158 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1488876618914 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1488876618914 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[31\]\" " "Converted tri-state node \"memin\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[30\]\" " "Converted tri-state node \"memin\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[29\]\" " "Converted tri-state node \"memin\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[28\]\" " "Converted tri-state node \"memin\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[27\]\" " "Converted tri-state node \"memin\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[26\]\" " "Converted tri-state node \"memin\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[25\]\" " "Converted tri-state node \"memin\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[24\]\" " "Converted tri-state node \"memin\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[23\]\" " "Converted tri-state node \"memin\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[22\]\" " "Converted tri-state node \"memin\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[21\]\" " "Converted tri-state node \"memin\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[20\]\" " "Converted tri-state node \"memin\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[19\]\" " "Converted tri-state node \"memin\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[18\]\" " "Converted tri-state node \"memin\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[17\]\" " "Converted tri-state node \"memin\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[16\]\" " "Converted tri-state node \"memin\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[15\]\" " "Converted tri-state node \"memin\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[14\]\" " "Converted tri-state node \"memin\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[13\]\" " "Converted tri-state node \"memin\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[12\]\" " "Converted tri-state node \"memin\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[11\]\" " "Converted tri-state node \"memin\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[10\]\" " "Converted tri-state node \"memin\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[9\]\" " "Converted tri-state node \"memin\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[8\]\" " "Converted tri-state node \"memin\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[7\]\" " "Converted tri-state node \"memin\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[6\]\" " "Converted tri-state node \"memin\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[5\]\" " "Converted tri-state node \"memin\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[4\]\" " "Converted tri-state node \"memin\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[3\]\" " "Converted tri-state node \"memin\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[2\]\" " "Converted tri-state node \"memin\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[1\]\" " "Converted tri-state node \"memin\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"memin\[0\]\" " "Converted tri-state node \"memin\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 189 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1488876619126 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1488876619126 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Test.mif " "Parameter INIT_FILE set to Test.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1488876620931 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1488876620931 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1488876620931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876620985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Test.mif " "Parameter \"INIT_FILE\" = \"Test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488876620986 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488876620986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0m1 " "Found entity 1: altsyncram_r0m1" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876621056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876621056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876621105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876621105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876621154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876621154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488876621202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488876621202 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a0 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 52 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a1 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a2 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 116 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a3 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a4 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a5 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a6 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a7 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a10 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a11 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a12 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a13 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a14 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a15 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a16 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a17 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a18 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a19 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a20 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a21 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a22 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a23 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a26 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a27 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a28 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 948 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a29 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a30 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1012 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a31 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a32 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a33 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a34 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a35 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a36 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a37 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a38 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a39 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a40 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a41 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a42 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a43 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a44 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a45 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a46 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a47 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a48 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a49 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1620 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a50 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a51 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a52 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a53 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1748 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a54 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a55 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a56 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a57 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1876 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a58 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a59 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a60 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a61 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 2004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a62 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a63 " "Synthesized away node \"altsyncram:dmem_rtl_0\|altsyncram_r0m1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_r0m1.tdf" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/db/altsyncram_r0m1.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876621302 "|Project|altsyncram:dmem_rtl_0|altsyncram_r0m1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1488876621302 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1488876621302 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1488876621463 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[1\] HEXout\[1\]~_emulated HEXout\[1\]~1 " "Register \"HEXout\[1\]\" is converted into an equivalent circuit using register \"HEXout\[1\]~_emulated\" and latch \"HEXout\[1\]~1\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[2\] HEXout\[2\]~_emulated HEXout\[2\]~5 " "Register \"HEXout\[2\]\" is converted into an equivalent circuit using register \"HEXout\[2\]~_emulated\" and latch \"HEXout\[2\]~5\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[3\] HEXout\[3\]~_emulated HEXout\[3\]~9 " "Register \"HEXout\[3\]\" is converted into an equivalent circuit using register \"HEXout\[3\]~_emulated\" and latch \"HEXout\[3\]~9\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[0\] HEXout\[0\]~_emulated HEXout\[0\]~13 " "Register \"HEXout\[0\]\" is converted into an equivalent circuit using register \"HEXout\[0\]~_emulated\" and latch \"HEXout\[0\]~13\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[4\] HEXout\[4\]~_emulated HEXout\[4\]~17 " "Register \"HEXout\[4\]\" is converted into an equivalent circuit using register \"HEXout\[4\]~_emulated\" and latch \"HEXout\[4\]~17\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[5\] HEXout\[5\]~_emulated HEXout\[5\]~21 " "Register \"HEXout\[5\]\" is converted into an equivalent circuit using register \"HEXout\[5\]~_emulated\" and latch \"HEXout\[5\]~21\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[6\] HEXout\[6\]~_emulated HEXout\[6\]~25 " "Register \"HEXout\[6\]\" is converted into an equivalent circuit using register \"HEXout\[6\]~_emulated\" and latch \"HEXout\[6\]~25\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[7\] HEXout\[7\]~_emulated HEXout\[7\]~29 " "Register \"HEXout\[7\]\" is converted into an equivalent circuit using register \"HEXout\[7\]~_emulated\" and latch \"HEXout\[7\]~29\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[8\] HEXout\[8\]~_emulated HEXout\[8\]~33 " "Register \"HEXout\[8\]\" is converted into an equivalent circuit using register \"HEXout\[8\]~_emulated\" and latch \"HEXout\[8\]~33\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[9\] HEXout\[9\]~_emulated HEXout\[9\]~37 " "Register \"HEXout\[9\]\" is converted into an equivalent circuit using register \"HEXout\[9\]~_emulated\" and latch \"HEXout\[9\]~37\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[10\] HEXout\[10\]~_emulated HEXout\[10\]~41 " "Register \"HEXout\[10\]\" is converted into an equivalent circuit using register \"HEXout\[10\]~_emulated\" and latch \"HEXout\[10\]~41\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[11\] HEXout\[11\]~_emulated HEXout\[11\]~45 " "Register \"HEXout\[11\]\" is converted into an equivalent circuit using register \"HEXout\[11\]~_emulated\" and latch \"HEXout\[11\]~45\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[12\] HEXout\[12\]~_emulated HEXout\[12\]~49 " "Register \"HEXout\[12\]\" is converted into an equivalent circuit using register \"HEXout\[12\]~_emulated\" and latch \"HEXout\[12\]~49\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[13\] HEXout\[13\]~_emulated HEXout\[13\]~53 " "Register \"HEXout\[13\]\" is converted into an equivalent circuit using register \"HEXout\[13\]~_emulated\" and latch \"HEXout\[13\]~53\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[14\] HEXout\[14\]~_emulated HEXout\[14\]~57 " "Register \"HEXout\[14\]\" is converted into an equivalent circuit using register \"HEXout\[14\]~_emulated\" and latch \"HEXout\[14\]~57\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[15\] HEXout\[15\]~_emulated HEXout\[15\]~61 " "Register \"HEXout\[15\]\" is converted into an equivalent circuit using register \"HEXout\[15\]~_emulated\" and latch \"HEXout\[15\]~61\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[19\] HEXout\[19\]~_emulated HEXout\[19\]~65 " "Register \"HEXout\[19\]\" is converted into an equivalent circuit using register \"HEXout\[19\]~_emulated\" and latch \"HEXout\[19\]~65\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[18\] HEXout\[18\]~_emulated HEXout\[18\]~69 " "Register \"HEXout\[18\]\" is converted into an equivalent circuit using register \"HEXout\[18\]~_emulated\" and latch \"HEXout\[18\]~69\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[17\] HEXout\[17\]~_emulated HEXout\[17\]~73 " "Register \"HEXout\[17\]\" is converted into an equivalent circuit using register \"HEXout\[17\]~_emulated\" and latch \"HEXout\[17\]~73\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[20\] HEXout\[20\]~_emulated HEXout\[20\]~77 " "Register \"HEXout\[20\]\" is converted into an equivalent circuit using register \"HEXout\[20\]~_emulated\" and latch \"HEXout\[20\]~77\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[21\] HEXout\[21\]~_emulated HEXout\[21\]~81 " "Register \"HEXout\[21\]\" is converted into an equivalent circuit using register \"HEXout\[21\]~_emulated\" and latch \"HEXout\[21\]~81\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[22\] HEXout\[22\]~_emulated HEXout\[22\]~85 " "Register \"HEXout\[22\]\" is converted into an equivalent circuit using register \"HEXout\[22\]~_emulated\" and latch \"HEXout\[22\]~85\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HEXout\[23\] HEXout\[23\]~_emulated HEXout\[23\]~89 " "Register \"HEXout\[23\]\" is converted into an equivalent circuit using register \"HEXout\[23\]~_emulated\" and latch \"HEXout\[23\]~89\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 535 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1488876621524 "|Project|HEXout[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1488876621524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488876623013 "|Project|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488876623013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488876623136 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488876625028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.map.smsg " "Generated suppressed messages file C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488876625100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488876625292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625292 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Nick/Desktop/Conte-Lake/2. Multi-cycle_Processor/2. Processor/assignment2/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488876625473 "|Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1488876625473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "975 " "Implemented 975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488876625479 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488876625479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "906 " "Implemented 906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488876625479 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1488876625479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488876625479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488876625538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 03:50:25 2017 " "Processing ended: Tue Mar 07 03:50:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488876625538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488876625538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488876625538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488876625538 ""}
