Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 21:14:16 2020
| Host         : DESKTOP-Keng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.943        0.000                      0                  502        0.138        0.000                      0                  502        4.500        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.943        0.000                      0                  502        0.138        0.000                      0                  502        4.500        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.760ns (28.303%)  route 4.458ns (71.697%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.152     8.817 r  vga_sync_unit/g0_b5/O
                         net (fo=10, routed)          0.826     9.643    vga_sync_unit/scene1/t3/fontAddress0[9]
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.326     9.969 r  vga_sync_unit/fontAddress_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     9.969    scene1/text/t3/t3/FontRom/fontRow_reg_5[1]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.547 r  scene1/text/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.822    11.370    scene1/text_n_10
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.490    14.831    scene1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    14.312    scene1/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 1.651ns (27.402%)  route 4.374ns (72.598%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 f  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.239     8.667    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.791 r  vga_sync_unit/g0_b3/O
                         net (fo=12, routed)          0.981     9.773    vga_sync_unit/scene1/t3/fontAddress0[7]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124     9.897 r  vga_sync_unit/fontAddress_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     9.897    scene1/text/t2/t1/FontRom/fontRow_reg_1[3]
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.273 r  scene1/text/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.273    scene1/text/t2/fontAddress_carry__0_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.596 r  scene1/text/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.581    11.176    scene1/text_n_21
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.483    14.824    scene1/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    14.300    scene1/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 1.547ns (25.931%)  route 4.419ns (74.069%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 f  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.239     8.667    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.791 r  vga_sync_unit/g0_b3/O
                         net (fo=12, routed)          0.981     9.773    vga_sync_unit/scene1/t3/fontAddress0[7]
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124     9.897 r  vga_sync_unit/fontAddress_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     9.897    scene1/text/t2/t1/FontRom/fontRow_reg_1[3]
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.273 r  scene1/text/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.273    scene1/text/t2/fontAddress_carry__0_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.492 r  scene1/text/t2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.625    11.117    scene1/text_n_22
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.483    14.824    scene1/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.737    14.311    scene1/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.777ns (30.075%)  route 4.132ns (69.925%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.152     8.817 r  vga_sync_unit/g0_b5/O
                         net (fo=10, routed)          0.674     9.491    vga_sync_unit/scene1/t3/fontAddress0[9]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.326     9.817 r  vga_sync_unit/fontAddress_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     9.817    scene1/text/t4/t3/FontRom/fontRow_reg_0[3]
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.193 r  scene1/text/t4/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.193    scene1/text/t4/fontAddress_carry__0_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.412 r  scene1/text/t4/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.647    11.060    scene1/text_n_31
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.488    14.829    scene1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.737    14.316    scene1/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.376ns (23.430%)  route 4.497ns (76.570%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 f  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.239     8.667    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.791 r  vga_sync_unit/g0_b3/O
                         net (fo=12, routed)          0.964     9.756    vga_sync_unit/scene1/t3/fontAddress0[7]
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.153     9.909 r  vga_sync_unit/fontAddress_carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     9.909    scene1/text/t2/t1/FontRom/fontRow_reg_0[2]
    SLICE_X8Y30          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    10.304 r  scene1/text/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.720    11.024    scene1/text_n_23
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.483    14.824    scene1/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.749    14.299    scene1/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.762ns (30.079%)  route 4.096ns (69.921%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.152     8.817 r  vga_sync_unit/g0_b5/O
                         net (fo=10, routed)          0.695     9.512    vga_sync_unit/scene1/t3/fontAddress0[9]
    SLICE_X9Y32          LUT4 (Prop_lut4_I3_O)        0.326     9.838 r  vga_sync_unit/fontAddress_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.838    scene1/text/t1/t1/FontRom/fontRow_reg_2[1]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.418 r  scene1/text/t1/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.591    11.009    scene1/sel[10]
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.486    14.827    scene1/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  scene1/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    14.307    scene1/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 1.643ns (28.087%)  route 4.207ns (71.913%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.789 r  vga_sync_unit/g0_b1__0/O
                         net (fo=5, routed)           0.658     9.447    vga_sync_unit/scene1/t1/fontAddress0[5]
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.571 r  vga_sync_unit/fontAddress_carry_i_1__2/O
                         net (fo=1, routed)           0.000     9.571    scene1/text/t4/S[3]
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.947 r  scene1/text/t4/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     9.947    scene1/text/t4/fontAddress_carry_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.262 r  scene1/text/t4/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.739    11.001    scene1/text_n_32
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.488    14.829    scene1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.749    14.304    scene1/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t5/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.762ns (30.184%)  route 4.075ns (69.816%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.152     8.817 r  vga_sync_unit/g0_b5/O
                         net (fo=10, routed)          0.528     9.345    vga_sync_unit/scene1/t3/fontAddress0[9]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.326     9.671 r  vga_sync_unit/fontAddress_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     9.671    scene1/text/t5/t5/FontRom/fontRow_reg_2[1]
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.251 r  scene1/text/t5/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.737    10.989    scene1/text_n_40
    RAMB18_X0Y15         RAMB18E1                                     r  scene1/t5/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.490    14.831    scene1/CLK
    RAMB18_X0Y15         RAMB18E1                                     r  scene1/t5/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    14.311    scene1/t5/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 1.651ns (28.703%)  route 4.101ns (71.297%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 f  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.239     8.667    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.791 r  vga_sync_unit/g0_b3/O
                         net (fo=12, routed)          0.644     9.436    vga_sync_unit/scene1/t3/fontAddress0[7]
    SLICE_X8Y34          LUT4 (Prop_lut4_I2_O)        0.124     9.560 r  vga_sync_unit/fontAddress_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.560    scene1/text/t3/t3/FontRom/fontRow_reg_3[3]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.936 r  scene1/text/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.936    scene1/text/t3/fontAddress_carry__0_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.259 r  scene1/text/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.645    10.903    scene1/text_n_11
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.490    14.831    scene1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.307    scene1/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 1.547ns (26.884%)  route 4.207ns (73.116%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.630     5.151    vga_sync_unit/CLK
    SLICE_X3Y33          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=21, routed)          1.049     6.657    vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X4Y33          LUT5 (Prop_lut5_I3_O)        0.124     6.781 r  vga_sync_unit/g0_b4_i_6/O
                         net (fo=5, routed)           0.524     7.305    vga_sync_unit/g0_b4_i_6_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I1_O)        0.124     7.429 r  vga_sync_unit/g0_b4_i_2/O
                         net (fo=12, routed)          1.237     8.665    vga_sync_unit/g0_b4_i_2_n_0
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.789 r  vga_sync_unit/g0_b1__0/O
                         net (fo=5, routed)           0.658     9.447    vga_sync_unit/scene1/t1/fontAddress0[5]
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.571 r  vga_sync_unit/fontAddress_carry_i_1__2/O
                         net (fo=1, routed)           0.000     9.571    scene1/text/t4/S[3]
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.947 r  scene1/text/t4/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     9.947    scene1/text/t4/fontAddress_carry_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.166 r  scene1/text/t4/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.739    10.906    scene1/text_n_35
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.488    14.829    scene1/CLK
    RAMB18_X0Y14         RAMB18E1                                     r  scene1/t3/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.737    14.316    scene1/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/recv_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/FULL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.038%)  route 0.271ns (53.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.592     1.475    uart_fifo/uart_inst/CLK
    SLICE_X4Y51          FDRE                                         r  uart_fifo/uart_inst/recv_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  uart_fifo/uart_inst/recv_state_reg[2]/Q
                         net (fo=14, routed)          0.187     1.804    uart_fifo/uart_inst/recv_state_reg_n_0_[2]
    SLICE_X4Y49          LUT5 (Prop_lut5_I1_O)        0.045     1.849 f  uart_fifo/uart_inst/read_ptr[2]_i_2/O
                         net (fo=7, routed)           0.083     1.932    uart_fifo/rx_fifo/accept_read
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.977 r  uart_fifo/rx_fifo/FULL_i_1/O
                         net (fo=1, routed)           0.000     1.977    uart_fifo/rx_fifo/FULL_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  uart_fifo/rx_fifo/FULL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.865     1.992    uart_fifo/rx_fifo/CLK
    SLICE_X4Y49          FDRE                                         r  uart_fifo/rx_fifo/FULL_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091     1.839    uart_fifo/rx_fifo/FULL_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.593     1.476    uart_fifo/rx_fifo/CLK
    SLICE_X4Y45          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_fifo/rx_fifo/memory_reg[6][2]/Q
                         net (fo=2, routed)           0.065     1.682    uart_fifo/rx_fifo/memory_reg[6]_6[2]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  uart_fifo/rx_fifo/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    rx_byte[2]
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     1.581    tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/memory_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.880%)  route 0.113ns (35.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.448    uart_fifo/tx_fifo/CLK
    SLICE_X8Y42          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  uart_fifo/tx_fifo/memory_reg[4][3]/Q
                         net (fo=1, routed)           0.113     1.725    uart_fifo/tx_fifo/memory_reg_n_0_[4][3]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  uart_fifo/tx_fifo/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    uart_fifo/uart_inst/D[3]
    SLICE_X10Y42         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.835     1.962    uart_fifo/uart_inst/CLK
    SLICE_X10Y42         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     1.604    uart_fifo/uart_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.594     1.477    uart_fifo/uart_inst/CLK
    SLICE_X3Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/Q
                         net (fo=8, routed)           0.133     1.751    uart_fifo/uart_inst/rx_clk_divider[8]
    SLICE_X2Y51          LUT4 (Prop_lut4_I2_O)        0.048     1.799 r  uart_fifo/uart_inst/rx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_fifo/uart_inst/rx_clk_divider[9]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.992    uart_fifo/uart_inst/CLK
    SLICE_X2Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131     1.621    uart_fifo/uart_inst/rx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.593     1.476    uart_fifo/rx_fifo/CLK
    SLICE_X4Y45          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_fifo/rx_fifo/memory_reg[6][3]/Q
                         net (fo=2, routed)           0.097     1.714    uart_fifo/rx_fifo/memory_reg[6]_6[3]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  uart_fifo/rx_fifo/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    rx_byte[3]
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.092     1.581    tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_fifo/rx_fifo/memory_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.593     1.476    uart_fifo/rx_fifo/CLK
    SLICE_X4Y45          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_fifo/rx_fifo/memory_reg[6][0]/Q
                         net (fo=2, routed)           0.098     1.715    uart_fifo/rx_fifo/memory_reg[6]_6[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  uart_fifo/rx_fifo/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    rx_byte[0]
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  tx_byte_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.091     1.580    tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.740%)  route 0.125ns (43.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.479    uart_fifo/uart_inst/CLK
    SLICE_X2Y48          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  uart_fifo/uart_inst/rx_data_reg[3]/Q
                         net (fo=9, routed)           0.125     1.768    uart_fifo/rx_fifo/Q[3]
    SLICE_X4Y47          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.865     1.992    uart_fifo/rx_fifo/CLK
    SLICE_X4Y47          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[1][3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.070     1.584    uart_fifo/rx_fifo/memory_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.718%)  route 0.148ns (51.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.596     1.479    uart_fifo/uart_inst/CLK
    SLICE_X3Y48          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.148     1.769    uart_fifo/rx_fifo/Q[0]
    SLICE_X5Y47          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.865     1.992    uart_fifo/rx_fifo/CLK
    SLICE_X5Y47          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.070     1.584    uart_fifo/rx_fifo/memory_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.594     1.477    uart_fifo/uart_inst/CLK
    SLICE_X3Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  uart_fifo/uart_inst/rx_clk_divider_reg[8]/Q
                         net (fo=8, routed)           0.133     1.751    uart_fifo/uart_inst/rx_clk_divider[8]
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_1/O
                         net (fo=1, routed)           0.000     1.796    uart_fifo/uart_inst/rx_clk_divider[10]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.864     1.992    uart_fifo/uart_inst/CLK
    SLICE_X2Y51          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[10]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120     1.610    uart_fifo/uart_inst/rx_clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.840%)  route 0.144ns (43.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.566     1.449    uart_fifo/uart_inst/CLK
    SLICE_X15Y44         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_fifo/uart_inst/tx_clk_divider_reg[0]/Q
                         net (fo=11, routed)          0.144     1.734    uart_fifo/uart_inst/tx_clk_divider[0]
    SLICE_X14Y44         LUT5 (Prop_lut5_I1_O)        0.048     1.782 r  uart_fifo/uart_inst/tx_clk_divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.782    uart_fifo/uart_inst/tx_clk_divider[7]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.836     1.963    uart_fifo/uart_inst/CLK
    SLICE_X14Y44         FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.133     1.595    uart_fifo/uart_inst/tx_clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   scene1/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   scene1/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15   scene1/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene1/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   scene1/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y45    kbControl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y45    kbControl_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y44    kbControl_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y44    kbControl_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44    kbControl_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44    kbControl_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44    kbControl_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y32    scene1/text/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45    tx_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45    tx_byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45    tx_byte_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45    tx_byte_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y46    tx_byte_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y46    uart_fifo/rx_fifo/memory_reg[2][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y45    kbControl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y45    kbControl_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y46    kbControl_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y46    kbControl_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y45    kbControl_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y35    scene1/text/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y44    tx_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45    tx_byte_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y45    tx_byte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y47    uart_fifo/rx_fifo/memory_reg[1][5]/C



