 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:27:19 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.010                0.927     0.005      0.505 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.505 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.010     0.000      0.930     0.001 *    0.505 r    (59.10,18.63)                         0.80
  U286/Z (BUFFD5BWP16P90CPD)                                  0.076                0.927     0.053      0.558 r    (59.57,18.63)                         0.80
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.558 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.077     0.000      0.930     0.011 *    0.568 r    (61.56,16.99)                         
  data arrival time                                                                                     0.568                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.568                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.020                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.005                0.927     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.501 f    (57.19,19.47)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datf_cp[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPDULVT)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (46.18,20.43)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/Q (DFCNQD1BWP16P90CPDULVT)
                                                                             0.016                0.927     0.044      0.044 r    (45.93,20.39)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[0] (net)
                                                7        0.005                                    0.930     0.000      0.044 r    [0.00,0.01]                           
  U337/A3 (ND3D1BWP16P90CPD)                                       0.000     0.016     0.000      0.930     0.000 *    0.044 r    (48.58,18.00)                         0.80
  U337/ZN (ND3D1BWP16P90CPD)                                                 0.022                0.927     0.021      0.065 f    (48.78,18.10)                         0.80
  n194 (net)                                    2        0.002                                    0.930     0.000      0.065 f    [0.00,0.00]                           
  U335/A2 (CKNR2D1BWP16P90CPD)                                     0.000     0.022     0.000      0.930     0.000 *    0.065 f    (52.54,15.70)                         0.80
  U335/ZN (CKNR2D1BWP16P90CPD)                                               0.031                0.927     0.025      0.090 r    (52.64,15.73)                         0.80
  n244 (net)                                    5        0.005                                    0.930     0.000      0.090 r    [0.00,0.00]                           
  U276/B1 (IND2D1BWP16P90CPD)                                      0.000     0.031     0.000      0.930     0.000 *    0.091 r    (55.31,10.91)                         0.80
  U276/ZN (IND2D1BWP16P90CPD)                                                0.015                0.927     0.019      0.110 f    (55.37,10.84)                         0.80
  n487 (net)                                    1        0.001                                    0.930     0.000      0.110 f    [0.00,0.00]                           
  U282/I (INVD1BWP16P90CPDULVT)                                    0.000     0.015     0.000      0.930     0.000 *    0.110 f    (60.38,12.53)                         0.80
  U282/ZN (INVD1BWP16P90CPDULVT)                                             0.241                0.927     0.129      0.239 r    (60.45,12.53)                         0.80
  dbg_datf_cp[0] (net)                          1        0.100                                    0.930     0.000      0.239 r    [0.00,0.10]                           
  dbg_datf_cp[0] (out)                                             0.000     0.241     0.000      0.930     0.006 *    0.245 r    (61.56,12.67)                         
  data arrival time                                                                                                    0.245                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.245                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.697                                            


  Startpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.000     0.040     0.000      0.930     0.000      0.000 r    (58.86,19.51)          i              0.80
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)               0.006                0.927     0.062      0.062 f    (58.61,19.47)                         0.80
  i_img2_jtag_attn_dbg_rstatn_r0_0_ (net)       1        0.001                                    0.930     0.000      0.062 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.006     0.000      0.930     0.000 *    0.062 f    (59.09,20.12)                         0.80
  data arrival time                                                                                                    0.062                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.062                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.008                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.007                0.912     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.504 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.007     0.000      0.930     0.000 *    0.504 r    (59.10,18.63)                         0.88
  U286/Z (BUFFD5BWP16P90CPD)                                  0.060                0.912     0.040      0.544 r    (59.57,18.63)                         0.88
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.544 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.060     0.000      0.930     0.005 *    0.549 r    (61.56,16.99)                         
  data arrival time                                                                                     0.549                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.549                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.006                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.004                0.912     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.004     0.000      0.930     0.000 *    0.501 f    (57.19,19.47)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datf_cp[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPDULVT)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (46.18,20.43)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/Q (DFCNQD1BWP16P90CPDULVT)
                                                                             0.011                0.912     0.036      0.036 f    (45.93,20.39)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[0] (net)
                                                7        0.005                                    0.930     0.000      0.036 f    [0.00,0.01]                           
  U337/A3 (ND3D1BWP16P90CPD)                                       0.000     0.011     0.000      0.930     0.000 *    0.037 f    (48.58,18.00)                         0.88
  U337/ZN (ND3D1BWP16P90CPD)                                                 0.011                0.912     0.011      0.047 r    (48.78,18.10)                         0.88
  n194 (net)                                    2        0.002                                    0.930     0.000      0.047 r    [0.00,0.00]                           
  U335/A2 (CKNR2D1BWP16P90CPD)                                     0.000     0.011     0.000      0.930     0.000 *    0.048 r    (52.54,15.70)                         0.88
  U335/ZN (CKNR2D1BWP16P90CPD)                                               0.020                0.912     0.016      0.063 f    (52.64,15.73)                         0.88
  n244 (net)                                    5        0.005                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  U276/B1 (IND2D1BWP16P90CPD)                                      0.000     0.020     0.000      0.930     0.000 *    0.063 f    (55.31,10.91)                         0.88
  U276/ZN (IND2D1BWP16P90CPD)                                                0.008                0.912     0.010      0.074 r    (55.37,10.84)                         0.88
  n487 (net)                                    1        0.001                                    0.930     0.000      0.074 r    [0.00,0.00]                           
  U282/I (INVD1BWP16P90CPDULVT)                                    0.000     0.008     0.000      0.930     0.000 *    0.074 r    (60.38,12.53)                         0.88
  U282/ZN (INVD1BWP16P90CPDULVT)                                             0.193                0.912     0.106      0.180 f    (60.45,12.53)                         0.88
  dbg_datf_cp[0] (net)                          1        0.100                                    0.930     0.000      0.180 f    [0.00,0.10]                           
  dbg_datf_cp[0] (out)                                             0.000     0.193     0.000      0.930     0.002 *    0.182 f    (61.56,12.67)                         
  data arrival time                                                                                                    0.182                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.182                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.639                                            


  Startpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.000     0.060     0.000      0.930     0.000      0.000 r    (58.86,19.51)          i              0.88
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)               0.005                0.912     0.049      0.049 f    (58.61,19.47)                         0.88
  i_img2_jtag_attn_dbg_rstatn_r0_0_ (net)       1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.049 f    (59.09,20.12)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.014                0.942     0.007      0.507 r    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    0.930     0.000      0.507 r    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.014     0.000      0.930     0.001 *    0.508 r    (59.10,18.63)                         0.72
  U286/Z (BUFFD5BWP16P90CPD)                                  0.103                0.942     0.073      0.580 r    (59.57,18.63)                         0.72
  dbg_datm_si[0] (net)           1        0.100                                    0.930     0.000      0.580 r    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.105     0.000      0.930     0.018 *    0.598 r    (61.56,16.99)                         
  data arrival time                                                                                     0.598                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.598                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.045                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.008                0.942     0.002      0.502 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.008     0.000      0.930     0.000 *    0.502 f    (57.19,19.47)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datf_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPDULVT)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (46.18,20.43)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/Q (DFCNQD1BWP16P90CPDULVT)
                                                                             0.021                0.942     0.063      0.063 r    (45.93,20.39)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[0] (net)
                                                7        0.005                                    0.930     0.000      0.063 r    [0.00,0.01]                           
  U337/A3 (ND3D1BWP16P90CPD)                                       0.000     0.021     0.000      0.930     0.000 *    0.064 r    (48.58,18.00)                         0.72
  U337/ZN (ND3D1BWP16P90CPD)                                                 0.034                0.942     0.032      0.095 f    (48.78,18.10)                         0.72
  n194 (net)                                    2        0.002                                    0.930     0.000      0.095 f    [0.00,0.00]                           
  U335/A2 (CKNR2D1BWP16P90CPD)                                     0.000     0.034     0.000      0.930     0.000 *    0.096 f    (52.54,15.70)                         0.72
  U335/ZN (CKNR2D1BWP16P90CPD)                                               0.046                0.942     0.039      0.134 r    (52.64,15.73)                         0.72
  n244 (net)                                    5        0.005                                    0.930     0.000      0.134 r    [0.00,0.00]                           
  U276/B1 (IND2D1BWP16P90CPD)                                      0.000     0.046     0.000      0.930     0.001 *    0.135 r    (55.31,10.91)                         0.72
  U276/ZN (IND2D1BWP16P90CPD)                                                0.022                0.942     0.030      0.165 f    (55.37,10.84)                         0.72
  n487 (net)                                    1        0.001                                    0.930     0.000      0.165 f    [0.00,0.00]                           
  U282/I (INVD1BWP16P90CPDULVT)                                    0.000     0.022     0.000      0.930     0.000 *    0.165 f    (60.38,12.53)                         0.72
  U282/ZN (INVD1BWP16P90CPDULVT)                                             0.295                0.942     0.161      0.327 r    (60.45,12.53)                         0.72
  dbg_datf_cp[0] (net)                          1        0.100                                    0.930     0.000      0.327 r    [0.00,0.10]                           
  dbg_datf_cp[0] (out)                                             0.000     0.295     0.000      0.930     0.011 *    0.338 r    (61.56,12.67)                         
  data arrival time                                                                                                    0.338                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.338                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.785                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/CP (DFCNQD1BWP16P90CPDULVT)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (46.18,20.43)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_0_/Q (DFCNQD1BWP16P90CPDULVT)
                                                                             0.018                0.942     0.065      0.065 f    (45.93,20.39)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[0] (net)
                                                7        0.005                                    0.930     0.000      0.065 f    [0.00,0.01]                           
  U458/A1 (AOI33D1BWP16P90CPD)                                     0.000     0.018     0.000      0.930     0.000 *    0.065 f    (46.76,18.28)                         0.72
  U458/ZN (AOI33D1BWP16P90CPD)                                               0.011                0.942     0.013      0.078 r    (46.78,18.44)                         0.72
  n193 (net)                                    1        0.001                                    0.930     0.000      0.078 r    [0.00,0.00]                           
  U461/A1 (ND3D1BWP16P90CPD)                                       0.000     0.011     0.000      0.930     0.000 *    0.078 r    (47.27,19.45)                         0.72
  U461/ZN (ND3D1BWP16P90CPD)                                                 0.019                0.942     0.017      0.096 f    (47.30,19.55)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_n_jstate[1] (net)
                                                1        0.001                                    0.930     0.000      0.096 f    [0.00,0.00]                           
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.019     0.000      0.930     0.000 *    0.096 f    (46.63,20.86)                         0.72
  data arrival time                                                                                                    0.096                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_1_/CP (DFCNQD1BWP16P90CPD)                          0.000      0.053 r                                          
  library hold time                                                                                         0.043      0.096                                            
  data required time                                                                                                   0.096                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.096                                            
  data arrival time                                                                                                   -0.096                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.001                                            


1
