{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747370927393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747370927393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 22:48:47 2025 " "Processing started: Thu May 15 22:48:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747370927393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747370927393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747370927393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747370927832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747370927832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "mul_op.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A HEX_SevenSeg.sv(4) " "Verilog HDL Declaration information at HEX_SevenSeg.sv(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1747370933937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg " "Found entity 1: HEX_SevenSeg" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op_tb " "Found entity 1: and_op_tb" {  } { { "and_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/and_op_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op_tb " "Found entity 1: xor_op_tb" {  } { { "xor_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/xor_op_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op_tb " "Found entity 1: sub_op_tb" {  } { { "sub_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/sub_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op_tb " "Found entity 1: mul_op_tb" {  } { { "mul_op_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mul_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_tb " "Found entity 1: mux4_1_tb" {  } { { "mux4_1_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux4_1_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg_tb " "Found entity 1: HEX_SevenSeg_tb" {  } { { "HEX_SevenSeg_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule_tb " "Found entity 1: Topmodule_tb" {  } { { "Topmodule_tb.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data UART.sv(20) " "Verilog HDL Declaration information at UART.sv(20): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1747370933962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933965 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_count_next_logic " "Found entity 2: clk_count_next_logic" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933965 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_index_next_logic " "Found entity 3: bit_index_next_logic" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador4bit " "Found entity 1: contador4bit" {  } { { "contador4bit.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador4bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_menor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador_menor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_menor " "Found entity 1: comparador_menor" {  } { { "comparador_menor.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/comparador_menor.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/contador8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_pwn.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_pwn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_pwm " "Found entity 1: div_pwm" {  } { { "div_pwn.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/div_pwn.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_50m_to_10k.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_50m_to_10k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_50M_to_10K " "Found entity 1: clk_div_50M_to_10K" {  } { { "clk_div_50M_to_10K.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/clk_div_50M_to_10K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.sv 3 3 " "Found 3 design units, including 3 entities, in source file uart_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933986 ""} { "Info" "ISGN_ENTITY_NAME" "2 State_Transition " "Found entity 2: State_Transition" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933986 ""} { "Info" "ISGN_ENTITY_NAME" "3 Output_Logic " "Found entity 3: Output_Logic" {  } { { "UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UART " "Found entity 1: tb_UART" {  } { { "tb_UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UART_FSM " "Found entity 1: tb_UART_FSM" {  } { { "tb_UART_FSM.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/tb_UART_FSM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Found entity 1: reg_n" {  } { { "reg_n.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370933998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370933998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_8 " "Found entity 1: shift_reg_8" {  } { { "shift_reg_8.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370934002 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3to8 " "Found entity 2: decoder_3to8" {  } { { "shift_reg_8.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370934002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370934002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_en.sv 3 3 " "Found 3 design units, including 3 entities, in source file flip_flop_d_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_en " "Found entity 1: flip_flop_D_en" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370934007 ""} { "Info" "ISGN_ENTITY_NAME" "2 FF_D " "Found entity 2: FF_D" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370934007 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_latch " "Found entity 3: d_latch" {  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747370934007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747370934007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1747370934038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "Topmodule.sv" "uart_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART:uart_inst\|UART_FSM:fsm_inst " "Elaborating entity \"UART_FSM\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\"" {  } { { "UART.sv" "fsm_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Transition UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans " "Elaborating entity \"State_Transition\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\"" {  } { { "UART_FSM.sv" "st_trans" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|State_Transition:st_trans\|mux2_1:m1\"" {  } { { "UART_FSM.sv" "m1" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic UART:uart_inst\|UART_FSM:fsm_inst\|Output_Logic:out_logic " "Elaborating entity \"Output_Logic\" for hierarchy \"UART:uart_inst\|UART_FSM:fsm_inst\|Output_Logic:out_logic\"" {  } { { "UART_FSM.sv" "out_logic" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART_FSM.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:state_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\"" {  } { { "UART.sv" "state_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_en UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff " "Elaborating entity \"flip_flop_D_en\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\"" {  } { { "reg_n.sv" "bit_ff\[0\].ff" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/reg_n.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff " "Elaborating entity \"FF_D\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\"" {  } { { "flip_flop_D_en.sv" "ff" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\|d_latch:master " "Elaborating entity \"d_latch\" for hierarchy \"UART:uart_inst\|reg_n:state_reg\|flip_flop_D_en:bit_ff\[0\].ff\|FF_D:ff\|d_latch:master\"" {  } { { "flip_flop_D_en.sv" "master" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_count_next_logic UART:uart_inst\|clk_count_next_logic:clk_count_logic_inst " "Elaborating entity \"clk_count_next_logic\" for hierarchy \"UART:uart_inst\|clk_count_next_logic:clk_count_logic_inst\"" {  } { { "UART.sv" "clk_count_logic_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.sv(160) " "Verilog HDL assignment warning at UART.sv(160): truncated value with size 32 to match size of target (16)" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370934077 "|Topmodule|UART:uart_inst|clk_count_next_logic:clk_count_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:clk_count_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:clk_count_reg\"" {  } { { "UART.sv" "clk_count_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_index_next_logic UART:uart_inst\|bit_index_next_logic:bit_index_logic_inst " "Elaborating entity \"bit_index_next_logic\" for hierarchy \"UART:uart_inst\|bit_index_next_logic:bit_index_logic_inst\"" {  } { { "UART.sv" "bit_index_logic_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART.sv(196) " "Verilog HDL assignment warning at UART.sv(196): truncated value with size 32 to match size of target (3)" {  } { { "UART.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370934219 "|Topmodule|UART:uart_inst|bit_index_next_logic:bit_index_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:bit_index_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:bit_index_reg\"" {  } { { "UART.sv" "bit_index_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8 UART:uart_inst\|shift_reg_8:shift_reg " "Elaborating entity \"shift_reg_8\" for hierarchy \"UART:uart_inst\|shift_reg_8:shift_reg\"" {  } { { "UART.sv" "shift_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 UART:uart_inst\|shift_reg_8:shift_reg\|decoder_3to8:deco_3to8_inst " "Elaborating entity \"decoder_3to8\" for hierarchy \"UART:uart_inst\|shift_reg_8:shift_reg\|decoder_3to8:deco_3to8_inst\"" {  } { { "shift_reg_8.sv" "deco_3to8_inst" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/shift_reg_8.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n UART:uart_inst\|reg_n:data_reg " "Elaborating entity \"reg_n\" for hierarchy \"UART:uart_inst\|reg_n:data_reg\"" {  } { { "UART.sv" "data_reg" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/UART.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"alu:u_alu\"" {  } { { "Topmodule.sv" "u_alu" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op alu:u_alu\|and_op:u_and " "Elaborating entity \"and_op\" for hierarchy \"alu:u_alu\|and_op:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op alu:u_alu\|xor_op:u_xor " "Elaborating entity \"xor_op\" for hierarchy \"alu:u_alu\|xor_op:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op alu:u_alu\|sub_op:u_sub " "Elaborating entity \"sub_op\" for hierarchy \"alu:u_alu\|sub_op:u_sub\"" {  } { { "alu.sv" "u_sub" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op alu:u_alu\|mul_op:u_mul " "Elaborating entity \"mul_op\" for hierarchy \"alu:u_alu\|mul_op:u_mul\"" {  } { { "alu.sv" "u_mul" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 alu:u_alu\|mux4_1:u_mux " "Elaborating entity \"mux4_1\" for hierarchy \"alu:u_alu\|mux4_1:u_mux\"" {  } { { "alu.sv" "u_mux" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SevenSeg HEX_SevenSeg:u_display " "Elaborating entity \"HEX_SevenSeg\" for hierarchy \"HEX_SevenSeg:u_display\"" {  } { { "Topmodule.sv" "u_display" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_controller pwm_controller:u_pwm " "Elaborating entity \"pwm_controller\" for hierarchy \"pwm_controller:u_pwm\"" {  } { { "Topmodule.sv" "u_pwm" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/Topmodule.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1747370934419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pwm_controller.sv(22) " "Verilog HDL assignment warning at pwm_controller.sv(22): truncated value with size 32 to match size of target (12)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370934420 "|Topmodule|pwm_controller:u_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_controller.sv(34) " "Verilog HDL assignment warning at pwm_controller.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370934420 "|Topmodule|pwm_controller:u_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pwm_controller.sv(40) " "Verilog HDL assignment warning at pwm_controller.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "pwm_controller.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/pwm_controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747370934420 "|Topmodule|pwm_controller:u_pwm"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/Users/jimmy/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1747370934526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747370934533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 22:48:54 2025 " "Processing ended: Thu May 15 22:48:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747370934533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747370934533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747370934533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747370934533 ""}
