import ECDSAAdd.Arithmetic.Paper935.HmrSourceS6PrivateStep220
import ECDSAAdd.Arithmetic.Paper935.Arena
import ECDSAAdd.Arithmetic.Paper935.HmrArenaFiniteChecks
import ECDSAAdd.Arithmetic.Paper935.HmrArithmeticComposition
import ECDSAAdd.Arithmetic.Paper935.HmrArmedControlCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrBankOrder
import ECDSAAdd.Arithmetic.Paper935.HmrControlCheckParts
import ECDSAAdd.Arithmetic.Paper935.HmrControlDecidable
import ECDSAAdd.Arithmetic.Paper935.HmrEarlyControlCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrFrontComposition
import ECDSAAdd.Arithmetic.Paper935.HmrHybridF4Compiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedArmedCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedBank
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedBorrow
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedCounter
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedEarlyCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedF4Compiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedFront
import ECDSAAdd.Arithmetic.Paper935.HmrRepackComposition
import ECDSAAdd.Arithmetic.Paper935.HmrResizeComposition
import ECDSAAdd.Arithmetic.Paper935.HmrRowsSuffix
import ECDSAAdd.Arithmetic.Paper935.HmrSortedLayout
import ECDSAAdd.Arithmetic.Paper935.HmrSourceFront
import ECDSAAdd.Arithmetic.Paper935.HmrSourceStepCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrSourceWalkCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrSourceWalkComposition
import ECDSAAdd.Arithmetic.Paper935.HmrStepComposition
import ECDSAAdd.Arithmetic.Paper935.RowWindowResize
import ECDSAAdd.Arithmetic.Paper935.WindowAllocator
import ECDSAAdd.Arithmetic.Paper935.WindowBank
import ECDSAAdd.Arithmetic.Paper935.WindowRows
import ECDSAAdd.Arithmetic.Paper935.HmrSourceS6WalkLogs

namespace ECDSAAdd.Arithmetic.Paper935
private local instance privateStepDisjoint (xs ys : List Wire) : Decidable (List.Disjoint xs ys) :=
  decidable_of_iff (∀ q ∈ xs, q ∉ ys) List.disjoint_left.symm

private def s6Step222CompleteMoves : List (Wire × Wire) := [(887,158)]

private def s6Step222EarlyControlLog : HmrEarlyControlLog := ⟨[887, 875, 856, 789, 873],[822],[825],[869, 786, 810, 809, 817, 804],[]⟩

private def s6Step222FrontLog : HmrFrontAllocationLog := ⟨⟨[[], [], [], [858]],[[873], [789], [875], [856]],[[], [], [], []]⟩,[908],[828],[822],[825],[869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934],[869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934],[822, 825, 869, 786]⟩

private def s6Step222CompleteLog : HmrEarlyStepLog := ⟨s6Step222FrontLog,s6Step222CompleteMoves,s6Step222EarlyControlLog⟩

private def s6Step222ExitFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩

private def s6Step222ExitFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩

private def s6Step222ExitGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157],777⟩

private def s6Step222ExitGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858],775⟩

private def s6Step222FrontOut : WindowBank := ⟨s6Step222ExitFOut,s6Step222ExitGOut,s6Step222ExitFvOut,s6Step222ExitGvOut⟩

private def s6Step222CompleteOut : WindowBank := s6Step222FrontOut.repacked s6Step222CompleteMoves

private def s6Step222EarlyControlArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlEqualityArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlPositiveArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlClassPlan : HmrSourceClassPlan := ⟨s6Step222EarlyControlPositiveArena,[822],s6Step222EarlyControlEqualityArena,[825],⟨⟨908,false⟩,[⟨⟨822,false⟩,825⟩]⟩⟩

private def s6Step222EarlyControlFittedArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlFlagArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlHistoryArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlOutputArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlSigmaArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlZeroArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EarlyControlZeroPlan : HmrEqualityPlan := ⟨⟨774,false⟩,[⟨⟨773,false⟩,887⟩,⟨⟨772,false⟩,875⟩,⟨⟨771,false⟩,856⟩,⟨⟨770,false⟩,789⟩,⟨⟨769,false⟩,873⟩]⟩

private def s6Step222EarlyControlPlan : HmrEarlyControlPlan := ⟨s6Step222EarlyControlZeroArena,s6Step222EarlyControlZeroPlan,s6Step222EarlyControlClassPlan,s6Step222EarlyControlFlagArena,s6Step222EarlyControlFittedArena,s6Step222EarlyControlHistoryArena,s6Step222EarlyControlSigmaArena,s6Step222EarlyControlOutputArena,s6Step222EarlyControlLog⟩

private def s6Step222CounterWork : List Wire := [822, 825, 869, 786]

private theorem s6Step222Counter_bounded : s6Step222CounterWork.toFinset⊆arenaWires := by norm_num [s6Step222CounterWork,arenaWires,Finset.insert_subset_iff]

private def s6Step222HeadFvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222CounterDuring : Arena := ⟨s6Step222HeadFvAfter.live∪s6Step222CounterWork.toFinset,Finset.union_subset s6Step222HeadFvAfter.bounded s6Step222Counter_bounded⟩

private def s6Step222EntryFFresh : List Wire := []

private def s6Step222EntryFvFresh : List Wire := []

private def s6Step222EntryGFresh : List Wire := []

private def s6Step222EntryGvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EntryGvFresh : List Wire := [858]

private def s6Step222ExitFExtra : List Wire := [789]

private def s6Step222ExitFvExtra : List Wire := [856]

private def s6Step222ExitGExtra : List Wire := [158, 873]

private def s6Step222ExitGvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222ExitGvExtra : List Wire := [875]

private def s6Step222Add0Arena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222Add0Work : List Wire := [869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934]

private theorem s6Step222Add0_bounded : s6Step222Add0Work.toFinset⊆arenaWires := by
  have h : s6Step222Add0Work.all (fun q => decide (q<935))=true := by decide +kernel
  intro q hq
  have lt := of_decide_eq_true (List.all_eq_true.mp h q (List.mem_toFinset.mp hq))
  simpa [arenaWires] using lt

private def s6Step222Add0During : Arena := ⟨s6Step222Add0Arena.live∪s6Step222Add0Work.toFinset,Finset.union_subset s6Step222Add0Arena.bounded s6Step222Add0_bounded⟩

private def s6Step222Add1Arena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222Add1Work : List Wire := [869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934]

private theorem s6Step222Add1_bounded : s6Step222Add1Work.toFinset⊆arenaWires := by
  have h : s6Step222Add1Work.all (fun q => decide (q<935))=true := by decide +kernel
  intro q hq
  have lt := of_decide_eq_true (List.all_eq_true.mp h q (List.mem_toFinset.mp hq))
  simpa [arenaWires] using lt

private def s6Step222Add1During : Arena := ⟨s6Step222Add1Arena.live∪s6Step222Add1Work.toFinset,Finset.union_subset s6Step222Add1Arena.bounded s6Step222Add1_bounded⟩

private def s6Step222F4FlagArena : Arena := ⟨s6Step222HeadFvAfter.live∪{822},Finset.union_subset s6Step222HeadFvAfter.bounded (by norm_num [arenaWires])⟩

private def s6Step222F4Plan : HmrHybridF4Plan := ⟨s6Step222F4FlagArena,[822],s6Step222Add0Arena,[825],s6Step222Add0During,s6Step222Add0Work,s6Step222Add1During,s6Step222Add1Work⟩

private def s6Step222HeadFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 789],795⟩

private def s6Step222HeadFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807, 856],776⟩

private def s6Step222HeadGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 873],777⟩

private def s6Step222HeadGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858, 875],775⟩

private def s6Step222FrontHead : WindowBank := ⟨s6Step222HeadFOut,s6Step222HeadGOut,s6Step222HeadFvOut,s6Step222HeadGvOut⟩

private def s6Step222EntryFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩

private def s6Step222EntryFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩

private def s6Step222EntryGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158],777⟩

private def s6Step222EntryGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858],775⟩

private def s6Step222FrontPair : WindowBank := ⟨s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut⟩

private def s6Step222FrontSigmaArena : Arena := ⟨s6Step222EntryGvAfter.live∪{908},Finset.union_subset s6Step222EntryGvAfter.bounded (by norm_num [arenaWires])⟩

private def s6Step222HeadFFresh : List Wire := [789]

private def s6Step222HeadFvFresh : List Wire := [856]

private def s6Step222HeadGBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222HeadGFresh : List Wire := [873]

private def s6Step222HeadGvFresh : List Wire := [875]

private def s6Step222FrontPlan : HmrSourceFront := ⟨s6Step222EntryGvAfter,s6Step222FrontPair,(growRow 795 s6Step222EntryFFresh ++ (growRow 777 s6Step222EntryGFresh ++ (growRow 776 s6Step222EntryFvFresh ++ (growRow 775 s6Step222EntryGvFresh ++ [])))),s6Step222FrontSigmaArena,[908],s6Step222HeadGBefore,[828],
  s6Step222HeadFvAfter,s6Step222FrontHead,(growRow 777 s6Step222HeadGFresh ++ (growRow 795 s6Step222HeadFFresh ++ (growRow 775 s6Step222HeadGvFresh ++ (growRow 776 s6Step222HeadFvFresh ++ [])))),s6Step222F4Plan,s6Step222CounterDuring,s6Step222CounterWork,s6Step222ExitGvAfter,s6Step222FrontOut,(shrinkRow 777 s6Step222ExitGExtra ++ (shrinkRow 795 s6Step222ExitFExtra ++ (shrinkRow 776 s6Step222ExitFvExtra ++ (shrinkRow 775 s6Step222ExitGvExtra ++ []))))⟩

private def s6Step222CompletePlan : HmrEarlyStepPlan := ⟨s6Step222FrontPlan,s6Step222EarlyControlArena,s6Step222EarlyControlPlan,s6Step222CompleteMoves⟩

private theorem s6Step222Complete_apart : List.Disjoint (s6Step222CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769]) [908, 828, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] := by
  have nd : ((s6Step222CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769])++[908, 828, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834]).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  exact (List.nodup_append'.mp nd).2.2

private theorem s6Step222Complete_owned : (s6Step222CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769]).toFinset⊆s6Step222EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private def s6Step222CompleteMoveArena : Arena := ⟨s6Step222ExitGvAfter.live∪{158},Finset.union_subset s6Step222ExitGvAfter.bounded (by norm_num [arenaWires])⟩

private theorem s6Step222Complete_repack : s6Step222ExitGvAfter.checkRepack s6Step222CompleteMoves=some s6Step222EarlyControlArena := by
  have owned : 887∈s6Step222ExitGvAfter.live := by norm_num [s6Step222ExitGvAfter,arenaWires]
  have reserve : s6Step222ExitGvAfter.reserve {158}=some s6Step222CompleteMoveArena := by
    apply hmrArena_reserve_of_live
    · norm_num [arenaWires]
    · norm_num [s6Step222ExitGvAfter,arenaWires]
    · rfl
  have retired : s6Step222CompleteMoveArena.retireSet {887}=s6Step222EarlyControlArena := by
    unfold Arena.retireSet s6Step222EarlyControlArena
    simp only [Arena.mk.injEq]
    ext q
    simp only [s6Step222CompleteMoveArena,s6Step222ExitGvAfter,arenaWires,Finset.mem_sdiff,Finset.mem_union,Finset.mem_singleton,Finset.mem_filter,Finset.mem_range]
    simp only [Wire] at *
    omega
  simp only [s6Step222CompleteMoves]
  rw [Arena.checkRepack,if_pos owned,reserve]
  change (s6Step222CompleteMoveArena.retireSet {887}).checkRepack []=some s6Step222EarlyControlArena
  rw [retired]
  rfl

private theorem s6Step222EarlyControl_branchOwned : ([828] : List Wire).toFinset⊆s6Step222EarlyControlSigmaArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlSigmaArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_branch : compileHmrBranchRetirement s6Step222EarlyControlSigmaArena 828=some s6Step222EarlyControlOutputArena := by
  apply hmrArena_release_false_of_live
  · exact s6Step222EarlyControl_branchOwned
  · ext q
    simp [s6Step222EarlyControlOutputArena,s6Step222EarlyControlSigmaArena,arenaWires]
    simp only [Wire] at *
    omega

private theorem s6Step222EarlyControl_classEqualityBorrow : s6Step222EarlyControlPositiveArena.checkBorrow (([908, 822] : List Wire).length-1) s6Step222EarlyControlLog.classWork=some s6Step222EarlyControlEqualityArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlPositiveArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlEqualityArena,s6Step222EarlyControlPositiveArena,s6Step222EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step222EarlyControl_classEqualityOwned : ([908, 822] : List Wire).toFinset⊆s6Step222EarlyControlPositiveArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlPositiveArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_classEquality : compileHmrEqualityLog s6Step222EarlyControlPositiveArena [908, 822] 0 s6Step222EarlyControlLog.classWork=some (s6Step222EarlyControlEqualityArena,s6Step222EarlyControlLog.classWork,s6Step222EarlyControlClassPlan.equality) := by
  apply compileHmrEqualityLog_of_parts
  · exact ⟨s6Step222EarlyControl_classEqualityOwned,by decide +kernel,by decide +kernel⟩
  · exact s6Step222EarlyControl_classEqualityBorrow
  · rfl
  · decide +kernel

private theorem s6Step222EarlyControl_classOwned : ([769, 873, 908] : List Wire).toFinset⊆s6Step222EarlyControlZeroArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlZeroArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_positiveBorrow : s6Step222EarlyControlZeroArena.checkBorrow (1) s6Step222EarlyControlLog.positiveWork=some s6Step222EarlyControlPositiveArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlZeroArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlPositiveArena,s6Step222EarlyControlZeroArena,s6Step222EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step222EarlyControl_class : compileHmrSourceClassLog s6Step222EarlyControlZeroArena false 769 s6Step222EarlyControlZeroPlan.top 0 908 s6Step222EarlyControlLog.positiveWork s6Step222EarlyControlLog.classWork=some s6Step222EarlyControlClassPlan := by
  apply compileHmrSourceClassLog_of_logged s6Step222EarlyControlClassPlan s6Step222EarlyControlZeroArena false 769 s6Step222EarlyControlZeroPlan.top 0 908
  constructor
  · decide +kernel
  · exact s6Step222EarlyControl_classOwned
  · exact s6Step222EarlyControl_positiveBorrow
  · exact s6Step222EarlyControl_classEquality

private theorem s6Step222EarlyControl_entryRecordOwned : ([828, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step222EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_entrySigmaOwned : ([908, 254] : List Wire).toFinset⊆s6Step222EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_fitBorrow : s6Step222EarlyControlFlagArena.checkBorrow ((47-([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).length)) s6Step222EarlyControlLog.recordFresh=some s6Step222EarlyControlFittedArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlFlagArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlFittedArena,s6Step222EarlyControlFlagArena,s6Step222EarlyControlLog,arenaWires]

private theorem s6Step222EarlyControl_fitOwned : ([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step222EarlyControlFlagArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlFlagArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_fit : compileHmrRecordGrowLog s6Step222EarlyControlFlagArena [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step222EarlyControlLog.recordFresh=some s6Step222EarlyControlFittedArena := by
  apply compileHmrRecordGrowLog_of_parts
  · exact ⟨by decide +kernel,s6Step222EarlyControl_fitOwned,by decide +kernel⟩
  · exact s6Step222EarlyControl_fitBorrow

private theorem s6Step222EarlyControl_flagsBorrow : s6Step222EarlyControlEqualityArena.checkBorrow (6) s6Step222EarlyControlLog.flagWork=some s6Step222EarlyControlFlagArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlEqualityArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlFlagArena,s6Step222EarlyControlEqualityArena,s6Step222EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step222EarlyControl_flagsOwned : ([825, 253, 252, 251] : List Wire).toFinset⊆s6Step222EarlyControlEqualityArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlEqualityArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_flags : compileHmrFlagsLog s6Step222EarlyControlClassPlan.equalityArena s6Step222EarlyControlClassPlan.equality.top 253 252 251 s6Step222EarlyControlLog.flagWork=some s6Step222EarlyControlFlagArena := by
  apply compileHmrFlagsLog_of_parts
  · exact ⟨by decide +kernel,s6Step222EarlyControl_flagsOwned⟩
  · exact s6Step222EarlyControl_flagsBorrow

private theorem s6Step222EarlyControl_historyBorrow : s6Step222EarlyControlArena.checkBorrow ((47-([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).length)) s6Step222EarlyControlLog.recordFresh=some s6Step222EarlyControlHistoryArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlHistoryArena,s6Step222EarlyControlArena,s6Step222EarlyControlLog,arenaWires]

private theorem s6Step222EarlyControl_historyOwned : ([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step222EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_history : compileHmrRecordGrowLog s6Step222EarlyControlArena [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step222EarlyControlLog.recordFresh=some s6Step222EarlyControlHistoryArena := by
  apply compileHmrRecordGrowLog_of_parts
  · exact ⟨by decide +kernel,s6Step222EarlyControl_historyOwned,by decide +kernel⟩
  · exact s6Step222EarlyControl_historyBorrow

private theorem s6Step222EarlyControl_sigmaOwned : ([254, 908] : List Wire).toFinset⊆s6Step222EarlyControlHistoryArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlHistoryArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_sigmaReleaseOwned : ([908] : List Wire).toFinset⊆s6Step222EarlyControlHistoryArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlHistoryArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_sigmaRelease : s6Step222EarlyControlHistoryArena.release {908} (fun _ => false)=some s6Step222EarlyControlSigmaArena := by
  apply hmrArena_release_false_of_live
  · exact s6Step222EarlyControl_sigmaReleaseOwned
  · ext q
    simp [s6Step222EarlyControlSigmaArena,s6Step222EarlyControlHistoryArena,arenaWires]
    simp only [Wire] at *
    omega

private theorem s6Step222EarlyControl_sigma : compileHmrSigmaDropLog s6Step222EarlyControlHistoryArena false 0 0 254 908 []=some s6Step222EarlyControlSigmaArena := by
  apply compileHmrSigmaDropLog_early_of_parts
  · exact ⟨by decide +kernel,s6Step222EarlyControl_sigmaOwned⟩
  · exact s6Step222EarlyControl_sigmaRelease

private theorem s6Step222EarlyControl_zeroBorrow : s6Step222EarlyControlArena.checkBorrow (([774, 773, 772, 771, 770, 769] : List Wire).length-1) s6Step222EarlyControlLog.zeroWork=some s6Step222EarlyControlZeroArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step222EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step222EarlyControlZeroArena,s6Step222EarlyControlArena,s6Step222EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step222EarlyControl_zeroOwned : ([774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step222EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step222EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<887) ∨ (888≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EarlyControl_zero : compileHmrEqualityLog s6Step222EarlyControlArena [774, 773, 772, 771, 770, 769] 0 s6Step222EarlyControlLog.zeroWork=some (s6Step222EarlyControlZeroArena,s6Step222EarlyControlLog.zeroWork,s6Step222EarlyControlZeroPlan) := by
  apply compileHmrEqualityLog_of_parts
  · exact ⟨s6Step222EarlyControl_zeroOwned,by decide +kernel,by decide +kernel⟩
  · exact s6Step222EarlyControl_zeroBorrow
  · rfl
  · decide +kernel

private theorem s6Step222EarlyControl_logged : s6Step222EarlyControlPlan.Logged s6Step222EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 908 254 253 252 251 828 47 := by
  constructor
  · decide +kernel
  · decide +kernel
  · decide +kernel
  · exact s6Step222EarlyControl_entryRecordOwned
  · decide +kernel
  · exact s6Step222EarlyControl_entrySigmaOwned
  · decide +kernel
  · exact s6Step222EarlyControl_zero
  · exact s6Step222EarlyControl_class
  · decide +kernel
  · decide +kernel
  · exact s6Step222EarlyControl_flags
  · exact s6Step222EarlyControl_fit
  · exact s6Step222EarlyControl_history
  · exact s6Step222EarlyControl_sigma
  · exact s6Step222EarlyControl_branch

private theorem s6Step222EarlyControl_plan_checked : compileHmrEarlyControlLog s6Step222EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 908 254 253 252 251 828 47 s6Step222EarlyControlLog=some s6Step222EarlyControlPlan :=
  compileHmrEarlyControlLog_of_logged s6Step222EarlyControlPlan s6Step222EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 908 254 253 252 251 828 47 s6Step222EarlyControl_logged

private def s6Step222EntryFBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222EntryFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩

private def s6Step222EntryFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩

private def s6Step222EntryGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158],777⟩

private def s6Step222EntryGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845],775⟩

private def s6Step222FrontBank : WindowBank := ⟨s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow⟩

private def s6Step222Add0A : List Wire := [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 789, 795]

private def s6Step222Add0B : List Wire := [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 873, 777]

private def s6Step222Add1A : List Wire := [255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807, 856, 776]

private def s6Step222Add1B : List Wire := [511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858, 875, 775]

private theorem s6Step222Counter_apart : Disjoint s6Step222HeadFvAfter.live s6Step222CounterWork.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step222HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Counter_borrowed : s6Step222HeadFvAfter.checkBorrow 4 s6Step222CounterWork=some s6Step222CounterDuring := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide +kernel)]
  exact hmrArena_reserve_of_live s6Step222HeadFvAfter s6Step222CounterDuring s6Step222CounterWork.toFinset s6Step222Counter_bounded s6Step222Counter_apart rfl

private theorem s6Step222Counter_owned : (908::[774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step222HeadFvAfter.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Counter_checked : compileHmrCounterStepLog s6Step222HeadFvAfter true 908 [774, 773, 772, 771, 770, 769] s6Step222CounterWork=some s6Step222CounterDuring := by
  have owned : ∀q∈908::[774, 773, 772, 771, 770, 769],q∈s6Step222HeadFvAfter.live := fun q hq => s6Step222Counter_owned (List.mem_toFinset.mpr hq)
  unfold compileHmrCounterStepLog
  rw [if_pos (And.intro (by decide) (And.intro (by decide) owned))]
  exact s6Step222Counter_borrowed

private def s6Step222EntryFAfter : Arena := s6Step222EntryFBefore

private theorem s6Step222EntryBank_incomingDistinct : ([s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222EntryF_Incoming : rowsOwned s6Step222EntryFBefore [s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] 0 s6Step222EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222EntryBank_outgoingOwned : rowsOwned s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step222EntryGvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222EntryF_Outgoing : rowsOwned s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] :=
  hmrRows_owned_drop s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] 0 s6Step222EntryBank_outgoingOwned

private theorem s6Step222EntryF_distinct : (s6Step222EntryFRow.sign::s6Step222EntryFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222EntryF_owned : (s6Step222EntryFRow.sign::s6Step222EntryFRow.payload).toFinset⊆s6Step222EntryFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EntryF_reserved : s6Step222EntryFBefore.reserve s6Step222EntryFFresh.toFinset=some s6Step222EntryFAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222EntryFFresh,arenaWires]
  · norm_num [s6Step222EntryFBefore,s6Step222EntryFFresh,arenaWires]
  · simp only [s6Step222EntryFFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step222EntryF_checked : planRowResizeLog s6Step222EntryFBefore s6Step222EntryFRow 159 s6Step222EntryFFresh=
    some (s6Step222EntryFAfter,⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩,growRow 795 s6Step222EntryFFresh) := by
  have result := planRowResizeLog_of_growth s6Step222EntryFBefore s6Step222EntryFAfter s6Step222EntryFRow 159 s6Step222EntryFFresh
    s6Step222EntryF_distinct s6Step222EntryF_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222EntryF_reserved
  have rowEq : WindowRow.mk (s6Step222EntryFRow.payload++s6Step222EntryFFresh) s6Step222EntryFRow.sign=⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step222EntryFvAfter : Arena := s6Step222EntryFBefore

private def s6Step222EntryFvBefore : Arena := s6Step222EntryFBefore

private theorem s6Step222EntryFv_Incoming : rowsOwned s6Step222EntryFvBefore [s6Step222EntryFvRow,s6Step222EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] 2 s6Step222EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222EntryFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222EntryFv_Outgoing : rowsOwned s6Step222EntryGvAfter [s6Step222EntryFvOut,s6Step222EntryGvOut] :=
  hmrRows_owned_drop s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] 2 s6Step222EntryBank_outgoingOwned

private theorem s6Step222EntryFv_distinct : (s6Step222EntryFvRow.sign::s6Step222EntryFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222EntryFv_owned : (s6Step222EntryFvRow.sign::s6Step222EntryFvRow.payload).toFinset⊆s6Step222EntryFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222EntryFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EntryFv_reserved : s6Step222EntryFvBefore.reserve s6Step222EntryFvFresh.toFinset=some s6Step222EntryFvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222EntryFvFresh,arenaWires]
  · norm_num [s6Step222EntryFvBefore,s6Step222EntryFBefore,s6Step222EntryFvFresh,arenaWires]
  · simp only [s6Step222EntryFvFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step222EntryFv_checked : planRowResizeLog s6Step222EntryFvBefore s6Step222EntryFvRow 126 s6Step222EntryFvFresh=
    some (s6Step222EntryFvAfter,⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩,growRow 776 s6Step222EntryFvFresh) := by
  have result := planRowResizeLog_of_growth s6Step222EntryFvBefore s6Step222EntryFvAfter s6Step222EntryFvRow 126 s6Step222EntryFvFresh
    s6Step222EntryFv_distinct s6Step222EntryFv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222EntryFv_reserved
  have rowEq : WindowRow.mk (s6Step222EntryFvRow.payload++s6Step222EntryFvFresh) s6Step222EntryFvRow.sign=⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step222EntryGAfter : Arena := s6Step222EntryFBefore

private def s6Step222EntryGBefore : Arena := s6Step222EntryFBefore

private theorem s6Step222EntryG_Incoming : rowsOwned s6Step222EntryGBefore [s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] 1 s6Step222EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222EntryGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222EntryG_Outgoing : rowsOwned s6Step222EntryGvAfter [s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] :=
  hmrRows_owned_drop s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] 1 s6Step222EntryBank_outgoingOwned

private theorem s6Step222EntryG_distinct : (s6Step222EntryGRow.sign::s6Step222EntryGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222EntryG_owned : (s6Step222EntryGRow.sign::s6Step222EntryGRow.payload).toFinset⊆s6Step222EntryGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222EntryGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EntryG_reserved : s6Step222EntryGBefore.reserve s6Step222EntryGFresh.toFinset=some s6Step222EntryGAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222EntryGFresh,arenaWires]
  · norm_num [s6Step222EntryGBefore,s6Step222EntryFBefore,s6Step222EntryGFresh,arenaWires]
  · simp only [s6Step222EntryGFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step222EntryG_checked : planRowResizeLog s6Step222EntryGBefore s6Step222EntryGRow 159 s6Step222EntryGFresh=
    some (s6Step222EntryGAfter,⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158],777⟩,growRow 777 s6Step222EntryGFresh) := by
  have result := planRowResizeLog_of_growth s6Step222EntryGBefore s6Step222EntryGAfter s6Step222EntryGRow 159 s6Step222EntryGFresh
    s6Step222EntryG_distinct s6Step222EntryG_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222EntryG_reserved
  have rowEq : WindowRow.mk (s6Step222EntryGRow.payload++s6Step222EntryGFresh) s6Step222EntryGRow.sign=⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158],777⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step222EntryGvBefore : Arena := s6Step222EntryFBefore

private theorem s6Step222EntryGv_Incoming : rowsOwned s6Step222EntryGvBefore [s6Step222EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow] 3 s6Step222EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222EntryGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222EntryGv_Outgoing : rowsOwned s6Step222EntryGvAfter [s6Step222EntryGvOut] :=
  hmrRows_owned_drop s6Step222EntryGvAfter [s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut] 3 s6Step222EntryBank_outgoingOwned

private theorem s6Step222EntryGv_distinct : (s6Step222EntryGvRow.sign::s6Step222EntryGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222EntryGv_owned : (s6Step222EntryGvRow.sign::s6Step222EntryGvRow.payload).toFinset⊆s6Step222EntryGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222EntryGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222EntryGv_reserved : s6Step222EntryGvBefore.reserve s6Step222EntryGvFresh.toFinset=some s6Step222EntryGvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222EntryGvFresh,arenaWires]
  · norm_num [s6Step222EntryGvBefore,s6Step222EntryFBefore,s6Step222EntryGvFresh,arenaWires]
  · ext q
    simp only [s6Step222EntryGvAfter,s6Step222EntryGvBefore,s6Step222EntryFBefore,s6Step222EntryGvFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222EntryGv_checked : planRowResizeLog s6Step222EntryGvBefore s6Step222EntryGvRow 126 s6Step222EntryGvFresh=
    some (s6Step222EntryGvAfter,⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858],775⟩,growRow 775 s6Step222EntryGvFresh) := by
  have result := planRowResizeLog_of_growth s6Step222EntryGvBefore s6Step222EntryGvAfter s6Step222EntryGvRow 126 s6Step222EntryGvFresh
    s6Step222EntryGv_distinct s6Step222EntryGv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222EntryGv_reserved
  have rowEq : WindowRow.mk (s6Step222EntryGvRow.payload++s6Step222EntryGvFresh) s6Step222EntryGvRow.sign=⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858],775⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step222EntryBank_rows : planWindowRowsLog s6Step222EntryFBefore [(s6Step222EntryFRow,159),(s6Step222EntryGRow,159),(s6Step222EntryFvRow,126),(s6Step222EntryGvRow,126)] [s6Step222EntryFFresh,s6Step222EntryGFresh,s6Step222EntryFvFresh,s6Step222EntryGvFresh]=
    some (s6Step222EntryGvAfter,[s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut],(growRow 795 s6Step222EntryFFresh ++ (growRow 777 s6Step222EntryGFresh ++ (growRow 776 s6Step222EntryFvFresh ++ (growRow 775 s6Step222EntryGvFresh ++ []))))) := by
  have h4 : planWindowRowsLog s6Step222EntryGvAfter [] []=some (s6Step222EntryGvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step222EntryGvBefore s6Step222EntryGvAfter s6Step222EntryGvAfter
    s6Step222EntryGvRow s6Step222EntryGvOut 126 s6Step222EntryGvFresh [] [] []
    (growRow 775 s6Step222EntryGvFresh) ([]) s6Step222EntryGv_Incoming s6Step222EntryGv_checked h4 s6Step222EntryGv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step222EntryFvBefore s6Step222EntryFvAfter s6Step222EntryGvAfter
    s6Step222EntryFvRow s6Step222EntryFvOut 126 s6Step222EntryFvFresh [(s6Step222EntryGvRow,126)] [s6Step222EntryGvFresh] [s6Step222EntryGvOut]
    (growRow 776 s6Step222EntryFvFresh) ((growRow 775 s6Step222EntryGvFresh ++ [])) s6Step222EntryFv_Incoming s6Step222EntryFv_checked h3 s6Step222EntryFv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step222EntryGBefore s6Step222EntryGAfter s6Step222EntryGvAfter
    s6Step222EntryGRow s6Step222EntryGOut 159 s6Step222EntryGFresh [(s6Step222EntryFvRow,126),(s6Step222EntryGvRow,126)] [s6Step222EntryFvFresh,s6Step222EntryGvFresh] [s6Step222EntryFvOut,s6Step222EntryGvOut]
    (growRow 777 s6Step222EntryGFresh) ((growRow 776 s6Step222EntryFvFresh ++ (growRow 775 s6Step222EntryGvFresh ++ []))) s6Step222EntryG_Incoming s6Step222EntryG_checked h2 s6Step222EntryG_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step222EntryFBefore s6Step222EntryFAfter s6Step222EntryGvAfter
    s6Step222EntryFRow s6Step222EntryFOut 159 s6Step222EntryFFresh [(s6Step222EntryGRow,159),(s6Step222EntryFvRow,126),(s6Step222EntryGvRow,126)] [s6Step222EntryGFresh,s6Step222EntryFvFresh,s6Step222EntryGvFresh] [s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut]
    (growRow 795 s6Step222EntryFFresh) ((growRow 777 s6Step222EntryGFresh ++ (growRow 776 s6Step222EntryFvFresh ++ (growRow 775 s6Step222EntryGvFresh ++ [])))) s6Step222EntryF_Incoming s6Step222EntryF_checked h1 s6Step222EntryF_Outgoing
  exact h0

private theorem s6Step222EntryBank_checked : compileHmrBankResizeLog .entry s6Step222EntryFBefore ⟨s6Step222EntryFRow,s6Step222EntryGRow,s6Step222EntryFvRow,s6Step222EntryGvRow⟩ ⟨159,159,126,126⟩ [s6Step222EntryFFresh,s6Step222EntryGFresh,s6Step222EntryFvFresh,s6Step222EntryGvFresh]=
    some (s6Step222EntryGvAfter,⟨s6Step222EntryFOut,s6Step222EntryGOut,s6Step222EntryFvOut,s6Step222EntryGvOut⟩,(growRow 795 s6Step222EntryFFresh ++ (growRow 777 s6Step222EntryGFresh ++ (growRow 776 s6Step222EntryFvFresh ++ (growRow 775 s6Step222EntryGvFresh ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step222EntryBank_rows]
  rfl

private def s6Step222ExitFAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222ExitGAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222ExitFBefore : Arena := s6Step222ExitGAfter

private def s6Step222ExitFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 789],795⟩

private def s6Step222ExitFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807, 856],776⟩

private def s6Step222ExitGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 873],777⟩

private def s6Step222ExitGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858, 875],775⟩

private theorem s6Step222ExitBank_incomingDistinct : ([s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222ExitF_Incoming : rowsOwned s6Step222ExitFBefore [s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] 1 s6Step222ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222ExitFBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222ExitBank_outgoingOwned : rowsOwned s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step222ExitGvAfter (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222ExitF_Outgoing : rowsOwned s6Step222ExitGvAfter [s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] :=
  hmrRows_owned_drop s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] 1 s6Step222ExitBank_outgoingOwned

private theorem s6Step222ExitF_distinct : (s6Step222ExitFRow.sign::s6Step222ExitFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222ExitF_owned : (s6Step222ExitFRow.sign::s6Step222ExitFRow.payload).toFinset⊆s6Step222ExitFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222ExitFBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222ExitF_retired : s6Step222ExitFBefore.retireSet s6Step222ExitFExtra.toFinset=s6Step222ExitFAfter := by
  unfold Arena.retireSet s6Step222ExitFAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step222ExitFBefore,s6Step222ExitGAfter,s6Step222ExitFExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step222ExitF_checked : planRowResizeLog s6Step222ExitFBefore s6Step222ExitFRow 159 []=
    some (s6Step222ExitFAfter,s6Step222ExitFOut,shrinkRow 795 s6Step222ExitFExtra) := by
  have result := planRowResizeLog_of_shrink s6Step222ExitFBefore s6Step222ExitFRow 159 s6Step222ExitF_distinct s6Step222ExitF_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step222ExitFRow.payload.take 159) s6Step222ExitFRow.sign=s6Step222ExitFOut := by decide +kernel
  have hi : s6Step222ExitFRow.payload.drop 159=s6Step222ExitFExtra := by decide +kernel
  rw [lo,hi,s6Step222ExitF_retired] at result
  exact result

private def s6Step222ExitFvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222ExitFvBefore : Arena := s6Step222ExitFAfter

private theorem s6Step222ExitFv_Incoming : rowsOwned s6Step222ExitFvBefore [s6Step222ExitFvRow,s6Step222ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] 2 s6Step222ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222ExitFvBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222ExitFv_Outgoing : rowsOwned s6Step222ExitGvAfter [s6Step222ExitFvOut,s6Step222ExitGvOut] :=
  hmrRows_owned_drop s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] 2 s6Step222ExitBank_outgoingOwned

private theorem s6Step222ExitFv_distinct : (s6Step222ExitFvRow.sign::s6Step222ExitFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222ExitFv_owned : (s6Step222ExitFvRow.sign::s6Step222ExitFvRow.payload).toFinset⊆s6Step222ExitFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222ExitFvBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222ExitFv_retired : s6Step222ExitFvBefore.retireSet s6Step222ExitFvExtra.toFinset=s6Step222ExitFvAfter := by
  unfold Arena.retireSet s6Step222ExitFvAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step222ExitFvBefore,s6Step222ExitFAfter,s6Step222ExitFvExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step222ExitFv_checked : planRowResizeLog s6Step222ExitFvBefore s6Step222ExitFvRow 126 []=
    some (s6Step222ExitFvAfter,s6Step222ExitFvOut,shrinkRow 776 s6Step222ExitFvExtra) := by
  have result := planRowResizeLog_of_shrink s6Step222ExitFvBefore s6Step222ExitFvRow 126 s6Step222ExitFv_distinct s6Step222ExitFv_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step222ExitFvRow.payload.take 126) s6Step222ExitFvRow.sign=s6Step222ExitFvOut := by decide +kernel
  have hi : s6Step222ExitFvRow.payload.drop 126=s6Step222ExitFvExtra := by decide +kernel
  rw [lo,hi,s6Step222ExitFv_retired] at result
  exact result

private def s6Step222ExitGBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private theorem s6Step222ExitG_Incoming : rowsOwned s6Step222ExitGBefore [s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] 0 s6Step222ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222ExitGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222ExitG_Outgoing : rowsOwned s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] :=
  hmrRows_owned_drop s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] 0 s6Step222ExitBank_outgoingOwned

private theorem s6Step222ExitG_distinct : (s6Step222ExitGRow.sign::s6Step222ExitGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222ExitG_owned : (s6Step222ExitGRow.sign::s6Step222ExitGRow.payload).toFinset⊆s6Step222ExitGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222ExitGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222ExitG_retired : s6Step222ExitGBefore.retireSet s6Step222ExitGExtra.toFinset=s6Step222ExitGAfter := by
  unfold Arena.retireSet s6Step222ExitGAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step222ExitGBefore,s6Step222ExitGExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step222ExitG_checked : planRowResizeLog s6Step222ExitGBefore s6Step222ExitGRow 158 []=
    some (s6Step222ExitGAfter,s6Step222ExitGOut,shrinkRow 777 s6Step222ExitGExtra) := by
  have result := planRowResizeLog_of_shrink s6Step222ExitGBefore s6Step222ExitGRow 158 s6Step222ExitG_distinct s6Step222ExitG_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step222ExitGRow.payload.take 158) s6Step222ExitGRow.sign=s6Step222ExitGOut := by decide +kernel
  have hi : s6Step222ExitGRow.payload.drop 158=s6Step222ExitGExtra := by decide +kernel
  rw [lo,hi,s6Step222ExitG_retired] at result
  exact result

private def s6Step222ExitGvBefore : Arena := s6Step222ExitFvAfter

private theorem s6Step222ExitGv_Incoming : rowsOwned s6Step222ExitGvBefore [s6Step222ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222ExitGRow,s6Step222ExitFRow,s6Step222ExitFvRow,s6Step222ExitGvRow] 3 s6Step222ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222ExitGvBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222ExitGv_Outgoing : rowsOwned s6Step222ExitGvAfter [s6Step222ExitGvOut] :=
  hmrRows_owned_drop s6Step222ExitGvAfter [s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut] 3 s6Step222ExitBank_outgoingOwned

private theorem s6Step222ExitGv_distinct : (s6Step222ExitGvRow.sign::s6Step222ExitGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222ExitGv_owned : (s6Step222ExitGvRow.sign::s6Step222ExitGvRow.payload).toFinset⊆s6Step222ExitGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222ExitGvBefore (fun q => (0≤q ∧ q<158) ∨ (159≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222ExitGv_retired : s6Step222ExitGvBefore.retireSet s6Step222ExitGvExtra.toFinset=s6Step222ExitGvAfter := by
  unfold Arena.retireSet s6Step222ExitGvAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step222ExitGvBefore,s6Step222ExitFvAfter,s6Step222ExitGvExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step222ExitGv_checked : planRowResizeLog s6Step222ExitGvBefore s6Step222ExitGvRow 126 []=
    some (s6Step222ExitGvAfter,s6Step222ExitGvOut,shrinkRow 775 s6Step222ExitGvExtra) := by
  have result := planRowResizeLog_of_shrink s6Step222ExitGvBefore s6Step222ExitGvRow 126 s6Step222ExitGv_distinct s6Step222ExitGv_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step222ExitGvRow.payload.take 126) s6Step222ExitGvRow.sign=s6Step222ExitGvOut := by decide +kernel
  have hi : s6Step222ExitGvRow.payload.drop 126=s6Step222ExitGvExtra := by decide +kernel
  rw [lo,hi,s6Step222ExitGv_retired] at result
  exact result

private theorem s6Step222ExitBank_rows : planWindowRowsLog s6Step222ExitGBefore [(s6Step222ExitGRow,158),(s6Step222ExitFRow,159),(s6Step222ExitFvRow,126),(s6Step222ExitGvRow,126)] [[],[],[],[]]=
    some (s6Step222ExitGvAfter,[s6Step222ExitGOut,s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut],(shrinkRow 777 s6Step222ExitGExtra ++ (shrinkRow 795 s6Step222ExitFExtra ++ (shrinkRow 776 s6Step222ExitFvExtra ++ (shrinkRow 775 s6Step222ExitGvExtra ++ []))))) := by
  have h4 : planWindowRowsLog s6Step222ExitGvAfter [] []=some (s6Step222ExitGvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step222ExitGvBefore s6Step222ExitGvAfter s6Step222ExitGvAfter
    s6Step222ExitGvRow s6Step222ExitGvOut 126 [] [] [] []
    (shrinkRow 775 s6Step222ExitGvExtra) ([]) s6Step222ExitGv_Incoming s6Step222ExitGv_checked h4 s6Step222ExitGv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step222ExitFvBefore s6Step222ExitFvAfter s6Step222ExitGvAfter
    s6Step222ExitFvRow s6Step222ExitFvOut 126 [] [(s6Step222ExitGvRow,126)] [[]] [s6Step222ExitGvOut]
    (shrinkRow 776 s6Step222ExitFvExtra) ((shrinkRow 775 s6Step222ExitGvExtra ++ [])) s6Step222ExitFv_Incoming s6Step222ExitFv_checked h3 s6Step222ExitFv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step222ExitFBefore s6Step222ExitFAfter s6Step222ExitGvAfter
    s6Step222ExitFRow s6Step222ExitFOut 159 [] [(s6Step222ExitFvRow,126),(s6Step222ExitGvRow,126)] [[],[]] [s6Step222ExitFvOut,s6Step222ExitGvOut]
    (shrinkRow 795 s6Step222ExitFExtra) ((shrinkRow 776 s6Step222ExitFvExtra ++ (shrinkRow 775 s6Step222ExitGvExtra ++ []))) s6Step222ExitF_Incoming s6Step222ExitF_checked h2 s6Step222ExitF_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step222ExitGBefore s6Step222ExitGAfter s6Step222ExitGvAfter
    s6Step222ExitGRow s6Step222ExitGOut 158 [] [(s6Step222ExitFRow,159),(s6Step222ExitFvRow,126),(s6Step222ExitGvRow,126)] [[],[],[]] [s6Step222ExitFOut,s6Step222ExitFvOut,s6Step222ExitGvOut]
    (shrinkRow 777 s6Step222ExitGExtra) ((shrinkRow 795 s6Step222ExitFExtra ++ (shrinkRow 776 s6Step222ExitFvExtra ++ (shrinkRow 775 s6Step222ExitGvExtra ++ [])))) s6Step222ExitG_Incoming s6Step222ExitG_checked h1 s6Step222ExitG_Outgoing
  exact h0

private theorem s6Step222ExitBank_checked : compileHmrBankResizeLog .exit s6Step222ExitGBefore ⟨s6Step222ExitFRow,s6Step222ExitGRow,s6Step222ExitFvRow,s6Step222ExitGvRow⟩ ⟨159,158,126,126⟩ [[],[],[],[]]=
    some (s6Step222ExitGvAfter,⟨s6Step222ExitFOut,s6Step222ExitGOut,s6Step222ExitFvOut,s6Step222ExitGvOut⟩,(shrinkRow 777 s6Step222ExitGExtra ++ (shrinkRow 795 s6Step222ExitFExtra ++ (shrinkRow 776 s6Step222ExitFvExtra ++ (shrinkRow 775 s6Step222ExitGvExtra ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step222ExitBank_rows]
  rfl

private theorem s6Step222Add0_apart : Disjoint s6Step222Add0Arena.live s6Step222Add0Work.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step222Add0Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Add0_card : s6Step222Add0Arena.live.card=891 := by
  decide +kernel

private theorem s6Step222Add0_borrowed : s6Step222Add0Arena.checkBorrow (hmrHybridCount s6Step222Add0Arena s6Step222Add0B.length) s6Step222Add0Work=some s6Step222Add0During := by
  have len : s6Step222Add0Work.length=hmrHybridCount s6Step222Add0Arena s6Step222Add0B.length := by
    rw [hmrHybridCount,s6Step222Add0_card]
    decide +kernel
  have nd : s6Step222Add0Work.Nodup := by apply hmrLayout_nodup_of_sorted; decide +kernel
  unfold Arena.checkBorrow
  rw [if_pos (And.intro len nd)]
  exact hmrArena_reserve_of_live s6Step222Add0Arena s6Step222Add0During s6Step222Add0Work.toFinset s6Step222Add0_bounded s6Step222Add0_apart rfl

private theorem s6Step222Add0_distinct : (822::828::825::(s6Step222Add0A++s6Step222Add0B)).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222Add0_owned : (822::828::825::(s6Step222Add0A++s6Step222Add0B)).toFinset⊆s6Step222Add0Arena.live := by
  apply hmrLayout_owned_of_filter s6Step222Add0Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Add0_checked : compileHmrHybridCinLog s6Step222Add0Arena 828 822 825 s6Step222Add0A s6Step222Add0B s6Step222Add0Work=some s6Step222Add0During := by
  exact compileHmrHybridCinLog_of_parts s6Step222Add0Arena s6Step222Add0During 828 822 825 s6Step222Add0A s6Step222Add0B s6Step222Add0Work
    (by decide +kernel) (by decide +kernel) s6Step222Add0_distinct
    (fun q hq => s6Step222Add0_owned (List.mem_toFinset.mpr hq)) s6Step222Add0_borrowed

private theorem s6Step222Add1_apart : Disjoint s6Step222Add1Arena.live s6Step222Add1Work.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step222Add1Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Add1_card : s6Step222Add1Arena.live.card=891 := by
  decide +kernel

private theorem s6Step222Add1_borrowed : s6Step222Add1Arena.checkBorrow (hmrHybridCount s6Step222Add1Arena s6Step222Add1B.length) s6Step222Add1Work=some s6Step222Add1During := by
  have len : s6Step222Add1Work.length=hmrHybridCount s6Step222Add1Arena s6Step222Add1B.length := by
    rw [hmrHybridCount,s6Step222Add1_card]
    decide +kernel
  have nd : s6Step222Add1Work.Nodup := by apply hmrLayout_nodup_of_sorted; decide +kernel
  unfold Arena.checkBorrow
  rw [if_pos (And.intro len nd)]
  exact hmrArena_reserve_of_live s6Step222Add1Arena s6Step222Add1During s6Step222Add1Work.toFinset s6Step222Add1_bounded s6Step222Add1_apart rfl

private theorem s6Step222Add1_distinct : (822::828::825::(s6Step222Add1A++s6Step222Add1B)).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222Add1_owned : (822::828::825::(s6Step222Add1A++s6Step222Add1B)).toFinset⊆s6Step222Add1Arena.live := by
  apply hmrLayout_owned_of_filter s6Step222Add1Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222Add1_checked : compileHmrHybridCinLog s6Step222Add1Arena 828 822 825 s6Step222Add1A s6Step222Add1B s6Step222Add1Work=some s6Step222Add1During := by
  exact compileHmrHybridCinLog_of_parts s6Step222Add1Arena s6Step222Add1During 828 822 825 s6Step222Add1A s6Step222Add1B s6Step222Add1Work
    (by decide +kernel) (by decide +kernel) s6Step222Add1_distinct
    (fun q hq => s6Step222Add1_owned (List.mem_toFinset.mpr hq)) s6Step222Add1_borrowed

private theorem s6Step222F4_apart : Disjoint (s6Step222Add0A++s6Step222Add0B).toFinset (s6Step222Add1A++s6Step222Add1B).toFinset := by
  have nd : ((s6Step222Add0A++s6Step222Add0B)++(s6Step222Add1A++s6Step222Add1B)).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  apply Finset.disjoint_left.mpr
  intro q hq hr
  exact List.disjoint_left.mp (List.nodup_append'.mp nd).2.2 (List.mem_toFinset.mp hq) (List.mem_toFinset.mp hr)

private theorem s6Step222F4_carry : s6Step222F4FlagArena.checkBorrow 1 [825]=some s6Step222Add0Arena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step222F4FlagArena,s6Step222HeadFvAfter,arenaWires]
  · ext q
    simp only [s6Step222F4FlagArena,s6Step222HeadFvAfter,s6Step222Add0Arena,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_union,Finset.mem_singleton,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222F4_distinct : (908::828::822::825::((s6Step222Add0A++s6Step222Add1A)++(s6Step222Add0B++s6Step222Add1B))).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222F4_flag : s6Step222HeadFvAfter.checkBorrow 1 [822]=some s6Step222F4FlagArena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step222HeadFvAfter,arenaWires]
  · rfl

private theorem s6Step222F4_owned : (908::828::((s6Step222Add0A++s6Step222Add1A)++(s6Step222Add0B++s6Step222Add1B))).toFinset⊆s6Step222HeadFvAfter.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222F4_checked : compileHmrHybridF4Log s6Step222HeadFvAfter 908 828 s6Step222Add0A s6Step222Add0B s6Step222Add1A s6Step222Add1B [822] [825] s6Step222Add0Work s6Step222Add1Work=some s6Step222F4Plan := by
  exact compileHmrHybridF4Log_of_parts s6Step222HeadFvAfter s6Step222F4FlagArena s6Step222Add0Arena s6Step222Add0During s6Step222Add1During 908 828
    s6Step222Add0A s6Step222Add0B s6Step222Add1A s6Step222Add1B [822] [825] s6Step222Add0Work s6Step222Add1Work
    (fun q hq => s6Step222F4_owned (List.mem_toFinset.mpr hq)) s6Step222F4_flag s6Step222F4_carry
    s6Step222F4_distinct s6Step222F4_apart s6Step222Add0_checked s6Step222Add1_checked

private theorem s6Step222Front_branch : s6Step222FrontSigmaArena.checkBorrow 1 [828]=some s6Step222HeadGBefore := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step222FrontSigmaArena,s6Step222EntryGvAfter,arenaWires]
  · ext q
    simp only [s6Step222FrontSigmaArena,s6Step222EntryGvAfter,s6Step222HeadGBefore,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_union,Finset.mem_singleton,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222Front_entry : HmrFrontEntryValid s6Step222EntryFBefore s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ true 0 [774, 773, 772, 771, 770, 769] := by
  have nd : ([774, 773, 772, 771, 770, 769]++(s6Step222FrontBank.rows.flatMap WindowRow.wires)).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  have owned : ([774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step222EntryFBefore.live := by
    apply hmrLayout_owned_of_filter s6Step222EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<828) ∨ (829≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<908) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel
  have apart : Disjoint ([774, 773, 772, 771, 770, 769] : List Wire).toFinset (s6Step222FrontBank.rows.flatMap WindowRow.wires).toFinset := by
    apply Finset.disjoint_left.mpr
    intro q hq hr
    exact List.disjoint_left.mp (List.nodup_append'.mp nd).2.2 (List.mem_toFinset.mp hq) (List.mem_toFinset.mp hr)
  exact ⟨by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,(List.nodup_append'.mp nd).1,fun q hq => owned (List.mem_toFinset.mpr hq),apart⟩

private theorem s6Step222Front_sigma : s6Step222EntryGvAfter.checkBorrow 1 [908]=some s6Step222FrontSigmaArena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step222EntryGvAfter,arenaWires]
  · rfl

private def s6Step222HeadFAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222HeadGAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222HeadFBefore : Arena := s6Step222HeadGAfter

private def s6Step222HeadFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414],795⟩

private def s6Step222HeadFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807],776⟩

private def s6Step222HeadGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158],777⟩

private def s6Step222HeadGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858],775⟩

private theorem s6Step222HeadBank_incomingDistinct : ([s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222HeadF_Incoming : rowsOwned s6Step222HeadFBefore [s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] 1 s6Step222HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222HeadFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222HeadBank_outgoingOwned : rowsOwned s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step222HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222HeadF_Outgoing : rowsOwned s6Step222HeadFvAfter [s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] :=
  hmrRows_owned_drop s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] 1 s6Step222HeadBank_outgoingOwned

private theorem s6Step222HeadF_distinct : (s6Step222HeadFRow.sign::s6Step222HeadFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222HeadF_owned : (s6Step222HeadFRow.sign::s6Step222HeadFRow.payload).toFinset⊆s6Step222HeadFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222HeadF_reserved : s6Step222HeadFBefore.reserve s6Step222HeadFFresh.toFinset=some s6Step222HeadFAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222HeadFFresh,arenaWires]
  · norm_num [s6Step222HeadFBefore,s6Step222HeadGAfter,s6Step222HeadFFresh,arenaWires]
  · ext q
    simp only [s6Step222HeadFAfter,s6Step222HeadFBefore,s6Step222HeadGAfter,s6Step222HeadFFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222HeadF_checked : planRowResizeLog s6Step222HeadFBefore s6Step222HeadFRow 160 s6Step222HeadFFresh=
    some (s6Step222HeadFAfter,⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 789],795⟩,growRow 795 s6Step222HeadFFresh) := by
  have result := planRowResizeLog_of_growth s6Step222HeadFBefore s6Step222HeadFAfter s6Step222HeadFRow 160 s6Step222HeadFFresh
    s6Step222HeadF_distinct s6Step222HeadF_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222HeadF_reserved
  have rowEq : WindowRow.mk (s6Step222HeadFRow.payload++s6Step222HeadFFresh) s6Step222HeadFRow.sign=⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 789],795⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step222HeadGvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step222HeadFvBefore : Arena := s6Step222HeadGvAfter

private theorem s6Step222HeadFv_Incoming : rowsOwned s6Step222HeadFvBefore [s6Step222HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] 3 s6Step222HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222HeadFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222HeadFv_Outgoing : rowsOwned s6Step222HeadFvAfter [s6Step222HeadFvOut] :=
  hmrRows_owned_drop s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] 3 s6Step222HeadBank_outgoingOwned

private theorem s6Step222HeadFv_distinct : (s6Step222HeadFvRow.sign::s6Step222HeadFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222HeadFv_owned : (s6Step222HeadFvRow.sign::s6Step222HeadFvRow.payload).toFinset⊆s6Step222HeadFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222HeadFv_reserved : s6Step222HeadFvBefore.reserve s6Step222HeadFvFresh.toFinset=some s6Step222HeadFvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222HeadFvFresh,arenaWires]
  · norm_num [s6Step222HeadFvBefore,s6Step222HeadGvAfter,s6Step222HeadFvFresh,arenaWires]
  · ext q
    simp only [s6Step222HeadFvAfter,s6Step222HeadFvBefore,s6Step222HeadGvAfter,s6Step222HeadFvFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222HeadFv_checked : planRowResizeLog s6Step222HeadFvBefore s6Step222HeadFvRow 127 s6Step222HeadFvFresh=
    some (s6Step222HeadFvAfter,⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807, 856],776⟩,growRow 776 s6Step222HeadFvFresh) := by
  have result := planRowResizeLog_of_growth s6Step222HeadFvBefore s6Step222HeadFvAfter s6Step222HeadFvRow 127 s6Step222HeadFvFresh
    s6Step222HeadFv_distinct s6Step222HeadFv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222HeadFv_reserved
  have rowEq : WindowRow.mk (s6Step222HeadFvRow.payload++s6Step222HeadFvFresh) s6Step222HeadFvRow.sign=⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 161, 160, 159, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 882, 855, 807, 856],776⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step222HeadG_Incoming : rowsOwned s6Step222HeadGBefore [s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] 0 s6Step222HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222HeadGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222HeadG_Outgoing : rowsOwned s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] :=
  hmrRows_owned_drop s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] 0 s6Step222HeadBank_outgoingOwned

private theorem s6Step222HeadG_distinct : (s6Step222HeadGRow.sign::s6Step222HeadGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222HeadG_owned : (s6Step222HeadGRow.sign::s6Step222HeadGRow.payload).toFinset⊆s6Step222HeadGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<789) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222HeadG_reserved : s6Step222HeadGBefore.reserve s6Step222HeadGFresh.toFinset=some s6Step222HeadGAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222HeadGFresh,arenaWires]
  · norm_num [s6Step222HeadGBefore,s6Step222HeadGFresh,arenaWires]
  · ext q
    simp only [s6Step222HeadGAfter,s6Step222HeadGBefore,s6Step222HeadGFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222HeadG_checked : planRowResizeLog s6Step222HeadGBefore s6Step222HeadGRow 160 s6Step222HeadGFresh=
    some (s6Step222HeadGAfter,⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 873],777⟩,growRow 777 s6Step222HeadGFresh) := by
  have result := planRowResizeLog_of_growth s6Step222HeadGBefore s6Step222HeadGAfter s6Step222HeadGRow 160 s6Step222HeadGFresh
    s6Step222HeadG_distinct s6Step222HeadG_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222HeadG_reserved
  have rowEq : WindowRow.mk (s6Step222HeadGRow.payload++s6Step222HeadGFresh) s6Step222HeadGRow.sign=⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 873],777⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step222HeadGvBefore : Arena := s6Step222HeadFAfter

private theorem s6Step222HeadGv_Incoming : rowsOwned s6Step222HeadGvBefore [s6Step222HeadGvRow,s6Step222HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step222HeadGRow,s6Step222HeadFRow,s6Step222HeadGvRow,s6Step222HeadFvRow] 2 s6Step222HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step222HeadGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step222HeadGv_Outgoing : rowsOwned s6Step222HeadFvAfter [s6Step222HeadGvOut,s6Step222HeadFvOut] :=
  hmrRows_owned_drop s6Step222HeadFvAfter [s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut] 2 s6Step222HeadBank_outgoingOwned

private theorem s6Step222HeadGv_distinct : (s6Step222HeadGvRow.sign::s6Step222HeadGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step222HeadGv_owned : (s6Step222HeadGvRow.sign::s6Step222HeadGvRow.payload).toFinset⊆s6Step222HeadGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step222HeadGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<856) ∨ (857≤q ∧ q<869) ∨ (870≤q ∧ q<875) ∨ (876≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step222HeadGv_reserved : s6Step222HeadGvBefore.reserve s6Step222HeadGvFresh.toFinset=some s6Step222HeadGvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step222HeadGvFresh,arenaWires]
  · norm_num [s6Step222HeadGvBefore,s6Step222HeadFAfter,s6Step222HeadGvFresh,arenaWires]
  · ext q
    simp only [s6Step222HeadGvAfter,s6Step222HeadGvBefore,s6Step222HeadFAfter,s6Step222HeadGvFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step222HeadGv_checked : planRowResizeLog s6Step222HeadGvBefore s6Step222HeadGvRow 127 s6Step222HeadGvFresh=
    some (s6Step222HeadGvAfter,⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858, 875],775⟩,growRow 775 s6Step222HeadGvFresh) := by
  have result := planRowResizeLog_of_growth s6Step222HeadGvBefore s6Step222HeadGvAfter s6Step222HeadGvRow 127 s6Step222HeadGvFresh
    s6Step222HeadGv_distinct s6Step222HeadGv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step222HeadGv_reserved
  have rowEq : WindowRow.mk (s6Step222HeadGvRow.payload++s6Step222HeadGvFresh) s6Step222HeadGvRow.sign=⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 417, 416, 415, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 881, 768, 845, 858, 875],775⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step222HeadBank_rows : planWindowRowsLog s6Step222HeadGBefore [(s6Step222HeadGRow,160),(s6Step222HeadFRow,160),(s6Step222HeadGvRow,127),(s6Step222HeadFvRow,127)] [s6Step222HeadGFresh,s6Step222HeadFFresh,s6Step222HeadGvFresh,s6Step222HeadFvFresh]=
    some (s6Step222HeadFvAfter,[s6Step222HeadGOut,s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut],(growRow 777 s6Step222HeadGFresh ++ (growRow 795 s6Step222HeadFFresh ++ (growRow 775 s6Step222HeadGvFresh ++ (growRow 776 s6Step222HeadFvFresh ++ []))))) := by
  have h4 : planWindowRowsLog s6Step222HeadFvAfter [] []=some (s6Step222HeadFvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step222HeadFvBefore s6Step222HeadFvAfter s6Step222HeadFvAfter
    s6Step222HeadFvRow s6Step222HeadFvOut 127 s6Step222HeadFvFresh [] [] []
    (growRow 776 s6Step222HeadFvFresh) ([]) s6Step222HeadFv_Incoming s6Step222HeadFv_checked h4 s6Step222HeadFv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step222HeadGvBefore s6Step222HeadGvAfter s6Step222HeadFvAfter
    s6Step222HeadGvRow s6Step222HeadGvOut 127 s6Step222HeadGvFresh [(s6Step222HeadFvRow,127)] [s6Step222HeadFvFresh] [s6Step222HeadFvOut]
    (growRow 775 s6Step222HeadGvFresh) ((growRow 776 s6Step222HeadFvFresh ++ [])) s6Step222HeadGv_Incoming s6Step222HeadGv_checked h3 s6Step222HeadGv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step222HeadFBefore s6Step222HeadFAfter s6Step222HeadFvAfter
    s6Step222HeadFRow s6Step222HeadFOut 160 s6Step222HeadFFresh [(s6Step222HeadGvRow,127),(s6Step222HeadFvRow,127)] [s6Step222HeadGvFresh,s6Step222HeadFvFresh] [s6Step222HeadGvOut,s6Step222HeadFvOut]
    (growRow 795 s6Step222HeadFFresh) ((growRow 775 s6Step222HeadGvFresh ++ (growRow 776 s6Step222HeadFvFresh ++ []))) s6Step222HeadF_Incoming s6Step222HeadF_checked h2 s6Step222HeadF_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step222HeadGBefore s6Step222HeadGAfter s6Step222HeadFvAfter
    s6Step222HeadGRow s6Step222HeadGOut 160 s6Step222HeadGFresh [(s6Step222HeadFRow,160),(s6Step222HeadGvRow,127),(s6Step222HeadFvRow,127)] [s6Step222HeadFFresh,s6Step222HeadGvFresh,s6Step222HeadFvFresh] [s6Step222HeadFOut,s6Step222HeadGvOut,s6Step222HeadFvOut]
    (growRow 777 s6Step222HeadGFresh) ((growRow 795 s6Step222HeadFFresh ++ (growRow 775 s6Step222HeadGvFresh ++ (growRow 776 s6Step222HeadFvFresh ++ [])))) s6Step222HeadG_Incoming s6Step222HeadG_checked h1 s6Step222HeadG_Outgoing
  exact h0

private theorem s6Step222HeadBank_checked : compileHmrBankResizeLog .headroom s6Step222HeadGBefore ⟨s6Step222HeadFRow,s6Step222HeadGRow,s6Step222HeadFvRow,s6Step222HeadGvRow⟩ ⟨160,160,127,127⟩ [s6Step222HeadGFresh,s6Step222HeadFFresh,s6Step222HeadGvFresh,s6Step222HeadFvFresh]=
    some (s6Step222HeadFvAfter,⟨s6Step222HeadFOut,s6Step222HeadGOut,s6Step222HeadFvOut,s6Step222HeadGvOut⟩,(growRow 777 s6Step222HeadGFresh ++ (growRow 795 s6Step222HeadFFresh ++ (growRow 775 s6Step222HeadGvFresh ++ (growRow 776 s6Step222HeadFvFresh ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step222HeadBank_rows]
  rfl

private theorem s6Step222Front_checked : compileHmrSourceFrontLog s6Step222EntryFBefore s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ true 0 [774, 773, 772, 771, 770, 769] s6Step222FrontLog=some s6Step222FrontPlan := by
  have pairEq : s6Step222FrontPair=⟨s6Step222HeadFRow,s6Step222HeadGRow,s6Step222HeadFvRow,s6Step222HeadGvRow⟩ := by decide +kernel
  have headEq : s6Step222FrontHead=⟨s6Step222ExitFRow,s6Step222ExitGRow,s6Step222ExitFvRow,s6Step222ExitGvRow⟩ := by decide +kernel
  have fEq : s6Step222Add0A=s6Step222FrontHead.f.wires := by decide +kernel
  have gEq : s6Step222Add0B=s6Step222FrontHead.g.wires := by decide +kernel
  have fvEq : s6Step222Add1A=s6Step222FrontHead.fv.wires := by decide +kernel
  have gvEq : s6Step222Add1B=s6Step222FrontHead.gv.wires := by decide +kernel
  apply compileHmrSourceFrontLog_of_parts s6Step222EntryFBefore s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ true 0 [774, 773, 772, 771, 770, 769] s6Step222FrontLog s6Step222FrontPlan
  · exact s6Step222Front_entry
  · exact s6Step222EntryBank_checked
  · exact s6Step222Front_sigma
  · rfl
  · exact s6Step222Front_branch
  · rfl
  · simpa only [s6Step222FrontPlan,pairEq] using s6Step222HeadBank_checked
  · simpa only [s6Step222FrontPlan,fEq,gEq,fvEq,gvEq] using s6Step222F4_checked
  · exact s6Step222Counter_checked
  · rfl
  · simpa only [s6Step222FrontPlan,headEq] using s6Step222ExitBank_checked

private theorem s6Step222Complete_explicit_checked : compileHmrEarlyStepLog s6Step222EntryFBefore s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ 0 [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step222CompleteLog=some s6Step222CompletePlan := by
  let Q := s6Step222EarlyControlPlan
  have hq := s6Step222EarlyControl_plan_checked
  have fv1 : s6Step222CompleteOut.fv.second=254 := by decide +kernel
  have fv2 : s6Step222CompleteOut.fv.payload[2]?.getD s6Step222CompleteOut.fv.sign=253 := by decide +kernel
  have fv3 : s6Step222CompleteOut.fv.payload[3]?.getD s6Step222CompleteOut.fv.sign=252 := by decide +kernel
  have fv4 : s6Step222CompleteOut.fv.payload[4]?.getD s6Step222CompleteOut.fv.sign=251 := by decide +kernel
  have result := compileHmrEarlyStepLog_of_parts s6Step222EntryFBefore s6Step222EarlyControlArena s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ 0 [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step222CompleteLog s6Step222FrontPlan Q
    s6Step222Front_checked s6Step222Complete_repack
    (And.intro (by decide +kernel) (And.intro (by decide +kernel) (And.intro s6Step222Complete_owned s6Step222Complete_apart)))
    (by
      change compileHmrEarlyControlLog s6Step222EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 908 s6Step222CompleteOut.fv.second (s6Step222CompleteOut.fv.payload[2]?.getD s6Step222CompleteOut.fv.sign) (s6Step222CompleteOut.fv.payload[3]?.getD s6Step222CompleteOut.fv.sign) (s6Step222CompleteOut.fv.payload[4]?.getD s6Step222CompleteOut.fv.sign) 828 47 s6Step222EarlyControlLog=some Q
      rw [fv1,fv2,fv3,fv4]
      exact hq)
  exact result

def s6PrivateStep222Arena : Arena := s6Step222EntryFBefore
def s6PrivateStep222Bank : WindowBank := s6Step222FrontBank
def s6PrivateStep222Spec : HmrSourceWalkStepLog := ⟨159,126,⟨159,158,126,126⟩,47,.early s6Step222CompleteLog⟩
def s6PrivateStep222Plan : HmrSourceStepPlan := .early s6Step222CompletePlan
theorem s6PrivateStep222_source : s6PrivateStep222Spec=s6ObservedLogs208[14] := rfl
theorem s6PrivateStep222_checked : compileHmrSourceStepLog s6PrivateStep222Arena s6PrivateStep222Bank
    s6PrivateStep222Spec.fgWidth s6PrivateStep222Spec.vWidth s6PrivateStep222Spec.exitWidth s6ObservedCounter [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834]
    6 498 222 s6PrivateStep222Spec.need none s6PrivateStep222Spec.log=some s6PrivateStep222Plan := by
  change compileHmrSourceStepLog s6Step222EntryFBefore s6Step222FrontBank 159 126 ⟨159,158,126,126⟩ [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 6 498 222 47 none (.early s6Step222CompleteLog)=some (.early s6Step222CompletePlan)
  simp only [compileHmrSourceStepLog,if_pos (by decide : 222<498)]
  rw [s6Step222Complete_explicit_checked]
  rfl
end ECDSAAdd.Arithmetic.Paper935
