// Seed: 390098092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_2 = 1;
  end
  assign module_1.id_6 = 0;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2
    , id_9,
    input wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output supply1 id_7
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
