<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_fadd_wrap_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_fadd_wrap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_shift_ram_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_c_shift_ram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_c_shift_ram_0_1_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_c_shift_ram_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_c_shift_ram_0_2_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_c_shift_ram_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_c_shift_ram_3_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_c_shift_ram_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_reduced_logic_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_util_reduced_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_fadd_wrap_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_1_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_2_synth_1"/>
		<Parent Id="design_1_c_shift_ram_3_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/yosimoto/u-tokyo/hardware-lab/eval_fadd/eval_fadd.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_fadd_wrap_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_0_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_1_synth_1"/>
		<Parent Id="design_1_c_shift_ram_0_2_synth_1"/>
		<Parent Id="design_1_c_shift_ram_3_0_synth_1"/>
		<Parent Id="design_1_util_reduced_logic_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
	</Run>
</Runs>

