{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 20:35:40 2011 " "Info: Processing started: Mon Mar 21 20:35:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register reg8:reg8A\|Q\[3\] register reg16:reg16S\|Q\[14\] 74.82 MHz 13.365 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 74.82 MHz between source register \"reg8:reg8A\|Q\[3\]\" and destination register \"reg16:reg16S\|Q\[14\]\" (period= 13.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.158 ns + Longest register register " "Info: + Longest register to register delay is 13.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:reg8A\|Q\[3\] 1 REG LCFF_X37_Y17_N21 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N21; Fanout = 23; REG Node = 'reg8:reg8A\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:reg8A|Q[3] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.437 ns) 1.189 ns full_adder:fa02\|Add1~3 2 COMB LCCOMB_X37_Y17_N28 1 " "Info: 2: + IC(0.752 ns) + CELL(0.437 ns) = 1.189 ns; Loc. = LCCOMB_X37_Y17_N28; Fanout = 1; COMB Node = 'full_adder:fa02\|Add1~3'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { reg8:reg8A|Q[3] full_adder:fa02|Add1~3 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 1.603 ns full_adder:fa02\|Add1~4 3 COMB LCCOMB_X37_Y17_N24 3 " "Info: 3: + IC(0.264 ns) + CELL(0.150 ns) = 1.603 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 3; COMB Node = 'full_adder:fa02\|Add1~4'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { full_adder:fa02|Add1~3 full_adder:fa02|Add1~4 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.416 ns) 2.477 ns full_adder:fa12\|Add0~0 4 COMB LCCOMB_X37_Y17_N6 3 " "Info: 4: + IC(0.458 ns) + CELL(0.416 ns) = 2.477 ns; Loc. = LCCOMB_X37_Y17_N6; Fanout = 3; COMB Node = 'full_adder:fa12\|Add0~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { full_adder:fa02|Add1~4 full_adder:fa12|Add0~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.419 ns) 3.364 ns full_adder:fa12\|Add1~0 5 COMB LCCOMB_X38_Y17_N26 3 " "Info: 5: + IC(0.468 ns) + CELL(0.419 ns) = 3.364 ns; Loc. = LCCOMB_X38_Y17_N26; Fanout = 3; COMB Node = 'full_adder:fa12\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { full_adder:fa12|Add0~0 full_adder:fa12|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.150 ns) 4.222 ns full_adder:fa13\|Add1~0 6 COMB LCCOMB_X38_Y16_N10 3 " "Info: 6: + IC(0.708 ns) + CELL(0.150 ns) = 4.222 ns; Loc. = LCCOMB_X38_Y16_N10; Fanout = 3; COMB Node = 'full_adder:fa13\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { full_adder:fa12|Add1~0 full_adder:fa13|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.622 ns full_adder:fa14\|Add1~0 7 COMB LCCOMB_X38_Y16_N14 3 " "Info: 7: + IC(0.250 ns) + CELL(0.150 ns) = 4.622 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 3; COMB Node = 'full_adder:fa14\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { full_adder:fa13|Add1~0 full_adder:fa14|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.150 ns) 5.765 ns full_adder:fa15\|Add1~0 8 COMB LCCOMB_X40_Y17_N26 3 " "Info: 8: + IC(0.993 ns) + CELL(0.150 ns) = 5.765 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 3; COMB Node = 'full_adder:fa15\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { full_adder:fa14|Add1~0 full_adder:fa15|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.150 ns) 6.602 ns full_adder:fa25\|Add1~0 9 COMB LCCOMB_X38_Y17_N22 2 " "Info: 9: + IC(0.687 ns) + CELL(0.150 ns) = 6.602 ns; Loc. = LCCOMB_X38_Y17_N22; Fanout = 2; COMB Node = 'full_adder:fa25\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { full_adder:fa15|Add1~0 full_adder:fa25|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 7.003 ns full_adder:fa34\|Add1~1 10 COMB LCCOMB_X38_Y17_N12 2 " "Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 7.003 ns; Loc. = LCCOMB_X38_Y17_N12; Fanout = 2; COMB Node = 'full_adder:fa34\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { full_adder:fa25|Add1~0 full_adder:fa34|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.275 ns) 7.993 ns full_adder:fa35\|Add1~0 11 COMB LCCOMB_X41_Y17_N12 2 " "Info: 11: + IC(0.715 ns) + CELL(0.275 ns) = 7.993 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 2; COMB Node = 'full_adder:fa35\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { full_adder:fa34|Add1~1 full_adder:fa35|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 8.709 ns full_adder:fa44\|Add1~0 12 COMB LCCOMB_X41_Y17_N0 2 " "Info: 12: + IC(0.278 ns) + CELL(0.438 ns) = 8.709 ns; Loc. = LCCOMB_X41_Y17_N0; Fanout = 2; COMB Node = 'full_adder:fa44\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { full_adder:fa35|Add1~0 full_adder:fa44|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.275 ns) 9.643 ns full_adder:fa53\|Add1~0 13 COMB LCCOMB_X43_Y17_N0 2 " "Info: 13: + IC(0.659 ns) + CELL(0.275 ns) = 9.643 ns; Loc. = LCCOMB_X43_Y17_N0; Fanout = 2; COMB Node = 'full_adder:fa53\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { full_adder:fa44|Add1~0 full_adder:fa53|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.419 ns) 10.325 ns full_adder:fa62\|Add1~1 14 COMB LCCOMB_X43_Y17_N4 2 " "Info: 14: + IC(0.263 ns) + CELL(0.419 ns) = 10.325 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 2; COMB Node = 'full_adder:fa62\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { full_adder:fa53|Add1~0 full_adder:fa62|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 10.913 ns full_adder:fa63\|Add1~1 15 COMB LCCOMB_X42_Y17_N8 2 " "Info: 15: + IC(0.438 ns) + CELL(0.150 ns) = 10.913 ns; Loc. = LCCOMB_X42_Y17_N8; Fanout = 2; COMB Node = 'full_adder:fa63\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { full_adder:fa62|Add1~1 full_adder:fa63|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.271 ns) 11.452 ns full_adder:fa64\|Add1~1 16 COMB LCCOMB_X42_Y17_N22 2 " "Info: 16: + IC(0.268 ns) + CELL(0.271 ns) = 11.452 ns; Loc. = LCCOMB_X42_Y17_N22; Fanout = 2; COMB Node = 'full_adder:fa64\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { full_adder:fa63|Add1~1 full_adder:fa64|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.855 ns full_adder:fa65\|Add1~1 17 COMB LCCOMB_X42_Y17_N28 2 " "Info: 17: + IC(0.253 ns) + CELL(0.150 ns) = 11.855 ns; Loc. = LCCOMB_X42_Y17_N28; Fanout = 2; COMB Node = 'full_adder:fa65\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { full_adder:fa64|Add1~1 full_adder:fa65|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.419 ns) 12.534 ns full_adder:fa66\|Add1~1 18 COMB LCCOMB_X42_Y17_N14 2 " "Info: 18: + IC(0.260 ns) + CELL(0.419 ns) = 12.534 ns; Loc. = LCCOMB_X42_Y17_N14; Fanout = 2; COMB Node = 'full_adder:fa66\|Add1~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { full_adder:fa65|Add1~1 full_adder:fa66|Add1~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 13.074 ns full_adder:fa67\|Add1~0 19 COMB LCCOMB_X42_Y17_N16 1 " "Info: 19: + IC(0.265 ns) + CELL(0.275 ns) = 13.074 ns; Loc. = LCCOMB_X42_Y17_N16; Fanout = 1; COMB Node = 'full_adder:fa67\|Add1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { full_adder:fa66|Add1~1 full_adder:fa67|Add1~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.158 ns reg16:reg16S\|Q\[14\] 20 REG LCFF_X42_Y17_N17 7 " "Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 13.158 ns; Loc. = LCFF_X42_Y17_N17; Fanout = 7; REG Node = 'reg16:reg16S\|Q\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { full_adder:fa67|Add1~0 reg16:reg16S|Q[14] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.928 ns ( 37.45 % ) " "Info: Total cell delay = 4.928 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.230 ns ( 62.55 % ) " "Info: Total interconnect delay = 8.230 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.158 ns" { reg8:reg8A|Q[3] full_adder:fa02|Add1~3 full_adder:fa02|Add1~4 full_adder:fa12|Add0~0 full_adder:fa12|Add1~0 full_adder:fa13|Add1~0 full_adder:fa14|Add1~0 full_adder:fa15|Add1~0 full_adder:fa25|Add1~0 full_adder:fa34|Add1~1 full_adder:fa35|Add1~0 full_adder:fa44|Add1~0 full_adder:fa53|Add1~0 full_adder:fa62|Add1~1 full_adder:fa63|Add1~1 full_adder:fa64|Add1~1 full_adder:fa65|Add1~1 full_adder:fa66|Add1~1 full_adder:fa67|Add1~0 reg16:reg16S|Q[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.158 ns" { reg8:reg8A|Q[3] {} full_adder:fa02|Add1~3 {} full_adder:fa02|Add1~4 {} full_adder:fa12|Add0~0 {} full_adder:fa12|Add1~0 {} full_adder:fa13|Add1~0 {} full_adder:fa14|Add1~0 {} full_adder:fa15|Add1~0 {} full_adder:fa25|Add1~0 {} full_adder:fa34|Add1~1 {} full_adder:fa35|Add1~0 {} full_adder:fa44|Add1~0 {} full_adder:fa53|Add1~0 {} full_adder:fa62|Add1~1 {} full_adder:fa63|Add1~1 {} full_adder:fa64|Add1~1 {} full_adder:fa65|Add1~1 {} full_adder:fa66|Add1~1 {} full_adder:fa67|Add1~0 {} reg16:reg16S|Q[14] {} } { 0.000ns 0.752ns 0.264ns 0.458ns 0.468ns 0.708ns 0.250ns 0.993ns 0.687ns 0.251ns 0.715ns 0.278ns 0.659ns 0.263ns 0.438ns 0.268ns 0.253ns 0.260ns 0.265ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.416ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.275ns 0.419ns 0.150ns 0.271ns 0.150ns 0.419ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.609 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.609 ns reg16:reg16S\|Q\[14\] 4 REG LCFF_X42_Y17_N17 7 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X42_Y17_N17; Fanout = 7; REG Node = 'reg16:reg16S\|Q\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { KEY[1]~clkctrl reg16:reg16S|Q[14] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.80 % ) " "Info: Total cell delay = 1.534 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.20 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg16:reg16S|Q[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg16:reg16S|Q[14] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.602 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.602 ns reg8:reg8A\|Q\[3\] 4 REG LCFF_X37_Y17_N21 23 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X37_Y17_N21; Fanout = 23; REG Node = 'reg8:reg8A\|Q\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { KEY[1]~clkctrl reg8:reg8A|Q[3] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.95 % ) " "Info: Total cell delay = 1.534 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.068 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg16:reg16S|Q[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg16:reg16S|Q[14] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 150 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.158 ns" { reg8:reg8A|Q[3] full_adder:fa02|Add1~3 full_adder:fa02|Add1~4 full_adder:fa12|Add0~0 full_adder:fa12|Add1~0 full_adder:fa13|Add1~0 full_adder:fa14|Add1~0 full_adder:fa15|Add1~0 full_adder:fa25|Add1~0 full_adder:fa34|Add1~1 full_adder:fa35|Add1~0 full_adder:fa44|Add1~0 full_adder:fa53|Add1~0 full_adder:fa62|Add1~1 full_adder:fa63|Add1~1 full_adder:fa64|Add1~1 full_adder:fa65|Add1~1 full_adder:fa66|Add1~1 full_adder:fa67|Add1~0 reg16:reg16S|Q[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.158 ns" { reg8:reg8A|Q[3] {} full_adder:fa02|Add1~3 {} full_adder:fa02|Add1~4 {} full_adder:fa12|Add0~0 {} full_adder:fa12|Add1~0 {} full_adder:fa13|Add1~0 {} full_adder:fa14|Add1~0 {} full_adder:fa15|Add1~0 {} full_adder:fa25|Add1~0 {} full_adder:fa34|Add1~1 {} full_adder:fa35|Add1~0 {} full_adder:fa44|Add1~0 {} full_adder:fa53|Add1~0 {} full_adder:fa62|Add1~1 {} full_adder:fa63|Add1~1 {} full_adder:fa64|Add1~1 {} full_adder:fa65|Add1~1 {} full_adder:fa66|Add1~1 {} full_adder:fa67|Add1~0 {} reg16:reg16S|Q[14] {} } { 0.000ns 0.752ns 0.264ns 0.458ns 0.468ns 0.708ns 0.250ns 0.993ns 0.687ns 0.251ns 0.715ns 0.278ns 0.659ns 0.263ns 0.438ns 0.268ns 0.253ns 0.260ns 0.265ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.416ns 0.419ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.438ns 0.275ns 0.419ns 0.150ns 0.271ns 0.150ns 0.419ns 0.275ns 0.084ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg16:reg16S|Q[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg16:reg16S|Q[14] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[3] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg8:reg8A\|Q\[5\] SW\[13\] KEY\[1\] 4.782 ns register " "Info: tsu for register \"reg8:reg8A\|Q\[5\]\" (data pin = \"SW\[13\]\", clock pin = \"KEY\[1\]\") is 4.782 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.419 ns + Longest pin register " "Info: + Longest pin to register delay is 7.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 2; PIN Node = 'SW\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.221 ns) + CELL(0.366 ns) 7.419 ns reg8:reg8A\|Q\[5\] 2 REG LCFF_X38_Y16_N17 21 " "Info: 2: + IC(6.221 ns) + CELL(0.366 ns) = 7.419 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 21; REG Node = 'reg8:reg8A\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.587 ns" { SW[13] reg8:reg8A|Q[5] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 16.15 % ) " "Info: Total cell delay = 1.198 ns ( 16.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.221 ns ( 83.85 % ) " "Info: Total interconnect delay = 6.221 ns ( 83.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { SW[13] reg8:reg8A|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.419 ns" { SW[13] {} SW[13]~combout {} reg8:reg8A|Q[5] {} } { 0.000ns 0.000ns 6.221ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.601 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.601 ns reg8:reg8A\|Q\[5\] 4 REG LCFF_X38_Y16_N17 21 " "Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X38_Y16_N17; Fanout = 21; REG Node = 'reg8:reg8A\|Q\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { KEY[1]~clkctrl reg8:reg8A|Q[5] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.98 % ) " "Info: Total cell delay = 1.534 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 41.02 % ) " "Info: Total interconnect delay = 1.067 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.419 ns" { SW[13] reg8:reg8A|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.419 ns" { SW[13] {} SW[13]~combout {} reg8:reg8A|Q[5] {} } { 0.000ns 0.000ns 6.221ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.601 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.601 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[5] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.026ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX6\[3\] reg8:reg8A\|Q\[2\] 10.998 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX6\[3\]\" through register \"reg8:reg8A\|Q\[2\]\" is 10.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.602 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.602 ns reg8:reg8A\|Q\[2\] 4 REG LCFF_X37_Y17_N3 22 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X37_Y17_N3; Fanout = 22; REG Node = 'reg8:reg8A\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { KEY[1]~clkctrl reg8:reg8A|Q[2] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.95 % ) " "Info: Total cell delay = 1.534 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.068 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[2] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.146 ns + Longest register pin " "Info: + Longest register to pin delay is 8.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:reg8A\|Q\[2\] 1 REG LCFF_X37_Y17_N3 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N3; Fanout = 22; REG Node = 'reg8:reg8A\|Q\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:reg8A|Q[2] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.150 ns) 2.397 ns char_7seg:h6\|WideOr3~0 2 COMB LCCOMB_X31_Y22_N22 1 " "Info: 2: + IC(2.247 ns) + CELL(0.150 ns) = 2.397 ns; Loc. = LCCOMB_X31_Y22_N22; Fanout = 1; COMB Node = 'char_7seg:h6\|WideOr3~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { reg8:reg8A|Q[2] char_7seg:h6|WideOr3~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.107 ns) + CELL(2.642 ns) 8.146 ns HEX6\[3\] 3 PIN PIN_M2 0 " "Info: 3: + IC(3.107 ns) + CELL(2.642 ns) = 8.146 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'HEX6\[3\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { char_7seg:h6|WideOr3~0 HEX6[3] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.792 ns ( 34.27 % ) " "Info: Total cell delay = 2.792 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.354 ns ( 65.73 % ) " "Info: Total interconnect delay = 5.354 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { reg8:reg8A|Q[2] char_7seg:h6|WideOr3~0 HEX6[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { reg8:reg8A|Q[2] {} char_7seg:h6|WideOr3~0 {} HEX6[3] {} } { 0.000ns 2.247ns 3.107ns } { 0.000ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8A|Q[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8A|Q[2] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { reg8:reg8A|Q[2] char_7seg:h6|WideOr3~0 HEX6[3] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { reg8:reg8A|Q[2] {} char_7seg:h6|WideOr3~0 {} HEX6[3] {} } { 0.000ns 2.247ns 3.107ns } { 0.000ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] LEDR\[14\] 9.863 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"LEDR\[14\]\" is 9.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; PIN Node = 'SW\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.223 ns) + CELL(2.798 ns) 9.863 ns LEDR\[14\] 2 PIN PIN_AF13 0 " "Info: 2: + IC(6.223 ns) + CELL(2.798 ns) = 9.863 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 36.91 % ) " "Info: Total cell delay = 3.640 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.223 ns ( 63.09 % ) " "Info: Total interconnect delay = 6.223 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.863 ns" { SW[14] LEDR[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.863 ns" { SW[14] {} SW[14]~combout {} LEDR[14] {} } { 0.000ns 0.000ns 6.223ns } { 0.000ns 0.842ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg8:reg8B\|Q\[4\] SW\[4\] KEY\[1\] 0.096 ns register " "Info: th for register \"reg8:reg8B\|Q\[4\]\" (data pin = \"SW\[4\]\", clock pin = \"KEY\[1\]\") is 0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.602 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.602 ns reg8:reg8B\|Q\[4\] 4 REG LCFF_X37_Y17_N29 23 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 23; REG Node = 'reg8:reg8B\|Q\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { KEY[1]~clkctrl reg8:reg8B|Q[4] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.95 % ) " "Info: Total cell delay = 1.534 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.068 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8B|Q[4] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8B|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; PIN Node = 'SW\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.366 ns) 2.772 ns reg8:reg8B\|Q\[4\] 2 REG LCFF_X37_Y17_N29 23 " "Info: 2: + IC(1.407 ns) + CELL(0.366 ns) = 2.772 ns; Loc. = LCFF_X37_Y17_N29; Fanout = 23; REG Node = 'reg8:reg8B\|Q\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { SW[4] reg8:reg8B|Q[4] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab6/part6/part6.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 49.24 % ) " "Info: Total cell delay = 1.365 ns ( 49.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 50.76 % ) " "Info: Total interconnect delay = 1.407 ns ( 50.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { SW[4] reg8:reg8B|Q[4] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { SW[4] {} SW[4]~combout {} reg8:reg8B|Q[4] {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl reg8:reg8B|Q[4] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} reg8:reg8B|Q[4] {} } { 0.000ns 0.000ns 0.041ns 0.000ns 1.027ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { SW[4] reg8:reg8B|Q[4] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { SW[4] {} SW[4]~combout {} reg8:reg8B|Q[4] {} } { 0.000ns 0.000ns 1.407ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 20:35:41 2011 " "Info: Processing ended: Mon Mar 21 20:35:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
