#! /foss/tools/iverilog/3438078/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1663-g3438078c9-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/va_math.vpi";
S_0x55b4e773dbb0 .scope module, "and_cell" "and_cell" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f7518c82018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7518c82048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b4e773bdf0 .functor AND 1, o0x7f7518c82018, o0x7f7518c82048, C4<1>, C4<1>;
v0x55b4e77367a0_0 .net "a", 0 0, o0x7f7518c82018;  0 drivers
v0x55b4e77372a0_0 .net "b", 0 0, o0x7f7518c82048;  0 drivers
v0x55b4e7737ae0_0 .net "out", 0 0, L_0x55b4e773bdf0;  1 drivers
S_0x55b4e77220b0 .scope module, "buffer_cell" "buffer_cell" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f7518c82138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b4e7735200 .functor BUFZ 1, o0x7f7518c82138, C4<0>, C4<0>, C4<0>;
v0x55b4e7738120_0 .net "in", 0 0, o0x7f7518c82138;  0 drivers
v0x55b4e773bec0_0 .net "out", 0 0, L_0x55b4e7735200;  1 drivers
S_0x55b4e77340d0 .scope module, "dff_cell" "dff_cell" 2 70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "notq";
o0x7f7518c821f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e7735320_0 .net "clk", 0 0, o0x7f7518c821f8;  0 drivers
o0x7f7518c82228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e773d6f0_0 .net "d", 0 0, o0x7f7518c82228;  0 drivers
v0x55b4e76e7210_0 .net "notq", 0 0, L_0x55b4e7799da0;  1 drivers
v0x55b4e76e72b0_0 .var "q", 0 0;
E_0x55b4e75fc030 .event posedge, v0x55b4e7735320_0;
L_0x55b4e7799da0 .reduce/nor v0x55b4e76e72b0_0;
S_0x55b4e773c930 .scope module, "dffsr_cell" "dffsr_cell" 2 83;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "r";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "notq";
o0x7f7518c82378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e76e8980_0 .net "clk", 0 0, o0x7f7518c82378;  0 drivers
o0x7f7518c823a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e76e7680_0 .net "d", 0 0, o0x7f7518c823a8;  0 drivers
v0x55b4e76e7740_0 .net "notq", 0 0, L_0x55b4e7799e40;  1 drivers
v0x55b4e76e7af0_0 .var "q", 0 0;
o0x7f7518c82438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e76e7bb0_0 .net "r", 0 0, o0x7f7518c82438;  0 drivers
o0x7f7518c82468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e77330f0_0 .net "s", 0 0, o0x7f7518c82468;  0 drivers
E_0x55b4e76e6e20 .event posedge, v0x55b4e76e7bb0_0, v0x55b4e77330f0_0, v0x55b4e76e8980_0;
L_0x55b4e7799e40 .reduce/nor v0x55b4e76e7af0_0;
S_0x55b4e77408b0 .scope module, "mux_cell" "mux_cell" 2 60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
o0x7f7518c825b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e7721160_0 .net "a", 0 0, o0x7f7518c825b8;  0 drivers
o0x7f7518c825e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e77208d0_0 .net "b", 0 0, o0x7f7518c825e8;  0 drivers
v0x55b4e7720990_0 .net "out", 0 0, L_0x55b4e7799f40;  1 drivers
o0x7f7518c82648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e7720040_0 .net "sel", 0 0, o0x7f7518c82648;  0 drivers
L_0x55b4e7799f40 .functor MUXZ 1, o0x7f7518c825b8, o0x7f7518c825e8, o0x7f7518c82648, C4<>;
S_0x55b4e7733980 .scope module, "nand_cell" "nand_cell" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f7518c82768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7518c82798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b4e779a0a0 .functor AND 1, o0x7f7518c82768, o0x7f7518c82798, C4<1>, C4<1>;
v0x55b4e771f7b0_0 .net *"_ivl_0", 0 0, L_0x55b4e779a0a0;  1 drivers
v0x55b4e771ef20_0 .net "a", 0 0, o0x7f7518c82768;  0 drivers
v0x55b4e771efe0_0 .net "b", 0 0, o0x7f7518c82798;  0 drivers
v0x55b4e771e690_0 .net "out", 0 0, L_0x55b4e779a1a0;  1 drivers
L_0x55b4e779a1a0 .reduce/nor L_0x55b4e779a0a0;
S_0x55b4e77219f0 .scope module, "not_cell" "not_cell" 2 52;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f7518c82888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b4e771de00_0 .net "in", 0 0, o0x7f7518c82888;  0 drivers
v0x55b4e771dea0_0 .net "out", 0 0, L_0x55b4e779a270;  1 drivers
L_0x55b4e779a270 .reduce/nor o0x7f7518c82888;
S_0x55b4e7666d10 .scope module, "or_cell" "or_cell" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f7518c82948 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7518c82978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b4e779a340 .functor OR 1, o0x7f7518c82948, o0x7f7518c82978, C4<0>, C4<0>;
v0x55b4e771d570_0 .net "a", 0 0, o0x7f7518c82948;  0 drivers
v0x55b4e771d630_0 .net "b", 0 0, o0x7f7518c82978;  0 drivers
v0x55b4e771cce0_0 .net "out", 0 0, L_0x55b4e779a340;  1 drivers
S_0x55b4e7666ea0 .scope module, "tb_tt03" "tb_tt03" 3 3;
 .timescale -9 -12;
v0x55b4e7798b20_0 .net *"_ivl_11", 0 0, v0x55b4e7799460_0;  1 drivers
v0x55b4e7798c00_0 .net *"_ivl_15", 0 0, v0x55b4e7799520_0;  1 drivers
v0x55b4e7798ce0_0 .net *"_ivl_19", 0 0, v0x55b4e77995e0_0;  1 drivers
v0x55b4e7798da0_0 .net *"_ivl_23", 0 0, v0x55b4e77998a0_0;  1 drivers
v0x55b4e7798e80_0 .net *"_ivl_27", 0 0, v0x55b4e7799960_0;  1 drivers
v0x55b4e7798fb0_0 .net *"_ivl_3", 0 0, v0x55b4e77993a0_0;  1 drivers
v0x55b4e7799090_0 .net *"_ivl_32", 0 0, v0x55b4e7799800_0;  1 drivers
v0x55b4e7799170_0 .net *"_ivl_7", 0 0, v0x55b4e7799250_0;  1 drivers
v0x55b4e7799250_0 .var "clk_external", 0 0;
v0x55b4e77993a0_0 .var "clk_internal", 0 0;
v0x55b4e7799460_0 .var "clk_sel", 0 0;
v0x55b4e7799520_0 .var "en_inv_osc", 0 0;
v0x55b4e77995e0_0 .var "en_nand_osc", 0 0;
v0x55b4e77996a0_0 .net "io_in", 7 0, L_0x55b4e779aa30;  1 drivers
v0x55b4e7799760_0 .net "io_out", 7 0, L_0x55b4e779bcf0;  1 drivers
v0x55b4e7799800_0 .var "osc_sel", 0 0;
v0x55b4e77998a0_0 .var "reset", 0 0;
v0x55b4e7799960_0 .var "rx", 0 0;
v0x55b4e7799a20_0 .net "tx", 0 0, L_0x55b4e779aeb0;  1 drivers
LS_0x55b4e779aa30_0_0 .concat8 [ 1 1 1 1], v0x55b4e77993a0_0, v0x55b4e7799250_0, v0x55b4e7799460_0, v0x55b4e7799520_0;
LS_0x55b4e779aa30_0_4 .concat8 [ 1 1 1 1], v0x55b4e77995e0_0, v0x55b4e77998a0_0, v0x55b4e7799960_0, v0x55b4e7799800_0;
L_0x55b4e779aa30 .concat8 [ 4 4 0 0], LS_0x55b4e779aa30_0_0, LS_0x55b4e779aa30_0_4;
L_0x55b4e779aeb0 .part L_0x55b4e779bcf0, 0, 1;
S_0x55b4e7668fd0 .scope module, "DUT" "top_tt03" 3 21, 4 3 0, S_0x55b4e7666ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x55b4e779b6e0 .functor BUFZ 1, v0x55b4e7795b20_0, C4<0>, C4<0>, C4<0>;
v0x55b4e7796b20_0 .net *"_ivl_19", 0 0, L_0x55b4e779b6e0;  1 drivers
v0x55b4e7796c20_0 .net *"_ivl_23", 0 0, L_0x55b4e779b750;  1 drivers
v0x55b4e7796d00_0 .net *"_ivl_27", 0 0, L_0x55b4e779b7f0;  1 drivers
v0x55b4e7796dc0_0 .net *"_ivl_31", 0 0, L_0x55b4e779b8f0;  1 drivers
v0x55b4e7796ea0_0 .net *"_ivl_35", 0 0, L_0x55b4e779b990;  1 drivers
v0x55b4e7796f80_0 .net *"_ivl_39", 0 0, L_0x55b4e779bb30;  1 drivers
v0x55b4e7797060_0 .net *"_ivl_43", 0 0, L_0x55b4e779bbd0;  1 drivers
v0x55b4e7797140_0 .net *"_ivl_48", 0 0, L_0x55b4e779bf70;  1 drivers
v0x55b4e7797220_0 .net "clk", 0 0, v0x55b4e77143e0_0;  1 drivers
v0x55b4e7797350_0 .net "clk_external", 0 0, L_0x55b4e779b090;  1 drivers
v0x55b4e77973f0_0 .net "clk_internal", 0 0, L_0x55b4e779afa0;  1 drivers
v0x55b4e7797490_0 .net "clk_sel", 0 0, L_0x55b4e779b180;  1 drivers
v0x55b4e7797560_0 .net "count", 15 0, v0x55b4e76691c0_0;  1 drivers
v0x55b4e7797600_0 .var "count_reg", 15 0;
v0x55b4e77976a0_0 .net "en", 0 0, v0x55b4e7712ad0_0;  1 drivers
v0x55b4e7797740_0 .net "en_inv_osc", 0 0, L_0x55b4e779b220;  1 drivers
v0x55b4e7797830_0 .net "en_nand_osc", 0 0, L_0x55b4e779b2c0;  1 drivers
v0x55b4e7797a30_0 .net "io_in", 7 0, L_0x55b4e779aa30;  alias, 1 drivers
v0x55b4e7797b10_0 .net "io_out", 7 0, L_0x55b4e779bcf0;  alias, 1 drivers
v0x55b4e7797bf0_0 .net "osc_sel", 0 0, L_0x55b4e779b5f0;  1 drivers
v0x55b4e7797ce0_0 .net "out_osc", 0 0, v0x55b4e77132c0_0;  1 drivers
v0x55b4e7797dd0_0 .net "out_osc_inv", 0 0, L_0x55b4e77a5b50;  1 drivers
v0x55b4e7797ec0_0 .net "out_osc_nand", 0 0, L_0x55b4e77a9140;  1 drivers
v0x55b4e7797fb0_0 .net "promedio", 23 0, v0x55b4e7780e40_0;  1 drivers
v0x55b4e7798070_0 .net "reset", 0 0, L_0x55b4e779b360;  1 drivers
v0x55b4e7798110_0 .net "rx", 0 0, L_0x55b4e779b550;  1 drivers
v0x55b4e77981b0_0 .net "rx_data", 7 0, v0x55b4e77948e0_0;  1 drivers
v0x55b4e7798250_0 .net "rx_ready", 0 0, v0x55b4e7796520_0;  1 drivers
v0x55b4e7798340_0 .net "send_sel", 1 0, v0x55b4e7716eb0_0;  1 drivers
v0x55b4e7798400_0 .net "sum_en", 0 0, v0x55b4e7715d90_0;  1 drivers
v0x55b4e77984f0_0 .net "sum_ready", 0 0, v0x55b4e77811e0_0;  1 drivers
v0x55b4e77985e0_0 .net "test", 0 0, v0x55b4e7795be0_0;  1 drivers
v0x55b4e7798680_0 .net "tx", 0 0, v0x55b4e7795b20_0;  1 drivers
v0x55b4e7798930_0 .var "tx_data", 7 0;
v0x55b4e7798a20_0 .net "tx_start", 0 0, v0x55b4e7714d30_0;  1 drivers
E_0x55b4e771ce00 .event anyedge, v0x55b4e7716eb0_0, v0x55b4e7780e40_0;
L_0x55b4e779afa0 .part L_0x55b4e779aa30, 0, 1;
L_0x55b4e779b090 .part L_0x55b4e779aa30, 1, 1;
L_0x55b4e779b180 .part L_0x55b4e779aa30, 2, 1;
L_0x55b4e779b220 .part L_0x55b4e779aa30, 3, 1;
L_0x55b4e779b2c0 .part L_0x55b4e779aa30, 4, 1;
L_0x55b4e779b360 .part L_0x55b4e779aa30, 5, 1;
L_0x55b4e779b550 .part L_0x55b4e779aa30, 6, 1;
L_0x55b4e779b5f0 .part L_0x55b4e779aa30, 7, 1;
L_0x55b4e779b750 .part v0x55b4e7797600_0, 8, 1;
L_0x55b4e779b7f0 .part v0x55b4e7797600_0, 9, 1;
L_0x55b4e779b8f0 .part v0x55b4e7797600_0, 10, 1;
L_0x55b4e779b990 .part v0x55b4e7797600_0, 11, 1;
L_0x55b4e779bb30 .part v0x55b4e7797600_0, 12, 1;
L_0x55b4e779bbd0 .part v0x55b4e7797600_0, 13, 1;
LS_0x55b4e779bcf0_0_0 .concat8 [ 1 1 1 1], L_0x55b4e779b6e0, L_0x55b4e779b750, L_0x55b4e779b7f0, L_0x55b4e779b8f0;
LS_0x55b4e779bcf0_0_4 .concat8 [ 1 1 1 1], L_0x55b4e779b990, L_0x55b4e779bb30, L_0x55b4e779bbd0, L_0x55b4e779bf70;
L_0x55b4e779bcf0 .concat8 [ 4 4 0 0], LS_0x55b4e779bcf0_0_0, LS_0x55b4e779bcf0_0_4;
L_0x55b4e779bf70 .part v0x55b4e7797600_0, 14, 1;
S_0x55b4e7618890 .scope module, "cont" "contador" 4 58, 5 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "count";
P_0x55b4e7720480 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
v0x55b4e7618b70_0 .var "aux", 0 0;
v0x55b4e7618c50_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e76691c0_0 .var "count", 15 0;
v0x55b4e771c450_0 .net "en", 0 0, v0x55b4e7712ad0_0;  alias, 1 drivers
v0x55b4e771c510_0 .net "osc_clk", 0 0, v0x55b4e77132c0_0;  alias, 1 drivers
v0x55b4e771bbc0_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
E_0x55b4e7618af0 .event posedge, v0x55b4e771c510_0;
S_0x55b4e7617cf0 .scope module, "controller" "FSM_controller" 4 68, 6 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sum_ready";
    .port_info 3 /INPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "rx_ready";
    .port_info 5 /INPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "sum_en";
    .port_info 7 /OUTPUT 1 "tx_send";
    .port_info 8 /OUTPUT 2 "send_sel";
P_0x55b4e7617ea0 .param/l "DECODER" 1 6 17, +C4<00000000000000000000000000000001>;
P_0x55b4e7617ee0 .param/l "IDLE" 1 6 16, +C4<00000000000000000000000000000000>;
P_0x55b4e7617f20 .param/l "SEND_SUM_1" 1 6 19, +C4<00000000000000000000000000000011>;
P_0x55b4e7617f60 .param/l "SEND_SUM_2" 1 6 21, +C4<00000000000000000000000000000101>;
P_0x55b4e7617fa0 .param/l "SEND_SUM_3" 1 6 23, +C4<00000000000000000000000000000111>;
P_0x55b4e7617fe0 .param/l "START_CODE" 1 6 26, +C4<00000000000000000000000000000000>;
P_0x55b4e7618020 .param/l "WAIT_SEND_1" 1 6 20, +C4<00000000000000000000000000000100>;
P_0x55b4e7618060 .param/l "WAIT_SEND_2" 1 6 22, +C4<00000000000000000000000000000110>;
P_0x55b4e76180a0 .param/l "WAIT_SEND_3" 1 6 24, +C4<00000000000000000000000000001000>;
P_0x55b4e76180e0 .param/l "WAIT_SUM" 1 6 18, +C4<00000000000000000000000000000010>;
v0x55b4e7719190_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e7718890_0 .var "next_state", 3 0;
v0x55b4e7717fd0_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
v0x55b4e7717740_0 .net "rx_data", 7 0, v0x55b4e77948e0_0;  alias, 1 drivers
v0x55b4e77177e0_0 .net "rx_ready", 0 0, v0x55b4e7796520_0;  alias, 1 drivers
v0x55b4e7716eb0_0 .var "send_sel", 1 0;
v0x55b4e7716620_0 .var "state", 3 0;
v0x55b4e7715d90_0 .var "sum_en", 0 0;
v0x55b4e7715e50_0 .net "sum_ready", 0 0, v0x55b4e77811e0_0;  alias, 1 drivers
v0x55b4e7715500_0 .var "timer", 15 0;
v0x55b4e7714c70_0 .net "tx_busy", 0 0, v0x55b4e7795be0_0;  alias, 1 drivers
v0x55b4e7714d30_0 .var "tx_send", 0 0;
E_0x55b4e77190f0 .event posedge, v0x55b4e7618c50_0;
E_0x55b4e7719150/0 .event anyedge, v0x55b4e7716620_0, v0x55b4e77177e0_0, v0x55b4e7717740_0, v0x55b4e7715e50_0;
E_0x55b4e7719150/1 .event anyedge, v0x55b4e7715500_0;
E_0x55b4e7719150 .event/or E_0x55b4e7719150/0, E_0x55b4e7719150/1;
S_0x55b4e7621e70 .scope module, "m" "mux" 4 38, 7 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x55b4e7622070_0 .net "a", 0 0, L_0x55b4e779b090;  alias, 1 drivers
v0x55b4e7622150_0 .net "b", 0 0, L_0x55b4e779afa0;  alias, 1 drivers
v0x55b4e7622210_0 .net "sel", 0 0, L_0x55b4e779b180;  alias, 1 drivers
v0x55b4e77143e0_0 .var "y", 0 0;
E_0x55b4e7622030 .event anyedge, v0x55b4e7622210_0, v0x55b4e7622150_0, v0x55b4e7622070_0;
S_0x55b4e7625630 .scope module, "m2" "mux" 4 55, 7 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x55b4e7625890_0 .net "a", 0 0, L_0x55b4e77a5b50;  alias, 1 drivers
v0x55b4e7625970_0 .net "b", 0 0, L_0x55b4e77a9140;  alias, 1 drivers
v0x55b4e7713b70_0 .net "sel", 0 0, L_0x55b4e779b5f0;  alias, 1 drivers
v0x55b4e77132c0_0 .var "y", 0 0;
E_0x55b4e7625810 .event anyedge, v0x55b4e7713b70_0, v0x55b4e7625970_0, v0x55b4e7625890_0;
S_0x55b4e761e4a0 .scope module, "m3" "mux" 4 40, 7 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x55b4e761e750_0 .net "a", 0 0, L_0x55b4e779b220;  alias, 1 drivers
v0x55b4e761e830_0 .net "b", 0 0, L_0x55b4e779b2c0;  alias, 1 drivers
v0x55b4e7712a30_0 .net "sel", 0 0, L_0x55b4e779b5f0;  alias, 1 drivers
v0x55b4e7712ad0_0 .var "y", 0 0;
E_0x55b4e761e6d0 .event anyedge, v0x55b4e7713b70_0, v0x55b4e761e830_0, v0x55b4e761e750_0;
S_0x55b4e761f9c0 .scope module, "osc1" "USM_ringoscillator_inv2" 4 53, 8 32 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x55b4e761fba0 .param/l "etapas" 1 8 40, +C4<00000000000000000000000001100011>;
L_0x55b4e77a5980 .functor AND 1, L_0x55b4e77a5b50, L_0x55b4e779b220, C4<1>, C4<1>;
L_0x55b4e77a5b50 .functor BUFZ 1, L_0x55b4e77a57a0, C4<0>, C4<0>, C4<0>;
v0x55b4e776fd40 .array "aux_wire", 0 99;
v0x55b4e776fd40_0 .net v0x55b4e776fd40 0, 0 0, L_0x55b4e77a5980; 1 drivers
v0x55b4e776fd40_1 .net v0x55b4e776fd40 1, 0 0, L_0x55b4e779bac0; 1 drivers
v0x55b4e776fd40_2 .net v0x55b4e776fd40 2, 0 0, L_0x55b4e779c2f0; 1 drivers
v0x55b4e776fd40_3 .net v0x55b4e776fd40 3, 0 0, L_0x55b4e779c440; 1 drivers
v0x55b4e776fd40_4 .net v0x55b4e776fd40 4, 0 0, L_0x55b4e779c590; 1 drivers
v0x55b4e776fd40_5 .net v0x55b4e776fd40 5, 0 0, L_0x55b4e779c6e0; 1 drivers
v0x55b4e776fd40_6 .net v0x55b4e776fd40 6, 0 0, L_0x55b4e779c830; 1 drivers
v0x55b4e776fd40_7 .net v0x55b4e776fd40 7, 0 0, L_0x55b4e779c980; 1 drivers
v0x55b4e776fd40_8 .net v0x55b4e776fd40 8, 0 0, L_0x55b4e779cad0; 1 drivers
v0x55b4e776fd40_9 .net v0x55b4e776fd40 9, 0 0, L_0x55b4e779cc20; 1 drivers
v0x55b4e776fd40_10 .net v0x55b4e776fd40 10, 0 0, L_0x55b4e779cd70; 1 drivers
v0x55b4e776fd40_11 .net v0x55b4e776fd40 11, 0 0, L_0x55b4e779cec0; 1 drivers
v0x55b4e776fd40_12 .net v0x55b4e776fd40 12, 0 0, L_0x55b4e779d010; 1 drivers
v0x55b4e776fd40_13 .net v0x55b4e776fd40 13, 0 0, L_0x55b4e779d160; 1 drivers
v0x55b4e776fd40_14 .net v0x55b4e776fd40 14, 0 0, L_0x55b4e779d2d0; 1 drivers
v0x55b4e776fd40_15 .net v0x55b4e776fd40 15, 0 0, L_0x55b4e779d460; 1 drivers
v0x55b4e776fd40_16 .net v0x55b4e776fd40 16, 0 0, L_0x55b4e779d5f0; 1 drivers
v0x55b4e776fd40_17 .net v0x55b4e776fd40 17, 0 0, L_0x55b4e779d780; 1 drivers
v0x55b4e776fd40_18 .net v0x55b4e776fd40 18, 0 0, L_0x55b4e779d910; 1 drivers
v0x55b4e776fd40_19 .net v0x55b4e776fd40 19, 0 0, L_0x55b4e779daa0; 1 drivers
v0x55b4e776fd40_20 .net v0x55b4e776fd40 20, 0 0, L_0x55b4e779dc30; 1 drivers
v0x55b4e776fd40_21 .net v0x55b4e776fd40 21, 0 0, L_0x55b4e779ddc0; 1 drivers
v0x55b4e776fd40_22 .net v0x55b4e776fd40 22, 0 0, L_0x55b4e779df50; 1 drivers
v0x55b4e776fd40_23 .net v0x55b4e776fd40 23, 0 0, L_0x55b4e779e0e0; 1 drivers
v0x55b4e776fd40_24 .net v0x55b4e776fd40 24, 0 0, L_0x55b4e779e270; 1 drivers
v0x55b4e776fd40_25 .net v0x55b4e776fd40 25, 0 0, L_0x55b4e779e400; 1 drivers
v0x55b4e776fd40_26 .net v0x55b4e776fd40 26, 0 0, L_0x55b4e779e590; 1 drivers
v0x55b4e776fd40_27 .net v0x55b4e776fd40 27, 0 0, L_0x55b4e779e720; 1 drivers
v0x55b4e776fd40_28 .net v0x55b4e776fd40 28, 0 0, L_0x55b4e779e8b0; 1 drivers
v0x55b4e776fd40_29 .net v0x55b4e776fd40 29, 0 0, L_0x55b4e779ea40; 1 drivers
v0x55b4e776fd40_30 .net v0x55b4e776fd40 30, 0 0, L_0x55b4e779ebd0; 1 drivers
v0x55b4e776fd40_31 .net v0x55b4e776fd40 31, 0 0, L_0x55b4e779ed60; 1 drivers
v0x55b4e776fd40_32 .net v0x55b4e776fd40 32, 0 0, L_0x55b4e779eef0; 1 drivers
v0x55b4e776fd40_33 .net v0x55b4e776fd40 33, 0 0, L_0x55b4e779f080; 1 drivers
v0x55b4e776fd40_34 .net v0x55b4e776fd40 34, 0 0, L_0x55b4e779f210; 1 drivers
v0x55b4e776fd40_35 .net v0x55b4e776fd40 35, 0 0, L_0x55b4e779f3a0; 1 drivers
v0x55b4e776fd40_36 .net v0x55b4e776fd40 36, 0 0, L_0x55b4e779f530; 1 drivers
v0x55b4e776fd40_37 .net v0x55b4e776fd40 37, 0 0, L_0x55b4e779f6c0; 1 drivers
v0x55b4e776fd40_38 .net v0x55b4e776fd40 38, 0 0, L_0x55b4e779f850; 1 drivers
v0x55b4e776fd40_39 .net v0x55b4e776fd40 39, 0 0, L_0x55b4e779f9e0; 1 drivers
v0x55b4e776fd40_40 .net v0x55b4e776fd40 40, 0 0, L_0x55b4e779fb70; 1 drivers
v0x55b4e776fd40_41 .net v0x55b4e776fd40 41, 0 0, L_0x55b4e779fd00; 1 drivers
v0x55b4e776fd40_42 .net v0x55b4e776fd40 42, 0 0, L_0x55b4e779fe90; 1 drivers
v0x55b4e776fd40_43 .net v0x55b4e776fd40 43, 0 0, L_0x55b4e77a0020; 1 drivers
v0x55b4e776fd40_44 .net v0x55b4e776fd40 44, 0 0, L_0x55b4e77a01b0; 1 drivers
v0x55b4e776fd40_45 .net v0x55b4e776fd40 45, 0 0, L_0x55b4e77a0340; 1 drivers
v0x55b4e776fd40_46 .net v0x55b4e776fd40 46, 0 0, L_0x55b4e77a04d0; 1 drivers
v0x55b4e776fd40_47 .net v0x55b4e776fd40 47, 0 0, L_0x55b4e77a0660; 1 drivers
v0x55b4e776fd40_48 .net v0x55b4e776fd40 48, 0 0, L_0x55b4e77a07f0; 1 drivers
v0x55b4e776fd40_49 .net v0x55b4e776fd40 49, 0 0, L_0x55b4e77a0980; 1 drivers
v0x55b4e776fd40_50 .net v0x55b4e776fd40 50, 0 0, L_0x55b4e77a0b10; 1 drivers
v0x55b4e776fd40_51 .net v0x55b4e776fd40 51, 0 0, L_0x55b4e77a0ca0; 1 drivers
v0x55b4e776fd40_52 .net v0x55b4e776fd40 52, 0 0, L_0x55b4e77a0e30; 1 drivers
v0x55b4e776fd40_53 .net v0x55b4e776fd40 53, 0 0, L_0x55b4e77a0fc0; 1 drivers
v0x55b4e776fd40_54 .net v0x55b4e776fd40 54, 0 0, L_0x55b4e77a1150; 1 drivers
v0x55b4e776fd40_55 .net v0x55b4e776fd40 55, 0 0, L_0x55b4e77a12e0; 1 drivers
v0x55b4e776fd40_56 .net v0x55b4e776fd40 56, 0 0, L_0x55b4e77a1470; 1 drivers
v0x55b4e776fd40_57 .net v0x55b4e776fd40 57, 0 0, L_0x55b4e77a1600; 1 drivers
v0x55b4e776fd40_58 .net v0x55b4e776fd40 58, 0 0, L_0x55b4e77a1790; 1 drivers
v0x55b4e776fd40_59 .net v0x55b4e776fd40 59, 0 0, L_0x55b4e77a1920; 1 drivers
v0x55b4e776fd40_60 .net v0x55b4e776fd40 60, 0 0, L_0x55b4e77a1ab0; 1 drivers
v0x55b4e776fd40_61 .net v0x55b4e776fd40 61, 0 0, L_0x55b4e77a1c40; 1 drivers
v0x55b4e776fd40_62 .net v0x55b4e776fd40 62, 0 0, L_0x55b4e77a1dd0; 1 drivers
v0x55b4e776fd40_63 .net v0x55b4e776fd40 63, 0 0, L_0x55b4e77a1f60; 1 drivers
v0x55b4e776fd40_64 .net v0x55b4e776fd40 64, 0 0, L_0x55b4e77a20f0; 1 drivers
v0x55b4e776fd40_65 .net v0x55b4e776fd40 65, 0 0, L_0x55b4e77a2280; 1 drivers
v0x55b4e776fd40_66 .net v0x55b4e776fd40 66, 0 0, L_0x55b4e77a2410; 1 drivers
v0x55b4e776fd40_67 .net v0x55b4e776fd40 67, 0 0, L_0x55b4e77a25a0; 1 drivers
v0x55b4e776fd40_68 .net v0x55b4e776fd40 68, 0 0, L_0x55b4e77a2730; 1 drivers
v0x55b4e776fd40_69 .net v0x55b4e776fd40 69, 0 0, L_0x55b4e77a28c0; 1 drivers
v0x55b4e776fd40_70 .net v0x55b4e776fd40 70, 0 0, L_0x55b4e77a2a50; 1 drivers
v0x55b4e776fd40_71 .net v0x55b4e776fd40 71, 0 0, L_0x55b4e77a2be0; 1 drivers
v0x55b4e776fd40_72 .net v0x55b4e776fd40 72, 0 0, L_0x55b4e77a2d70; 1 drivers
v0x55b4e776fd40_73 .net v0x55b4e776fd40 73, 0 0, L_0x55b4e77a2f00; 1 drivers
v0x55b4e776fd40_74 .net v0x55b4e776fd40 74, 0 0, L_0x55b4e77a3090; 1 drivers
v0x55b4e776fd40_75 .net v0x55b4e776fd40 75, 0 0, L_0x55b4e77a3220; 1 drivers
v0x55b4e776fd40_76 .net v0x55b4e776fd40 76, 0 0, L_0x55b4e77a33b0; 1 drivers
v0x55b4e776fd40_77 .net v0x55b4e776fd40 77, 0 0, L_0x55b4e77a3540; 1 drivers
v0x55b4e776fd40_78 .net v0x55b4e776fd40 78, 0 0, L_0x55b4e77a36d0; 1 drivers
v0x55b4e776fd40_79 .net v0x55b4e776fd40 79, 0 0, L_0x55b4e77a3860; 1 drivers
v0x55b4e776fd40_80 .net v0x55b4e776fd40 80, 0 0, L_0x55b4e77a39f0; 1 drivers
v0x55b4e776fd40_81 .net v0x55b4e776fd40 81, 0 0, L_0x55b4e77a3b80; 1 drivers
v0x55b4e776fd40_82 .net v0x55b4e776fd40 82, 0 0, L_0x55b4e77a3d10; 1 drivers
v0x55b4e776fd40_83 .net v0x55b4e776fd40 83, 0 0, L_0x55b4e77a3ea0; 1 drivers
v0x55b4e776fd40_84 .net v0x55b4e776fd40 84, 0 0, L_0x55b4e77a4030; 1 drivers
v0x55b4e776fd40_85 .net v0x55b4e776fd40 85, 0 0, L_0x55b4e77a41c0; 1 drivers
v0x55b4e776fd40_86 .net v0x55b4e776fd40 86, 0 0, L_0x55b4e77a4350; 1 drivers
v0x55b4e776fd40_87 .net v0x55b4e776fd40 87, 0 0, L_0x55b4e77a44e0; 1 drivers
v0x55b4e776fd40_88 .net v0x55b4e776fd40 88, 0 0, L_0x55b4e77a4670; 1 drivers
v0x55b4e776fd40_89 .net v0x55b4e776fd40 89, 0 0, L_0x55b4e77a4800; 1 drivers
v0x55b4e776fd40_90 .net v0x55b4e776fd40 90, 0 0, L_0x55b4e77a4990; 1 drivers
v0x55b4e776fd40_91 .net v0x55b4e776fd40 91, 0 0, L_0x55b4e77a4b20; 1 drivers
v0x55b4e776fd40_92 .net v0x55b4e776fd40 92, 0 0, L_0x55b4e77a4cb0; 1 drivers
v0x55b4e776fd40_93 .net v0x55b4e776fd40 93, 0 0, L_0x55b4e77a4e40; 1 drivers
v0x55b4e776fd40_94 .net v0x55b4e776fd40 94, 0 0, L_0x55b4e77a4fd0; 1 drivers
v0x55b4e776fd40_95 .net v0x55b4e776fd40 95, 0 0, L_0x55b4e77a5160; 1 drivers
v0x55b4e776fd40_96 .net v0x55b4e776fd40 96, 0 0, L_0x55b4e77a52f0; 1 drivers
v0x55b4e776fd40_97 .net v0x55b4e776fd40 97, 0 0, L_0x55b4e77a5480; 1 drivers
v0x55b4e776fd40_98 .net v0x55b4e776fd40 98, 0 0, L_0x55b4e77a5610; 1 drivers
v0x55b4e776fd40_99 .net v0x55b4e776fd40 99, 0 0, L_0x55b4e77a57a0; 1 drivers
v0x55b4e7771fe0_0 .net "en", 0 0, L_0x55b4e779b220;  alias, 1 drivers
v0x55b4e7772080_0 .net "out", 0 0, L_0x55b4e77a5b50;  alias, 1 drivers
S_0x55b4e761fca0 .scope generate, "genblk1[0]" "genblk1[0]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77121c0 .param/l "i" 1 8 46, +C4<00>;
S_0x55b4e7665fc0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e761fca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779bac0/d .functor NOR 1, L_0x55b4e77a5980, L_0x55b4e77a5980, C4<0>, C4<0>;
L_0x55b4e779bac0 .delay 1 (2000,2000,2000) L_0x55b4e779bac0/d;
v0x55b4e7666200_0 .net "A", 0 0, L_0x55b4e77a5980;  alias, 1 drivers
v0x55b4e76662e0_0 .net "Y", 0 0, L_0x55b4e779bac0;  alias, 1 drivers
S_0x55b4e7634c50 .scope generate, "genblk1[1]" "genblk1[1]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7634e50 .param/l "i" 1 8 46, +C4<01>;
S_0x55b4e7634f10 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7634c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c2f0/d .functor NOR 1, L_0x55b4e779bac0, L_0x55b4e779bac0, C4<0>, C4<0>;
L_0x55b4e779c2f0 .delay 1 (2000,2000,2000) L_0x55b4e779c2f0/d;
v0x55b4e7711910_0 .net "A", 0 0, L_0x55b4e779bac0;  alias, 1 drivers
v0x55b4e7711080_0 .net "Y", 0 0, L_0x55b4e779c2f0;  alias, 1 drivers
S_0x55b4e761d220 .scope generate, "genblk1[2]" "genblk1[2]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e761d420 .param/l "i" 1 8 46, +C4<010>;
S_0x55b4e761d4e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e761d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c440/d .functor NOR 1, L_0x55b4e779c2f0, L_0x55b4e779c2f0, C4<0>, C4<0>;
L_0x55b4e779c440 .delay 1 (2000,2000,2000) L_0x55b4e779c440/d;
v0x55b4e77107f0_0 .net "A", 0 0, L_0x55b4e779c2f0;  alias, 1 drivers
v0x55b4e77108b0_0 .net "Y", 0 0, L_0x55b4e779c440;  alias, 1 drivers
S_0x55b4e761b680 .scope generate, "genblk1[3]" "genblk1[3]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e761b880 .param/l "i" 1 8 46, +C4<011>;
S_0x55b4e761b960 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e761b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c590/d .functor NOR 1, L_0x55b4e779c440, L_0x55b4e779c440, C4<0>, C4<0>;
L_0x55b4e779c590 .delay 1 (2000,2000,2000) L_0x55b4e779c590/d;
v0x55b4e770f6d0_0 .net "A", 0 0, L_0x55b4e779c440;  alias, 1 drivers
v0x55b4e770f790_0 .net "Y", 0 0, L_0x55b4e779c590;  alias, 1 drivers
S_0x55b4e7665170 .scope generate, "genblk1[4]" "genblk1[4]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76653a0 .param/l "i" 1 8 46, +C4<0100>;
S_0x55b4e761c600 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7665170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c6e0/d .functor NOR 1, L_0x55b4e779c590, L_0x55b4e779c590, C4<0>, C4<0>;
L_0x55b4e779c6e0 .delay 1 (2000,2000,2000) L_0x55b4e779c6e0/d;
v0x55b4e761c840_0 .net "A", 0 0, L_0x55b4e779c590;  alias, 1 drivers
v0x55b4e761c900_0 .net "Y", 0 0, L_0x55b4e779c6e0;  alias, 1 drivers
S_0x55b4e7619800 .scope generate, "genblk1[5]" "genblk1[5]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76199e0 .param/l "i" 1 8 46, +C4<0101>;
S_0x55b4e7619ac0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7619800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c830/d .functor NOR 1, L_0x55b4e779c6e0, L_0x55b4e779c6e0, C4<0>, C4<0>;
L_0x55b4e779c830 .delay 1 (2000,2000,2000) L_0x55b4e779c830/d;
v0x55b4e770eea0_0 .net "A", 0 0, L_0x55b4e779c6e0;  alias, 1 drivers
v0x55b4e770e5b0_0 .net "Y", 0 0, L_0x55b4e779c830;  alias, 1 drivers
S_0x55b4e76370c0 .scope generate, "genblk1[6]" "genblk1[6]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76372c0 .param/l "i" 1 8 46, +C4<0110>;
S_0x55b4e76373a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e76370c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779c980/d .functor NOR 1, L_0x55b4e779c830, L_0x55b4e779c830, C4<0>, C4<0>;
L_0x55b4e779c980 .delay 1 (2000,2000,2000) L_0x55b4e779c980/d;
v0x55b4e770dd60_0 .net "A", 0 0, L_0x55b4e779c830;  alias, 1 drivers
v0x55b4e770d490_0 .net "Y", 0 0, L_0x55b4e779c980;  alias, 1 drivers
S_0x55b4e75d8cf0 .scope generate, "genblk1[7]" "genblk1[7]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e75d8ed0 .param/l "i" 1 8 46, +C4<0111>;
S_0x55b4e75d8fb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e75d8cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779cad0/d .functor NOR 1, L_0x55b4e779c980, L_0x55b4e779c980, C4<0>, C4<0>;
L_0x55b4e779cad0 .delay 1 (2000,2000,2000) L_0x55b4e779cad0/d;
v0x55b4e770cc00_0 .net "A", 0 0, L_0x55b4e779c980;  alias, 1 drivers
v0x55b4e770c370_0 .net "Y", 0 0, L_0x55b4e779cad0;  alias, 1 drivers
S_0x55b4e763ca10 .scope generate, "genblk1[8]" "genblk1[8]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7665350 .param/l "i" 1 8 46, +C4<01000>;
S_0x55b4e763cca0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e763ca10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779cc20/d .functor NOR 1, L_0x55b4e779cad0, L_0x55b4e779cad0, C4<0>, C4<0>;
L_0x55b4e779cc20 .delay 1 (2000,2000,2000) L_0x55b4e779cc20/d;
v0x55b4e770bae0_0 .net "A", 0 0, L_0x55b4e779cad0;  alias, 1 drivers
v0x55b4e770bb80_0 .net "Y", 0 0, L_0x55b4e779cc20;  alias, 1 drivers
S_0x55b4e7648c80 .scope generate, "genblk1[9]" "genblk1[9]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7648e10 .param/l "i" 1 8 46, +C4<01001>;
S_0x55b4e7648ef0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7648c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779cd70/d .functor NOR 1, L_0x55b4e779cc20, L_0x55b4e779cc20, C4<0>, C4<0>;
L_0x55b4e779cd70 .delay 1 (2000,2000,2000) L_0x55b4e779cd70/d;
v0x55b4e770b290_0 .net "A", 0 0, L_0x55b4e779cc20;  alias, 1 drivers
v0x55b4e770a9c0_0 .net "Y", 0 0, L_0x55b4e779cd70;  alias, 1 drivers
S_0x55b4e764dbb0 .scope generate, "genblk1[10]" "genblk1[10]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e764ddb0 .param/l "i" 1 8 46, +C4<01010>;
S_0x55b4e764de90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e764dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779cec0/d .functor NOR 1, L_0x55b4e779cd70, L_0x55b4e779cd70, C4<0>, C4<0>;
L_0x55b4e779cec0 .delay 1 (2000,2000,2000) L_0x55b4e779cec0/d;
v0x55b4e770a170_0 .net "A", 0 0, L_0x55b4e779cd70;  alias, 1 drivers
v0x55b4e77098a0_0 .net "Y", 0 0, L_0x55b4e779cec0;  alias, 1 drivers
S_0x55b4e76525c0 .scope generate, "genblk1[11]" "genblk1[11]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76527c0 .param/l "i" 1 8 46, +C4<01011>;
S_0x55b4e76528a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e76525c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d010/d .functor NOR 1, L_0x55b4e779cec0, L_0x55b4e779cec0, C4<0>, C4<0>;
L_0x55b4e779d010 .delay 1 (2000,2000,2000) L_0x55b4e779d010/d;
v0x55b4e7709010_0 .net "A", 0 0, L_0x55b4e779cec0;  alias, 1 drivers
v0x55b4e77090d0_0 .net "Y", 0 0, L_0x55b4e779d010;  alias, 1 drivers
S_0x55b4e765cdb0 .scope generate, "genblk1[12]" "genblk1[12]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e765cf90 .param/l "i" 1 8 46, +C4<01100>;
S_0x55b4e765d070 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e765cdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d160/d .functor NOR 1, L_0x55b4e779d010, L_0x55b4e779d010, C4<0>, C4<0>;
L_0x55b4e779d160 .delay 1 (2000,2000,2000) L_0x55b4e779d160/d;
v0x55b4e7707ef0_0 .net "A", 0 0, L_0x55b4e779d010;  alias, 1 drivers
v0x55b4e7707fb0_0 .net "Y", 0 0, L_0x55b4e779d160;  alias, 1 drivers
S_0x55b4e761a740 .scope generate, "genblk1[13]" "genblk1[13]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e761a920 .param/l "i" 1 8 46, +C4<01101>;
S_0x55b4e761aa00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e761a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d2d0/d .functor NOR 1, L_0x55b4e779d160, L_0x55b4e779d160, C4<0>, C4<0>;
L_0x55b4e779d2d0 .delay 1 (2000,2000,2000) L_0x55b4e779d2d0/d;
v0x55b4e7706dd0_0 .net "A", 0 0, L_0x55b4e779d160;  alias, 1 drivers
v0x55b4e7706e90_0 .net "Y", 0 0, L_0x55b4e779d2d0;  alias, 1 drivers
S_0x55b4e762a040 .scope generate, "genblk1[14]" "genblk1[14]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e762a220 .param/l "i" 1 8 46, +C4<01110>;
S_0x55b4e762a300 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e762a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d460/d .functor NOR 1, L_0x55b4e779d2d0, L_0x55b4e779d2d0, C4<0>, C4<0>;
L_0x55b4e779d460 .delay 1 (2000,2000,2000) L_0x55b4e779d460/d;
v0x55b4e77065f0_0 .net "A", 0 0, L_0x55b4e779d2d0;  alias, 1 drivers
v0x55b4e7705cb0_0 .net "Y", 0 0, L_0x55b4e779d460;  alias, 1 drivers
S_0x55b4e774d030 .scope generate, "genblk1[15]" "genblk1[15]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7705470 .param/l "i" 1 8 46, +C4<01111>;
S_0x55b4e774d1c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774d030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d5f0/d .functor NOR 1, L_0x55b4e779d460, L_0x55b4e779d460, C4<0>, C4<0>;
L_0x55b4e779d5f0 .delay 1 (2000,2000,2000) L_0x55b4e779d5f0/d;
v0x55b4e7704c00_0 .net "A", 0 0, L_0x55b4e779d460;  alias, 1 drivers
v0x55b4e7704300_0 .net "Y", 0 0, L_0x55b4e779d5f0;  alias, 1 drivers
S_0x55b4e774d350 .scope generate, "genblk1[16]" "genblk1[16]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7703a70 .param/l "i" 1 8 46, +C4<010000>;
S_0x55b4e774d4e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774d350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d780/d .functor NOR 1, L_0x55b4e779d5f0, L_0x55b4e779d5f0, C4<0>, C4<0>;
L_0x55b4e779d780 .delay 1 (2000,2000,2000) L_0x55b4e779d780/d;
v0x55b4e7703220_0 .net "A", 0 0, L_0x55b4e779d5f0;  alias, 1 drivers
v0x55b4e7702950_0 .net "Y", 0 0, L_0x55b4e779d780;  alias, 1 drivers
S_0x55b4e774d670 .scope generate, "genblk1[17]" "genblk1[17]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77020c0 .param/l "i" 1 8 46, +C4<010001>;
S_0x55b4e774d800 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774d670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779d910/d .functor NOR 1, L_0x55b4e779d780, L_0x55b4e779d780, C4<0>, C4<0>;
L_0x55b4e779d910 .delay 1 (2000,2000,2000) L_0x55b4e779d910/d;
v0x55b4e7701830_0 .net "A", 0 0, L_0x55b4e779d780;  alias, 1 drivers
v0x55b4e77018f0_0 .net "Y", 0 0, L_0x55b4e779d910;  alias, 1 drivers
S_0x55b4e774d990 .scope generate, "genblk1[18]" "genblk1[18]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7701070 .param/l "i" 1 8 46, +C4<010010>;
S_0x55b4e774db20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774d990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779daa0/d .functor NOR 1, L_0x55b4e779d910, L_0x55b4e779d910, C4<0>, C4<0>;
L_0x55b4e779daa0 .delay 1 (2000,2000,2000) L_0x55b4e779daa0/d;
v0x55b4e76ffe80_0 .net "A", 0 0, L_0x55b4e779d910;  alias, 1 drivers
v0x55b4e76fff40_0 .net "Y", 0 0, L_0x55b4e779daa0;  alias, 1 drivers
S_0x55b4e774dcb0 .scope generate, "genblk1[19]" "genblk1[19]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76ff640 .param/l "i" 1 8 46, +C4<010011>;
S_0x55b4e774de40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774dcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779dc30/d .functor NOR 1, L_0x55b4e779daa0, L_0x55b4e779daa0, C4<0>, C4<0>;
L_0x55b4e779dc30 .delay 1 (2000,2000,2000) L_0x55b4e779dc30/d;
v0x55b4e76fee10_0 .net "A", 0 0, L_0x55b4e779daa0;  alias, 1 drivers
v0x55b4e76fe4d0_0 .net "Y", 0 0, L_0x55b4e779dc30;  alias, 1 drivers
S_0x55b4e774dfd0 .scope generate, "genblk1[20]" "genblk1[20]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76fdc90 .param/l "i" 1 8 46, +C4<010100>;
S_0x55b4e774e160 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774dfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779ddc0/d .functor NOR 1, L_0x55b4e779dc30, L_0x55b4e779dc30, C4<0>, C4<0>;
L_0x55b4e779ddc0 .delay 1 (2000,2000,2000) L_0x55b4e779ddc0/d;
v0x55b4e76e35b0_0 .net "A", 0 0, L_0x55b4e779dc30;  alias, 1 drivers
v0x55b4e76b1b70_0 .net "Y", 0 0, L_0x55b4e779ddc0;  alias, 1 drivers
S_0x55b4e774e2f0 .scope generate, "genblk1[21]" "genblk1[21]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76b4930 .param/l "i" 1 8 46, +C4<010101>;
S_0x55b4e774e480 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774e2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779df50/d .functor NOR 1, L_0x55b4e779ddc0, L_0x55b4e779ddc0, C4<0>, C4<0>;
L_0x55b4e779df50 .delay 1 (2000,2000,2000) L_0x55b4e779df50/d;
v0x55b4e7667070_0 .net "A", 0 0, L_0x55b4e779ddc0;  alias, 1 drivers
v0x55b4e76e8470_0 .net "Y", 0 0, L_0x55b4e779df50;  alias, 1 drivers
S_0x55b4e774e610 .scope generate, "genblk1[22]" "genblk1[22]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76e7f60 .param/l "i" 1 8 46, +C4<010110>;
S_0x55b4e774e7a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e0e0/d .functor NOR 1, L_0x55b4e779df50, L_0x55b4e779df50, C4<0>, C4<0>;
L_0x55b4e779e0e0 .delay 1 (2000,2000,2000) L_0x55b4e779e0e0/d;
v0x55b4e7665480_0 .net "A", 0 0, L_0x55b4e779df50;  alias, 1 drivers
v0x55b4e7665540_0 .net "Y", 0 0, L_0x55b4e779e0e0;  alias, 1 drivers
S_0x55b4e774e930 .scope generate, "genblk1[23]" "genblk1[23]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e76d7150 .param/l "i" 1 8 46, +C4<010111>;
S_0x55b4e774eb00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e270/d .functor NOR 1, L_0x55b4e779e0e0, L_0x55b4e779e0e0, C4<0>, C4<0>;
L_0x55b4e779e270 .delay 1 (2000,2000,2000) L_0x55b4e779e270/d;
v0x55b4e774ed40_0 .net "A", 0 0, L_0x55b4e779e0e0;  alias, 1 drivers
v0x55b4e774ee00_0 .net "Y", 0 0, L_0x55b4e779e270;  alias, 1 drivers
S_0x55b4e774ef00 .scope generate, "genblk1[24]" "genblk1[24]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e774f0e0 .param/l "i" 1 8 46, +C4<011000>;
S_0x55b4e774f1c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774ef00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e400/d .functor NOR 1, L_0x55b4e779e270, L_0x55b4e779e270, C4<0>, C4<0>;
L_0x55b4e779e400 .delay 1 (2000,2000,2000) L_0x55b4e779e400/d;
v0x55b4e774f400_0 .net "A", 0 0, L_0x55b4e779e270;  alias, 1 drivers
v0x55b4e774f4c0_0 .net "Y", 0 0, L_0x55b4e779e400;  alias, 1 drivers
S_0x55b4e774f5c0 .scope generate, "genblk1[25]" "genblk1[25]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e774f7a0 .param/l "i" 1 8 46, +C4<011001>;
S_0x55b4e774f880 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774f5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e590/d .functor NOR 1, L_0x55b4e779e400, L_0x55b4e779e400, C4<0>, C4<0>;
L_0x55b4e779e590 .delay 1 (2000,2000,2000) L_0x55b4e779e590/d;
v0x55b4e774fac0_0 .net "A", 0 0, L_0x55b4e779e400;  alias, 1 drivers
v0x55b4e774fbb0_0 .net "Y", 0 0, L_0x55b4e779e590;  alias, 1 drivers
S_0x55b4e774fcb0 .scope generate, "genblk1[26]" "genblk1[26]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e774fe90 .param/l "i" 1 8 46, +C4<011010>;
S_0x55b4e774ff70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e774fcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e720/d .functor NOR 1, L_0x55b4e779e590, L_0x55b4e779e590, C4<0>, C4<0>;
L_0x55b4e779e720 .delay 1 (2000,2000,2000) L_0x55b4e779e720/d;
v0x55b4e77501b0_0 .net "A", 0 0, L_0x55b4e779e590;  alias, 1 drivers
v0x55b4e77502a0_0 .net "Y", 0 0, L_0x55b4e779e720;  alias, 1 drivers
S_0x55b4e77503a0 .scope generate, "genblk1[27]" "genblk1[27]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7750580 .param/l "i" 1 8 46, +C4<011011>;
S_0x55b4e7750660 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77503a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779e8b0/d .functor NOR 1, L_0x55b4e779e720, L_0x55b4e779e720, C4<0>, C4<0>;
L_0x55b4e779e8b0 .delay 1 (2000,2000,2000) L_0x55b4e779e8b0/d;
v0x55b4e77508a0_0 .net "A", 0 0, L_0x55b4e779e720;  alias, 1 drivers
v0x55b4e7750990_0 .net "Y", 0 0, L_0x55b4e779e8b0;  alias, 1 drivers
S_0x55b4e7750a90 .scope generate, "genblk1[28]" "genblk1[28]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7750c70 .param/l "i" 1 8 46, +C4<011100>;
S_0x55b4e7750d50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7750a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779ea40/d .functor NOR 1, L_0x55b4e779e8b0, L_0x55b4e779e8b0, C4<0>, C4<0>;
L_0x55b4e779ea40 .delay 1 (2000,2000,2000) L_0x55b4e779ea40/d;
v0x55b4e7750f90_0 .net "A", 0 0, L_0x55b4e779e8b0;  alias, 1 drivers
v0x55b4e7751080_0 .net "Y", 0 0, L_0x55b4e779ea40;  alias, 1 drivers
S_0x55b4e7751180 .scope generate, "genblk1[29]" "genblk1[29]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7751360 .param/l "i" 1 8 46, +C4<011101>;
S_0x55b4e7751440 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7751180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779ebd0/d .functor NOR 1, L_0x55b4e779ea40, L_0x55b4e779ea40, C4<0>, C4<0>;
L_0x55b4e779ebd0 .delay 1 (2000,2000,2000) L_0x55b4e779ebd0/d;
v0x55b4e7751680_0 .net "A", 0 0, L_0x55b4e779ea40;  alias, 1 drivers
v0x55b4e7751770_0 .net "Y", 0 0, L_0x55b4e779ebd0;  alias, 1 drivers
S_0x55b4e7751870 .scope generate, "genblk1[30]" "genblk1[30]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7751a50 .param/l "i" 1 8 46, +C4<011110>;
S_0x55b4e7751b30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7751870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779ed60/d .functor NOR 1, L_0x55b4e779ebd0, L_0x55b4e779ebd0, C4<0>, C4<0>;
L_0x55b4e779ed60 .delay 1 (2000,2000,2000) L_0x55b4e779ed60/d;
v0x55b4e7751d70_0 .net "A", 0 0, L_0x55b4e779ebd0;  alias, 1 drivers
v0x55b4e7751e60_0 .net "Y", 0 0, L_0x55b4e779ed60;  alias, 1 drivers
S_0x55b4e7751f60 .scope generate, "genblk1[31]" "genblk1[31]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7752140 .param/l "i" 1 8 46, +C4<011111>;
S_0x55b4e7752220 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7751f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779eef0/d .functor NOR 1, L_0x55b4e779ed60, L_0x55b4e779ed60, C4<0>, C4<0>;
L_0x55b4e779eef0 .delay 1 (2000,2000,2000) L_0x55b4e779eef0/d;
v0x55b4e7752460_0 .net "A", 0 0, L_0x55b4e779ed60;  alias, 1 drivers
v0x55b4e7752550_0 .net "Y", 0 0, L_0x55b4e779eef0;  alias, 1 drivers
S_0x55b4e7752650 .scope generate, "genblk1[32]" "genblk1[32]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7752a40 .param/l "i" 1 8 46, +C4<0100000>;
S_0x55b4e7752b30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7752650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f080/d .functor NOR 1, L_0x55b4e779eef0, L_0x55b4e779eef0, C4<0>, C4<0>;
L_0x55b4e779f080 .delay 1 (2000,2000,2000) L_0x55b4e779f080/d;
v0x55b4e7752d90_0 .net "A", 0 0, L_0x55b4e779eef0;  alias, 1 drivers
v0x55b4e7752e50_0 .net "Y", 0 0, L_0x55b4e779f080;  alias, 1 drivers
S_0x55b4e7752f50 .scope generate, "genblk1[33]" "genblk1[33]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7753130 .param/l "i" 1 8 46, +C4<0100001>;
S_0x55b4e7753220 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7752f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f210/d .functor NOR 1, L_0x55b4e779f080, L_0x55b4e779f080, C4<0>, C4<0>;
L_0x55b4e779f210 .delay 1 (2000,2000,2000) L_0x55b4e779f210/d;
v0x55b4e7753480_0 .net "A", 0 0, L_0x55b4e779f080;  alias, 1 drivers
v0x55b4e7753540_0 .net "Y", 0 0, L_0x55b4e779f210;  alias, 1 drivers
S_0x55b4e7753640 .scope generate, "genblk1[34]" "genblk1[34]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7753820 .param/l "i" 1 8 46, +C4<0100010>;
S_0x55b4e7753910 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7753640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f3a0/d .functor NOR 1, L_0x55b4e779f210, L_0x55b4e779f210, C4<0>, C4<0>;
L_0x55b4e779f3a0 .delay 1 (2000,2000,2000) L_0x55b4e779f3a0/d;
v0x55b4e7753b70_0 .net "A", 0 0, L_0x55b4e779f210;  alias, 1 drivers
v0x55b4e7753c30_0 .net "Y", 0 0, L_0x55b4e779f3a0;  alias, 1 drivers
S_0x55b4e7753d30 .scope generate, "genblk1[35]" "genblk1[35]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7753f10 .param/l "i" 1 8 46, +C4<0100011>;
S_0x55b4e7754000 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7753d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f530/d .functor NOR 1, L_0x55b4e779f3a0, L_0x55b4e779f3a0, C4<0>, C4<0>;
L_0x55b4e779f530 .delay 1 (2000,2000,2000) L_0x55b4e779f530/d;
v0x55b4e7754260_0 .net "A", 0 0, L_0x55b4e779f3a0;  alias, 1 drivers
v0x55b4e7754320_0 .net "Y", 0 0, L_0x55b4e779f530;  alias, 1 drivers
S_0x55b4e7754420 .scope generate, "genblk1[36]" "genblk1[36]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7754600 .param/l "i" 1 8 46, +C4<0100100>;
S_0x55b4e77546f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7754420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f6c0/d .functor NOR 1, L_0x55b4e779f530, L_0x55b4e779f530, C4<0>, C4<0>;
L_0x55b4e779f6c0 .delay 1 (2000,2000,2000) L_0x55b4e779f6c0/d;
v0x55b4e7754950_0 .net "A", 0 0, L_0x55b4e779f530;  alias, 1 drivers
v0x55b4e7754a10_0 .net "Y", 0 0, L_0x55b4e779f6c0;  alias, 1 drivers
S_0x55b4e7754b10 .scope generate, "genblk1[37]" "genblk1[37]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7754cf0 .param/l "i" 1 8 46, +C4<0100101>;
S_0x55b4e7754de0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7754b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f850/d .functor NOR 1, L_0x55b4e779f6c0, L_0x55b4e779f6c0, C4<0>, C4<0>;
L_0x55b4e779f850 .delay 1 (2000,2000,2000) L_0x55b4e779f850/d;
v0x55b4e7755040_0 .net "A", 0 0, L_0x55b4e779f6c0;  alias, 1 drivers
v0x55b4e7755100_0 .net "Y", 0 0, L_0x55b4e779f850;  alias, 1 drivers
S_0x55b4e7755200 .scope generate, "genblk1[38]" "genblk1[38]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77553e0 .param/l "i" 1 8 46, +C4<0100110>;
S_0x55b4e77554d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7755200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779f9e0/d .functor NOR 1, L_0x55b4e779f850, L_0x55b4e779f850, C4<0>, C4<0>;
L_0x55b4e779f9e0 .delay 1 (2000,2000,2000) L_0x55b4e779f9e0/d;
v0x55b4e7755730_0 .net "A", 0 0, L_0x55b4e779f850;  alias, 1 drivers
v0x55b4e77557f0_0 .net "Y", 0 0, L_0x55b4e779f9e0;  alias, 1 drivers
S_0x55b4e77558f0 .scope generate, "genblk1[39]" "genblk1[39]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7755ad0 .param/l "i" 1 8 46, +C4<0100111>;
S_0x55b4e7755bc0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77558f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779fb70/d .functor NOR 1, L_0x55b4e779f9e0, L_0x55b4e779f9e0, C4<0>, C4<0>;
L_0x55b4e779fb70 .delay 1 (2000,2000,2000) L_0x55b4e779fb70/d;
v0x55b4e7755e20_0 .net "A", 0 0, L_0x55b4e779f9e0;  alias, 1 drivers
v0x55b4e7755ee0_0 .net "Y", 0 0, L_0x55b4e779fb70;  alias, 1 drivers
S_0x55b4e7755fe0 .scope generate, "genblk1[40]" "genblk1[40]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77561c0 .param/l "i" 1 8 46, +C4<0101000>;
S_0x55b4e77562b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7755fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779fd00/d .functor NOR 1, L_0x55b4e779fb70, L_0x55b4e779fb70, C4<0>, C4<0>;
L_0x55b4e779fd00 .delay 1 (2000,2000,2000) L_0x55b4e779fd00/d;
v0x55b4e7756510_0 .net "A", 0 0, L_0x55b4e779fb70;  alias, 1 drivers
v0x55b4e77565d0_0 .net "Y", 0 0, L_0x55b4e779fd00;  alias, 1 drivers
S_0x55b4e77566d0 .scope generate, "genblk1[41]" "genblk1[41]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77568b0 .param/l "i" 1 8 46, +C4<0101001>;
S_0x55b4e77569a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77566d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e779fe90/d .functor NOR 1, L_0x55b4e779fd00, L_0x55b4e779fd00, C4<0>, C4<0>;
L_0x55b4e779fe90 .delay 1 (2000,2000,2000) L_0x55b4e779fe90/d;
v0x55b4e7756c00_0 .net "A", 0 0, L_0x55b4e779fd00;  alias, 1 drivers
v0x55b4e7756cc0_0 .net "Y", 0 0, L_0x55b4e779fe90;  alias, 1 drivers
S_0x55b4e7756dc0 .scope generate, "genblk1[42]" "genblk1[42]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7756fa0 .param/l "i" 1 8 46, +C4<0101010>;
S_0x55b4e7757090 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7756dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0020/d .functor NOR 1, L_0x55b4e779fe90, L_0x55b4e779fe90, C4<0>, C4<0>;
L_0x55b4e77a0020 .delay 1 (2000,2000,2000) L_0x55b4e77a0020/d;
v0x55b4e77572f0_0 .net "A", 0 0, L_0x55b4e779fe90;  alias, 1 drivers
v0x55b4e77573b0_0 .net "Y", 0 0, L_0x55b4e77a0020;  alias, 1 drivers
S_0x55b4e77574b0 .scope generate, "genblk1[43]" "genblk1[43]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7757690 .param/l "i" 1 8 46, +C4<0101011>;
S_0x55b4e7757780 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77574b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a01b0/d .functor NOR 1, L_0x55b4e77a0020, L_0x55b4e77a0020, C4<0>, C4<0>;
L_0x55b4e77a01b0 .delay 1 (2000,2000,2000) L_0x55b4e77a01b0/d;
v0x55b4e77579e0_0 .net "A", 0 0, L_0x55b4e77a0020;  alias, 1 drivers
v0x55b4e7757aa0_0 .net "Y", 0 0, L_0x55b4e77a01b0;  alias, 1 drivers
S_0x55b4e7757ba0 .scope generate, "genblk1[44]" "genblk1[44]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7757d80 .param/l "i" 1 8 46, +C4<0101100>;
S_0x55b4e7757e70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7757ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0340/d .functor NOR 1, L_0x55b4e77a01b0, L_0x55b4e77a01b0, C4<0>, C4<0>;
L_0x55b4e77a0340 .delay 1 (2000,2000,2000) L_0x55b4e77a0340/d;
v0x55b4e77580d0_0 .net "A", 0 0, L_0x55b4e77a01b0;  alias, 1 drivers
v0x55b4e7758190_0 .net "Y", 0 0, L_0x55b4e77a0340;  alias, 1 drivers
S_0x55b4e7758290 .scope generate, "genblk1[45]" "genblk1[45]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7758470 .param/l "i" 1 8 46, +C4<0101101>;
S_0x55b4e7758560 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7758290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a04d0/d .functor NOR 1, L_0x55b4e77a0340, L_0x55b4e77a0340, C4<0>, C4<0>;
L_0x55b4e77a04d0 .delay 1 (2000,2000,2000) L_0x55b4e77a04d0/d;
v0x55b4e77587c0_0 .net "A", 0 0, L_0x55b4e77a0340;  alias, 1 drivers
v0x55b4e7758880_0 .net "Y", 0 0, L_0x55b4e77a04d0;  alias, 1 drivers
S_0x55b4e7758980 .scope generate, "genblk1[46]" "genblk1[46]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7758b60 .param/l "i" 1 8 46, +C4<0101110>;
S_0x55b4e7758c50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7758980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0660/d .functor NOR 1, L_0x55b4e77a04d0, L_0x55b4e77a04d0, C4<0>, C4<0>;
L_0x55b4e77a0660 .delay 1 (2000,2000,2000) L_0x55b4e77a0660/d;
v0x55b4e7758eb0_0 .net "A", 0 0, L_0x55b4e77a04d0;  alias, 1 drivers
v0x55b4e7758f70_0 .net "Y", 0 0, L_0x55b4e77a0660;  alias, 1 drivers
S_0x55b4e7759070 .scope generate, "genblk1[47]" "genblk1[47]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7759250 .param/l "i" 1 8 46, +C4<0101111>;
S_0x55b4e7759340 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7759070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a07f0/d .functor NOR 1, L_0x55b4e77a0660, L_0x55b4e77a0660, C4<0>, C4<0>;
L_0x55b4e77a07f0 .delay 1 (2000,2000,2000) L_0x55b4e77a07f0/d;
v0x55b4e77595a0_0 .net "A", 0 0, L_0x55b4e77a0660;  alias, 1 drivers
v0x55b4e7759660_0 .net "Y", 0 0, L_0x55b4e77a07f0;  alias, 1 drivers
S_0x55b4e7759760 .scope generate, "genblk1[48]" "genblk1[48]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7759940 .param/l "i" 1 8 46, +C4<0110000>;
S_0x55b4e7759a30 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7759760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0980/d .functor NOR 1, L_0x55b4e77a07f0, L_0x55b4e77a07f0, C4<0>, C4<0>;
L_0x55b4e77a0980 .delay 1 (2000,2000,2000) L_0x55b4e77a0980/d;
v0x55b4e7759c90_0 .net "A", 0 0, L_0x55b4e77a07f0;  alias, 1 drivers
v0x55b4e7759d50_0 .net "Y", 0 0, L_0x55b4e77a0980;  alias, 1 drivers
S_0x55b4e7759e50 .scope generate, "genblk1[49]" "genblk1[49]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775a030 .param/l "i" 1 8 46, +C4<0110001>;
S_0x55b4e775a120 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7759e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0b10/d .functor NOR 1, L_0x55b4e77a0980, L_0x55b4e77a0980, C4<0>, C4<0>;
L_0x55b4e77a0b10 .delay 1 (2000,2000,2000) L_0x55b4e77a0b10/d;
v0x55b4e775a380_0 .net "A", 0 0, L_0x55b4e77a0980;  alias, 1 drivers
v0x55b4e775a440_0 .net "Y", 0 0, L_0x55b4e77a0b10;  alias, 1 drivers
S_0x55b4e775a540 .scope generate, "genblk1[50]" "genblk1[50]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775a720 .param/l "i" 1 8 46, +C4<0110010>;
S_0x55b4e775a810 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775a540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0ca0/d .functor NOR 1, L_0x55b4e77a0b10, L_0x55b4e77a0b10, C4<0>, C4<0>;
L_0x55b4e77a0ca0 .delay 1 (2000,2000,2000) L_0x55b4e77a0ca0/d;
v0x55b4e775aa70_0 .net "A", 0 0, L_0x55b4e77a0b10;  alias, 1 drivers
v0x55b4e775ab30_0 .net "Y", 0 0, L_0x55b4e77a0ca0;  alias, 1 drivers
S_0x55b4e775ac30 .scope generate, "genblk1[51]" "genblk1[51]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775ae10 .param/l "i" 1 8 46, +C4<0110011>;
S_0x55b4e775af00 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775ac30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0e30/d .functor NOR 1, L_0x55b4e77a0ca0, L_0x55b4e77a0ca0, C4<0>, C4<0>;
L_0x55b4e77a0e30 .delay 1 (2000,2000,2000) L_0x55b4e77a0e30/d;
v0x55b4e775b160_0 .net "A", 0 0, L_0x55b4e77a0ca0;  alias, 1 drivers
v0x55b4e775b220_0 .net "Y", 0 0, L_0x55b4e77a0e30;  alias, 1 drivers
S_0x55b4e775b320 .scope generate, "genblk1[52]" "genblk1[52]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775b500 .param/l "i" 1 8 46, +C4<0110100>;
S_0x55b4e775b5f0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775b320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a0fc0/d .functor NOR 1, L_0x55b4e77a0e30, L_0x55b4e77a0e30, C4<0>, C4<0>;
L_0x55b4e77a0fc0 .delay 1 (2000,2000,2000) L_0x55b4e77a0fc0/d;
v0x55b4e775b850_0 .net "A", 0 0, L_0x55b4e77a0e30;  alias, 1 drivers
v0x55b4e775b910_0 .net "Y", 0 0, L_0x55b4e77a0fc0;  alias, 1 drivers
S_0x55b4e775ba10 .scope generate, "genblk1[53]" "genblk1[53]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775bbf0 .param/l "i" 1 8 46, +C4<0110101>;
S_0x55b4e775bce0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775ba10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1150/d .functor NOR 1, L_0x55b4e77a0fc0, L_0x55b4e77a0fc0, C4<0>, C4<0>;
L_0x55b4e77a1150 .delay 1 (2000,2000,2000) L_0x55b4e77a1150/d;
v0x55b4e775bf40_0 .net "A", 0 0, L_0x55b4e77a0fc0;  alias, 1 drivers
v0x55b4e775c000_0 .net "Y", 0 0, L_0x55b4e77a1150;  alias, 1 drivers
S_0x55b4e775c100 .scope generate, "genblk1[54]" "genblk1[54]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775c2e0 .param/l "i" 1 8 46, +C4<0110110>;
S_0x55b4e775c3d0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775c100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a12e0/d .functor NOR 1, L_0x55b4e77a1150, L_0x55b4e77a1150, C4<0>, C4<0>;
L_0x55b4e77a12e0 .delay 1 (2000,2000,2000) L_0x55b4e77a12e0/d;
v0x55b4e775c630_0 .net "A", 0 0, L_0x55b4e77a1150;  alias, 1 drivers
v0x55b4e775c6f0_0 .net "Y", 0 0, L_0x55b4e77a12e0;  alias, 1 drivers
S_0x55b4e775c7f0 .scope generate, "genblk1[55]" "genblk1[55]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775c9d0 .param/l "i" 1 8 46, +C4<0110111>;
S_0x55b4e775cac0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775c7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1470/d .functor NOR 1, L_0x55b4e77a12e0, L_0x55b4e77a12e0, C4<0>, C4<0>;
L_0x55b4e77a1470 .delay 1 (2000,2000,2000) L_0x55b4e77a1470/d;
v0x55b4e775cd20_0 .net "A", 0 0, L_0x55b4e77a12e0;  alias, 1 drivers
v0x55b4e775cde0_0 .net "Y", 0 0, L_0x55b4e77a1470;  alias, 1 drivers
S_0x55b4e775cee0 .scope generate, "genblk1[56]" "genblk1[56]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775d0c0 .param/l "i" 1 8 46, +C4<0111000>;
S_0x55b4e775d1b0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775cee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1600/d .functor NOR 1, L_0x55b4e77a1470, L_0x55b4e77a1470, C4<0>, C4<0>;
L_0x55b4e77a1600 .delay 1 (2000,2000,2000) L_0x55b4e77a1600/d;
v0x55b4e775d410_0 .net "A", 0 0, L_0x55b4e77a1470;  alias, 1 drivers
v0x55b4e775d4d0_0 .net "Y", 0 0, L_0x55b4e77a1600;  alias, 1 drivers
S_0x55b4e775d5d0 .scope generate, "genblk1[57]" "genblk1[57]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775d7b0 .param/l "i" 1 8 46, +C4<0111001>;
S_0x55b4e775d8a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775d5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1790/d .functor NOR 1, L_0x55b4e77a1600, L_0x55b4e77a1600, C4<0>, C4<0>;
L_0x55b4e77a1790 .delay 1 (2000,2000,2000) L_0x55b4e77a1790/d;
v0x55b4e775db00_0 .net "A", 0 0, L_0x55b4e77a1600;  alias, 1 drivers
v0x55b4e775dbc0_0 .net "Y", 0 0, L_0x55b4e77a1790;  alias, 1 drivers
S_0x55b4e775dcc0 .scope generate, "genblk1[58]" "genblk1[58]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775dea0 .param/l "i" 1 8 46, +C4<0111010>;
S_0x55b4e775df90 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775dcc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1920/d .functor NOR 1, L_0x55b4e77a1790, L_0x55b4e77a1790, C4<0>, C4<0>;
L_0x55b4e77a1920 .delay 1 (2000,2000,2000) L_0x55b4e77a1920/d;
v0x55b4e775e1f0_0 .net "A", 0 0, L_0x55b4e77a1790;  alias, 1 drivers
v0x55b4e775e2b0_0 .net "Y", 0 0, L_0x55b4e77a1920;  alias, 1 drivers
S_0x55b4e775e3b0 .scope generate, "genblk1[59]" "genblk1[59]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775e590 .param/l "i" 1 8 46, +C4<0111011>;
S_0x55b4e775e680 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775e3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1ab0/d .functor NOR 1, L_0x55b4e77a1920, L_0x55b4e77a1920, C4<0>, C4<0>;
L_0x55b4e77a1ab0 .delay 1 (2000,2000,2000) L_0x55b4e77a1ab0/d;
v0x55b4e775e8e0_0 .net "A", 0 0, L_0x55b4e77a1920;  alias, 1 drivers
v0x55b4e775e9a0_0 .net "Y", 0 0, L_0x55b4e77a1ab0;  alias, 1 drivers
S_0x55b4e775eaa0 .scope generate, "genblk1[60]" "genblk1[60]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775ec80 .param/l "i" 1 8 46, +C4<0111100>;
S_0x55b4e775ed70 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775eaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1c40/d .functor NOR 1, L_0x55b4e77a1ab0, L_0x55b4e77a1ab0, C4<0>, C4<0>;
L_0x55b4e77a1c40 .delay 1 (2000,2000,2000) L_0x55b4e77a1c40/d;
v0x55b4e775efd0_0 .net "A", 0 0, L_0x55b4e77a1ab0;  alias, 1 drivers
v0x55b4e775f090_0 .net "Y", 0 0, L_0x55b4e77a1c40;  alias, 1 drivers
S_0x55b4e775f190 .scope generate, "genblk1[61]" "genblk1[61]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775f370 .param/l "i" 1 8 46, +C4<0111101>;
S_0x55b4e775f460 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1dd0/d .functor NOR 1, L_0x55b4e77a1c40, L_0x55b4e77a1c40, C4<0>, C4<0>;
L_0x55b4e77a1dd0 .delay 1 (2000,2000,2000) L_0x55b4e77a1dd0/d;
v0x55b4e775f6c0_0 .net "A", 0 0, L_0x55b4e77a1c40;  alias, 1 drivers
v0x55b4e775f780_0 .net "Y", 0 0, L_0x55b4e77a1dd0;  alias, 1 drivers
S_0x55b4e775f880 .scope generate, "genblk1[62]" "genblk1[62]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e775fa60 .param/l "i" 1 8 46, +C4<0111110>;
S_0x55b4e775fb50 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775f880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a1f60/d .functor NOR 1, L_0x55b4e77a1dd0, L_0x55b4e77a1dd0, C4<0>, C4<0>;
L_0x55b4e77a1f60 .delay 1 (2000,2000,2000) L_0x55b4e77a1f60/d;
v0x55b4e775fdb0_0 .net "A", 0 0, L_0x55b4e77a1dd0;  alias, 1 drivers
v0x55b4e775fe70_0 .net "Y", 0 0, L_0x55b4e77a1f60;  alias, 1 drivers
S_0x55b4e775ff70 .scope generate, "genblk1[63]" "genblk1[63]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7760150 .param/l "i" 1 8 46, +C4<0111111>;
S_0x55b4e7760240 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e775ff70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a20f0/d .functor NOR 1, L_0x55b4e77a1f60, L_0x55b4e77a1f60, C4<0>, C4<0>;
L_0x55b4e77a20f0 .delay 1 (2000,2000,2000) L_0x55b4e77a20f0/d;
v0x55b4e77604a0_0 .net "A", 0 0, L_0x55b4e77a1f60;  alias, 1 drivers
v0x55b4e7760560_0 .net "Y", 0 0, L_0x55b4e77a20f0;  alias, 1 drivers
S_0x55b4e7760660 .scope generate, "genblk1[64]" "genblk1[64]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7760c50 .param/l "i" 1 8 46, +C4<01000000>;
S_0x55b4e7760d40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7760660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2280/d .functor NOR 1, L_0x55b4e77a20f0, L_0x55b4e77a20f0, C4<0>, C4<0>;
L_0x55b4e77a2280 .delay 1 (2000,2000,2000) L_0x55b4e77a2280/d;
v0x55b4e7760fa0_0 .net "A", 0 0, L_0x55b4e77a20f0;  alias, 1 drivers
v0x55b4e7761060_0 .net "Y", 0 0, L_0x55b4e77a2280;  alias, 1 drivers
S_0x55b4e7761160 .scope generate, "genblk1[65]" "genblk1[65]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7761340 .param/l "i" 1 8 46, +C4<01000001>;
S_0x55b4e7761430 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7761160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2410/d .functor NOR 1, L_0x55b4e77a2280, L_0x55b4e77a2280, C4<0>, C4<0>;
L_0x55b4e77a2410 .delay 1 (2000,2000,2000) L_0x55b4e77a2410/d;
v0x55b4e7761690_0 .net "A", 0 0, L_0x55b4e77a2280;  alias, 1 drivers
v0x55b4e7761750_0 .net "Y", 0 0, L_0x55b4e77a2410;  alias, 1 drivers
S_0x55b4e7761850 .scope generate, "genblk1[66]" "genblk1[66]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7761a30 .param/l "i" 1 8 46, +C4<01000010>;
S_0x55b4e7761b20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7761850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a25a0/d .functor NOR 1, L_0x55b4e77a2410, L_0x55b4e77a2410, C4<0>, C4<0>;
L_0x55b4e77a25a0 .delay 1 (2000,2000,2000) L_0x55b4e77a25a0/d;
v0x55b4e7761d80_0 .net "A", 0 0, L_0x55b4e77a2410;  alias, 1 drivers
v0x55b4e7761e40_0 .net "Y", 0 0, L_0x55b4e77a25a0;  alias, 1 drivers
S_0x55b4e7761f40 .scope generate, "genblk1[67]" "genblk1[67]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7762120 .param/l "i" 1 8 46, +C4<01000011>;
S_0x55b4e7762210 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7761f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2730/d .functor NOR 1, L_0x55b4e77a25a0, L_0x55b4e77a25a0, C4<0>, C4<0>;
L_0x55b4e77a2730 .delay 1 (2000,2000,2000) L_0x55b4e77a2730/d;
v0x55b4e7762470_0 .net "A", 0 0, L_0x55b4e77a25a0;  alias, 1 drivers
v0x55b4e7762530_0 .net "Y", 0 0, L_0x55b4e77a2730;  alias, 1 drivers
S_0x55b4e7762630 .scope generate, "genblk1[68]" "genblk1[68]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7762810 .param/l "i" 1 8 46, +C4<01000100>;
S_0x55b4e7762900 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7762630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a28c0/d .functor NOR 1, L_0x55b4e77a2730, L_0x55b4e77a2730, C4<0>, C4<0>;
L_0x55b4e77a28c0 .delay 1 (2000,2000,2000) L_0x55b4e77a28c0/d;
v0x55b4e7762b60_0 .net "A", 0 0, L_0x55b4e77a2730;  alias, 1 drivers
v0x55b4e7762c20_0 .net "Y", 0 0, L_0x55b4e77a28c0;  alias, 1 drivers
S_0x55b4e7762d20 .scope generate, "genblk1[69]" "genblk1[69]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7762f00 .param/l "i" 1 8 46, +C4<01000101>;
S_0x55b4e7762ff0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7762d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2a50/d .functor NOR 1, L_0x55b4e77a28c0, L_0x55b4e77a28c0, C4<0>, C4<0>;
L_0x55b4e77a2a50 .delay 1 (2000,2000,2000) L_0x55b4e77a2a50/d;
v0x55b4e7763250_0 .net "A", 0 0, L_0x55b4e77a28c0;  alias, 1 drivers
v0x55b4e7763310_0 .net "Y", 0 0, L_0x55b4e77a2a50;  alias, 1 drivers
S_0x55b4e7763410 .scope generate, "genblk1[70]" "genblk1[70]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77635f0 .param/l "i" 1 8 46, +C4<01000110>;
S_0x55b4e77636e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7763410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2be0/d .functor NOR 1, L_0x55b4e77a2a50, L_0x55b4e77a2a50, C4<0>, C4<0>;
L_0x55b4e77a2be0 .delay 1 (2000,2000,2000) L_0x55b4e77a2be0/d;
v0x55b4e7763940_0 .net "A", 0 0, L_0x55b4e77a2a50;  alias, 1 drivers
v0x55b4e7763a00_0 .net "Y", 0 0, L_0x55b4e77a2be0;  alias, 1 drivers
S_0x55b4e7763b00 .scope generate, "genblk1[71]" "genblk1[71]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7763ce0 .param/l "i" 1 8 46, +C4<01000111>;
S_0x55b4e7763dd0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7763b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2d70/d .functor NOR 1, L_0x55b4e77a2be0, L_0x55b4e77a2be0, C4<0>, C4<0>;
L_0x55b4e77a2d70 .delay 1 (2000,2000,2000) L_0x55b4e77a2d70/d;
v0x55b4e7764030_0 .net "A", 0 0, L_0x55b4e77a2be0;  alias, 1 drivers
v0x55b4e77640f0_0 .net "Y", 0 0, L_0x55b4e77a2d70;  alias, 1 drivers
S_0x55b4e77641f0 .scope generate, "genblk1[72]" "genblk1[72]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77643d0 .param/l "i" 1 8 46, +C4<01001000>;
S_0x55b4e77644c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77641f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a2f00/d .functor NOR 1, L_0x55b4e77a2d70, L_0x55b4e77a2d70, C4<0>, C4<0>;
L_0x55b4e77a2f00 .delay 1 (2000,2000,2000) L_0x55b4e77a2f00/d;
v0x55b4e7764720_0 .net "A", 0 0, L_0x55b4e77a2d70;  alias, 1 drivers
v0x55b4e77647e0_0 .net "Y", 0 0, L_0x55b4e77a2f00;  alias, 1 drivers
S_0x55b4e77648e0 .scope generate, "genblk1[73]" "genblk1[73]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7764ac0 .param/l "i" 1 8 46, +C4<01001001>;
S_0x55b4e7764bb0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77648e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3090/d .functor NOR 1, L_0x55b4e77a2f00, L_0x55b4e77a2f00, C4<0>, C4<0>;
L_0x55b4e77a3090 .delay 1 (2000,2000,2000) L_0x55b4e77a3090/d;
v0x55b4e7764e10_0 .net "A", 0 0, L_0x55b4e77a2f00;  alias, 1 drivers
v0x55b4e7764ed0_0 .net "Y", 0 0, L_0x55b4e77a3090;  alias, 1 drivers
S_0x55b4e7764fd0 .scope generate, "genblk1[74]" "genblk1[74]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77651b0 .param/l "i" 1 8 46, +C4<01001010>;
S_0x55b4e77652a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7764fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3220/d .functor NOR 1, L_0x55b4e77a3090, L_0x55b4e77a3090, C4<0>, C4<0>;
L_0x55b4e77a3220 .delay 1 (2000,2000,2000) L_0x55b4e77a3220/d;
v0x55b4e7765500_0 .net "A", 0 0, L_0x55b4e77a3090;  alias, 1 drivers
v0x55b4e77655c0_0 .net "Y", 0 0, L_0x55b4e77a3220;  alias, 1 drivers
S_0x55b4e77656c0 .scope generate, "genblk1[75]" "genblk1[75]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e77658a0 .param/l "i" 1 8 46, +C4<01001011>;
S_0x55b4e7765990 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77656c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a33b0/d .functor NOR 1, L_0x55b4e77a3220, L_0x55b4e77a3220, C4<0>, C4<0>;
L_0x55b4e77a33b0 .delay 1 (2000,2000,2000) L_0x55b4e77a33b0/d;
v0x55b4e7765bf0_0 .net "A", 0 0, L_0x55b4e77a3220;  alias, 1 drivers
v0x55b4e7765cb0_0 .net "Y", 0 0, L_0x55b4e77a33b0;  alias, 1 drivers
S_0x55b4e7765db0 .scope generate, "genblk1[76]" "genblk1[76]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7765f90 .param/l "i" 1 8 46, +C4<01001100>;
S_0x55b4e7766080 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7765db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3540/d .functor NOR 1, L_0x55b4e77a33b0, L_0x55b4e77a33b0, C4<0>, C4<0>;
L_0x55b4e77a3540 .delay 1 (2000,2000,2000) L_0x55b4e77a3540/d;
v0x55b4e77662e0_0 .net "A", 0 0, L_0x55b4e77a33b0;  alias, 1 drivers
v0x55b4e77663a0_0 .net "Y", 0 0, L_0x55b4e77a3540;  alias, 1 drivers
S_0x55b4e77664a0 .scope generate, "genblk1[77]" "genblk1[77]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7766680 .param/l "i" 1 8 46, +C4<01001101>;
S_0x55b4e7766770 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e77664a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a36d0/d .functor NOR 1, L_0x55b4e77a3540, L_0x55b4e77a3540, C4<0>, C4<0>;
L_0x55b4e77a36d0 .delay 1 (2000,2000,2000) L_0x55b4e77a36d0/d;
v0x55b4e77669d0_0 .net "A", 0 0, L_0x55b4e77a3540;  alias, 1 drivers
v0x55b4e7766a90_0 .net "Y", 0 0, L_0x55b4e77a36d0;  alias, 1 drivers
S_0x55b4e7766b90 .scope generate, "genblk1[78]" "genblk1[78]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7766d70 .param/l "i" 1 8 46, +C4<01001110>;
S_0x55b4e7766e60 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7766b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3860/d .functor NOR 1, L_0x55b4e77a36d0, L_0x55b4e77a36d0, C4<0>, C4<0>;
L_0x55b4e77a3860 .delay 1 (2000,2000,2000) L_0x55b4e77a3860/d;
v0x55b4e77670c0_0 .net "A", 0 0, L_0x55b4e77a36d0;  alias, 1 drivers
v0x55b4e7767180_0 .net "Y", 0 0, L_0x55b4e77a3860;  alias, 1 drivers
S_0x55b4e7767280 .scope generate, "genblk1[79]" "genblk1[79]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7767460 .param/l "i" 1 8 46, +C4<01001111>;
S_0x55b4e7767550 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7767280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a39f0/d .functor NOR 1, L_0x55b4e77a3860, L_0x55b4e77a3860, C4<0>, C4<0>;
L_0x55b4e77a39f0 .delay 1 (2000,2000,2000) L_0x55b4e77a39f0/d;
v0x55b4e77677b0_0 .net "A", 0 0, L_0x55b4e77a3860;  alias, 1 drivers
v0x55b4e7767870_0 .net "Y", 0 0, L_0x55b4e77a39f0;  alias, 1 drivers
S_0x55b4e7767970 .scope generate, "genblk1[80]" "genblk1[80]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7767b50 .param/l "i" 1 8 46, +C4<01010000>;
S_0x55b4e7767c40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7767970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3b80/d .functor NOR 1, L_0x55b4e77a39f0, L_0x55b4e77a39f0, C4<0>, C4<0>;
L_0x55b4e77a3b80 .delay 1 (2000,2000,2000) L_0x55b4e77a3b80/d;
v0x55b4e7767ea0_0 .net "A", 0 0, L_0x55b4e77a39f0;  alias, 1 drivers
v0x55b4e7767f60_0 .net "Y", 0 0, L_0x55b4e77a3b80;  alias, 1 drivers
S_0x55b4e7768060 .scope generate, "genblk1[81]" "genblk1[81]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7768240 .param/l "i" 1 8 46, +C4<01010001>;
S_0x55b4e7768330 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7768060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3d10/d .functor NOR 1, L_0x55b4e77a3b80, L_0x55b4e77a3b80, C4<0>, C4<0>;
L_0x55b4e77a3d10 .delay 1 (2000,2000,2000) L_0x55b4e77a3d10/d;
v0x55b4e7768590_0 .net "A", 0 0, L_0x55b4e77a3b80;  alias, 1 drivers
v0x55b4e7768650_0 .net "Y", 0 0, L_0x55b4e77a3d10;  alias, 1 drivers
S_0x55b4e7768750 .scope generate, "genblk1[82]" "genblk1[82]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7768930 .param/l "i" 1 8 46, +C4<01010010>;
S_0x55b4e7768a20 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7768750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a3ea0/d .functor NOR 1, L_0x55b4e77a3d10, L_0x55b4e77a3d10, C4<0>, C4<0>;
L_0x55b4e77a3ea0 .delay 1 (2000,2000,2000) L_0x55b4e77a3ea0/d;
v0x55b4e7768c80_0 .net "A", 0 0, L_0x55b4e77a3d10;  alias, 1 drivers
v0x55b4e7768d40_0 .net "Y", 0 0, L_0x55b4e77a3ea0;  alias, 1 drivers
S_0x55b4e7768e40 .scope generate, "genblk1[83]" "genblk1[83]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7769020 .param/l "i" 1 8 46, +C4<01010011>;
S_0x55b4e7769110 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7768e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4030/d .functor NOR 1, L_0x55b4e77a3ea0, L_0x55b4e77a3ea0, C4<0>, C4<0>;
L_0x55b4e77a4030 .delay 1 (2000,2000,2000) L_0x55b4e77a4030/d;
v0x55b4e7769370_0 .net "A", 0 0, L_0x55b4e77a3ea0;  alias, 1 drivers
v0x55b4e7769430_0 .net "Y", 0 0, L_0x55b4e77a4030;  alias, 1 drivers
S_0x55b4e7769530 .scope generate, "genblk1[84]" "genblk1[84]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7769710 .param/l "i" 1 8 46, +C4<01010100>;
S_0x55b4e7769800 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7769530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a41c0/d .functor NOR 1, L_0x55b4e77a4030, L_0x55b4e77a4030, C4<0>, C4<0>;
L_0x55b4e77a41c0 .delay 1 (2000,2000,2000) L_0x55b4e77a41c0/d;
v0x55b4e7769a60_0 .net "A", 0 0, L_0x55b4e77a4030;  alias, 1 drivers
v0x55b4e7769b20_0 .net "Y", 0 0, L_0x55b4e77a41c0;  alias, 1 drivers
S_0x55b4e7769c20 .scope generate, "genblk1[85]" "genblk1[85]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e7769e00 .param/l "i" 1 8 46, +C4<01010101>;
S_0x55b4e7769ef0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e7769c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4350/d .functor NOR 1, L_0x55b4e77a41c0, L_0x55b4e77a41c0, C4<0>, C4<0>;
L_0x55b4e77a4350 .delay 1 (2000,2000,2000) L_0x55b4e77a4350/d;
v0x55b4e776a150_0 .net "A", 0 0, L_0x55b4e77a41c0;  alias, 1 drivers
v0x55b4e776a210_0 .net "Y", 0 0, L_0x55b4e77a4350;  alias, 1 drivers
S_0x55b4e776a310 .scope generate, "genblk1[86]" "genblk1[86]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776a4f0 .param/l "i" 1 8 46, +C4<01010110>;
S_0x55b4e776a5e0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a44e0/d .functor NOR 1, L_0x55b4e77a4350, L_0x55b4e77a4350, C4<0>, C4<0>;
L_0x55b4e77a44e0 .delay 1 (2000,2000,2000) L_0x55b4e77a44e0/d;
v0x55b4e776a840_0 .net "A", 0 0, L_0x55b4e77a4350;  alias, 1 drivers
v0x55b4e776a900_0 .net "Y", 0 0, L_0x55b4e77a44e0;  alias, 1 drivers
S_0x55b4e776aa00 .scope generate, "genblk1[87]" "genblk1[87]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776abe0 .param/l "i" 1 8 46, +C4<01010111>;
S_0x55b4e776acd0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776aa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4670/d .functor NOR 1, L_0x55b4e77a44e0, L_0x55b4e77a44e0, C4<0>, C4<0>;
L_0x55b4e77a4670 .delay 1 (2000,2000,2000) L_0x55b4e77a4670/d;
v0x55b4e776af30_0 .net "A", 0 0, L_0x55b4e77a44e0;  alias, 1 drivers
v0x55b4e776aff0_0 .net "Y", 0 0, L_0x55b4e77a4670;  alias, 1 drivers
S_0x55b4e776b0f0 .scope generate, "genblk1[88]" "genblk1[88]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776b2d0 .param/l "i" 1 8 46, +C4<01011000>;
S_0x55b4e776b3c0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776b0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4800/d .functor NOR 1, L_0x55b4e77a4670, L_0x55b4e77a4670, C4<0>, C4<0>;
L_0x55b4e77a4800 .delay 1 (2000,2000,2000) L_0x55b4e77a4800/d;
v0x55b4e776b620_0 .net "A", 0 0, L_0x55b4e77a4670;  alias, 1 drivers
v0x55b4e776b6e0_0 .net "Y", 0 0, L_0x55b4e77a4800;  alias, 1 drivers
S_0x55b4e776b7e0 .scope generate, "genblk1[89]" "genblk1[89]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776b9c0 .param/l "i" 1 8 46, +C4<01011001>;
S_0x55b4e776bab0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776b7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4990/d .functor NOR 1, L_0x55b4e77a4800, L_0x55b4e77a4800, C4<0>, C4<0>;
L_0x55b4e77a4990 .delay 1 (2000,2000,2000) L_0x55b4e77a4990/d;
v0x55b4e776bd10_0 .net "A", 0 0, L_0x55b4e77a4800;  alias, 1 drivers
v0x55b4e776bdd0_0 .net "Y", 0 0, L_0x55b4e77a4990;  alias, 1 drivers
S_0x55b4e776bed0 .scope generate, "genblk1[90]" "genblk1[90]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776c0b0 .param/l "i" 1 8 46, +C4<01011010>;
S_0x55b4e776c1a0 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776bed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4b20/d .functor NOR 1, L_0x55b4e77a4990, L_0x55b4e77a4990, C4<0>, C4<0>;
L_0x55b4e77a4b20 .delay 1 (2000,2000,2000) L_0x55b4e77a4b20/d;
v0x55b4e776c400_0 .net "A", 0 0, L_0x55b4e77a4990;  alias, 1 drivers
v0x55b4e776c4c0_0 .net "Y", 0 0, L_0x55b4e77a4b20;  alias, 1 drivers
S_0x55b4e776c5c0 .scope generate, "genblk1[91]" "genblk1[91]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776c7a0 .param/l "i" 1 8 46, +C4<01011011>;
S_0x55b4e776c890 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4cb0/d .functor NOR 1, L_0x55b4e77a4b20, L_0x55b4e77a4b20, C4<0>, C4<0>;
L_0x55b4e77a4cb0 .delay 1 (2000,2000,2000) L_0x55b4e77a4cb0/d;
v0x55b4e776caf0_0 .net "A", 0 0, L_0x55b4e77a4b20;  alias, 1 drivers
v0x55b4e776cbb0_0 .net "Y", 0 0, L_0x55b4e77a4cb0;  alias, 1 drivers
S_0x55b4e776ccb0 .scope generate, "genblk1[92]" "genblk1[92]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776ce90 .param/l "i" 1 8 46, +C4<01011100>;
S_0x55b4e776cf80 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776ccb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4e40/d .functor NOR 1, L_0x55b4e77a4cb0, L_0x55b4e77a4cb0, C4<0>, C4<0>;
L_0x55b4e77a4e40 .delay 1 (2000,2000,2000) L_0x55b4e77a4e40/d;
v0x55b4e776d1e0_0 .net "A", 0 0, L_0x55b4e77a4cb0;  alias, 1 drivers
v0x55b4e776d2a0_0 .net "Y", 0 0, L_0x55b4e77a4e40;  alias, 1 drivers
S_0x55b4e776d3a0 .scope generate, "genblk1[93]" "genblk1[93]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776d580 .param/l "i" 1 8 46, +C4<01011101>;
S_0x55b4e776d670 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776d3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a4fd0/d .functor NOR 1, L_0x55b4e77a4e40, L_0x55b4e77a4e40, C4<0>, C4<0>;
L_0x55b4e77a4fd0 .delay 1 (2000,2000,2000) L_0x55b4e77a4fd0/d;
v0x55b4e776d8d0_0 .net "A", 0 0, L_0x55b4e77a4e40;  alias, 1 drivers
v0x55b4e776d990_0 .net "Y", 0 0, L_0x55b4e77a4fd0;  alias, 1 drivers
S_0x55b4e776da90 .scope generate, "genblk1[94]" "genblk1[94]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776dc70 .param/l "i" 1 8 46, +C4<01011110>;
S_0x55b4e776dd60 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776da90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5160/d .functor NOR 1, L_0x55b4e77a4fd0, L_0x55b4e77a4fd0, C4<0>, C4<0>;
L_0x55b4e77a5160 .delay 1 (2000,2000,2000) L_0x55b4e77a5160/d;
v0x55b4e776dfc0_0 .net "A", 0 0, L_0x55b4e77a4fd0;  alias, 1 drivers
v0x55b4e776e080_0 .net "Y", 0 0, L_0x55b4e77a5160;  alias, 1 drivers
S_0x55b4e776e180 .scope generate, "genblk1[95]" "genblk1[95]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776e360 .param/l "i" 1 8 46, +C4<01011111>;
S_0x55b4e776e450 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a52f0/d .functor NOR 1, L_0x55b4e77a5160, L_0x55b4e77a5160, C4<0>, C4<0>;
L_0x55b4e77a52f0 .delay 1 (2000,2000,2000) L_0x55b4e77a52f0/d;
v0x55b4e776e6b0_0 .net "A", 0 0, L_0x55b4e77a5160;  alias, 1 drivers
v0x55b4e776e770_0 .net "Y", 0 0, L_0x55b4e77a52f0;  alias, 1 drivers
S_0x55b4e776e870 .scope generate, "genblk1[96]" "genblk1[96]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776ea50 .param/l "i" 1 8 46, +C4<01100000>;
S_0x55b4e776eb40 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776e870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5480/d .functor NOR 1, L_0x55b4e77a52f0, L_0x55b4e77a52f0, C4<0>, C4<0>;
L_0x55b4e77a5480 .delay 1 (2000,2000,2000) L_0x55b4e77a5480/d;
v0x55b4e776eda0_0 .net "A", 0 0, L_0x55b4e77a52f0;  alias, 1 drivers
v0x55b4e776ee60_0 .net "Y", 0 0, L_0x55b4e77a5480;  alias, 1 drivers
S_0x55b4e776ef60 .scope generate, "genblk1[97]" "genblk1[97]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776f140 .param/l "i" 1 8 46, +C4<01100001>;
S_0x55b4e776f230 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776ef60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5610/d .functor NOR 1, L_0x55b4e77a5480, L_0x55b4e77a5480, C4<0>, C4<0>;
L_0x55b4e77a5610 .delay 1 (2000,2000,2000) L_0x55b4e77a5610/d;
v0x55b4e776f490_0 .net "A", 0 0, L_0x55b4e77a5480;  alias, 1 drivers
v0x55b4e776f550_0 .net "Y", 0 0, L_0x55b4e77a5610;  alias, 1 drivers
S_0x55b4e776f650 .scope generate, "genblk1[98]" "genblk1[98]" 8 46, 8 46 0, S_0x55b4e761f9c0;
 .timescale -9 -12;
P_0x55b4e776f830 .param/l "i" 1 8 46, +C4<01100010>;
S_0x55b4e776f920 .scope module, "inv" "inv_with_delay" 8 47, 8 18 0, S_0x55b4e776f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a57a0/d .functor NOR 1, L_0x55b4e77a5610, L_0x55b4e77a5610, C4<0>, C4<0>;
L_0x55b4e77a57a0 .delay 1 (2000,2000,2000) L_0x55b4e77a57a0/d;
v0x55b4e776fb80_0 .net "A", 0 0, L_0x55b4e77a5610;  alias, 1 drivers
v0x55b4e776fc40_0 .net "Y", 0 0, L_0x55b4e77a57a0;  alias, 1 drivers
S_0x55b4e7772120 .scope module, "osc2" "USM_ringoscillator_nand4" 4 54, 8 57 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x55b4e7772300 .param/l "etapas" 1 8 65, +C4<00000000000000000000000000100001>;
L_0x55b4e77a8f70 .functor AND 1, L_0x55b4e77a9140, L_0x55b4e779b2c0, C4<1>, C4<1>;
L_0x55b4e77a9140 .functor BUFZ 1, L_0x55b4e77a8de0, C4<0>, C4<0>, C4<0>;
v0x55b4e777fcd0 .array "aux_wire", 0 33;
v0x55b4e777fcd0_0 .net v0x55b4e777fcd0 0, 0 0, L_0x55b4e77a8f70; 1 drivers
v0x55b4e777fcd0_1 .net v0x55b4e777fcd0 1, 0 0, L_0x55b4e77a5c70; 1 drivers
v0x55b4e777fcd0_2 .net v0x55b4e777fcd0 2, 0 0, L_0x55b4e77a5d70; 1 drivers
v0x55b4e777fcd0_3 .net v0x55b4e777fcd0 3, 0 0, L_0x55b4e77a5f00; 1 drivers
v0x55b4e777fcd0_4 .net v0x55b4e777fcd0 4, 0 0, L_0x55b4e77a6090; 1 drivers
v0x55b4e777fcd0_5 .net v0x55b4e777fcd0 5, 0 0, L_0x55b4e77a6220; 1 drivers
v0x55b4e777fcd0_6 .net v0x55b4e777fcd0 6, 0 0, L_0x55b4e77a63b0; 1 drivers
v0x55b4e777fcd0_7 .net v0x55b4e777fcd0 7, 0 0, L_0x55b4e77a6540; 1 drivers
v0x55b4e777fcd0_8 .net v0x55b4e777fcd0 8, 0 0, L_0x55b4e77a66d0; 1 drivers
v0x55b4e777fcd0_9 .net v0x55b4e777fcd0 9, 0 0, L_0x55b4e77a6860; 1 drivers
v0x55b4e777fcd0_10 .net v0x55b4e777fcd0 10, 0 0, L_0x55b4e77a69f0; 1 drivers
v0x55b4e777fcd0_11 .net v0x55b4e777fcd0 11, 0 0, L_0x55b4e77a6b80; 1 drivers
v0x55b4e777fcd0_12 .net v0x55b4e777fcd0 12, 0 0, L_0x55b4e77a6d10; 1 drivers
v0x55b4e777fcd0_13 .net v0x55b4e777fcd0 13, 0 0, L_0x55b4e77a6ea0; 1 drivers
v0x55b4e777fcd0_14 .net v0x55b4e777fcd0 14, 0 0, L_0x55b4e77a7030; 1 drivers
v0x55b4e777fcd0_15 .net v0x55b4e777fcd0 15, 0 0, L_0x55b4e77a71c0; 1 drivers
v0x55b4e777fcd0_16 .net v0x55b4e777fcd0 16, 0 0, L_0x55b4e77a7350; 1 drivers
v0x55b4e777fcd0_17 .net v0x55b4e777fcd0 17, 0 0, L_0x55b4e77a74e0; 1 drivers
v0x55b4e777fcd0_18 .net v0x55b4e777fcd0 18, 0 0, L_0x55b4e77a7670; 1 drivers
v0x55b4e777fcd0_19 .net v0x55b4e777fcd0 19, 0 0, L_0x55b4e77a7800; 1 drivers
v0x55b4e777fcd0_20 .net v0x55b4e777fcd0 20, 0 0, L_0x55b4e77a7990; 1 drivers
v0x55b4e777fcd0_21 .net v0x55b4e777fcd0 21, 0 0, L_0x55b4e77a7b20; 1 drivers
v0x55b4e777fcd0_22 .net v0x55b4e777fcd0 22, 0 0, L_0x55b4e77a7cb0; 1 drivers
v0x55b4e777fcd0_23 .net v0x55b4e777fcd0 23, 0 0, L_0x55b4e77a7e40; 1 drivers
v0x55b4e777fcd0_24 .net v0x55b4e777fcd0 24, 0 0, L_0x55b4e77a7fd0; 1 drivers
v0x55b4e777fcd0_25 .net v0x55b4e777fcd0 25, 0 0, L_0x55b4e77a8160; 1 drivers
v0x55b4e777fcd0_26 .net v0x55b4e777fcd0 26, 0 0, L_0x55b4e77a82f0; 1 drivers
v0x55b4e777fcd0_27 .net v0x55b4e777fcd0 27, 0 0, L_0x55b4e77a8480; 1 drivers
v0x55b4e777fcd0_28 .net v0x55b4e777fcd0 28, 0 0, L_0x55b4e77a8610; 1 drivers
v0x55b4e777fcd0_29 .net v0x55b4e777fcd0 29, 0 0, L_0x55b4e77a87a0; 1 drivers
v0x55b4e777fcd0_30 .net v0x55b4e777fcd0 30, 0 0, L_0x55b4e77a8930; 1 drivers
v0x55b4e777fcd0_31 .net v0x55b4e777fcd0 31, 0 0, L_0x55b4e77a8ac0; 1 drivers
v0x55b4e777fcd0_32 .net v0x55b4e777fcd0 32, 0 0, L_0x55b4e77a8c50; 1 drivers
v0x55b4e777fcd0_33 .net v0x55b4e777fcd0 33, 0 0, L_0x55b4e77a8de0; 1 drivers
v0x55b4e7780770_0 .net "en", 0 0, L_0x55b4e779b2c0;  alias, 1 drivers
v0x55b4e7780810_0 .net "out", 0 0, L_0x55b4e77a9140;  alias, 1 drivers
S_0x55b4e77723e0 .scope generate, "genblk1[0]" "genblk1[0]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77725c0 .param/l "i" 1 8 71, +C4<00>;
S_0x55b4e77726a0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e77723e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5c70/d .functor NOR 1, L_0x55b4e77a8f70, L_0x55b4e77a8f70, C4<0>, C4<0>;
L_0x55b4e77a5c70 .delay 1 (2000,2000,2000) L_0x55b4e77a5c70/d;
v0x55b4e77728e0_0 .net "A", 0 0, L_0x55b4e77a8f70;  alias, 1 drivers
v0x55b4e77729c0_0 .net "Y", 0 0, L_0x55b4e77a5c70;  alias, 1 drivers
S_0x55b4e7772ae0 .scope generate, "genblk1[1]" "genblk1[1]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7772ce0 .param/l "i" 1 8 71, +C4<01>;
S_0x55b4e7772da0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7772ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5d70/d .functor NOR 1, L_0x55b4e77a5c70, L_0x55b4e77a5c70, C4<0>, C4<0>;
L_0x55b4e77a5d70 .delay 1 (2000,2000,2000) L_0x55b4e77a5d70/d;
v0x55b4e7772fe0_0 .net "A", 0 0, L_0x55b4e77a5c70;  alias, 1 drivers
v0x55b4e77730a0_0 .net "Y", 0 0, L_0x55b4e77a5d70;  alias, 1 drivers
S_0x55b4e77731a0 .scope generate, "genblk1[2]" "genblk1[2]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7773380 .param/l "i" 1 8 71, +C4<010>;
S_0x55b4e7773440 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e77731a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a5f00/d .functor NOR 1, L_0x55b4e77a5d70, L_0x55b4e77a5d70, C4<0>, C4<0>;
L_0x55b4e77a5f00 .delay 1 (2000,2000,2000) L_0x55b4e77a5f00/d;
v0x55b4e7773680_0 .net "A", 0 0, L_0x55b4e77a5d70;  alias, 1 drivers
v0x55b4e7773740_0 .net "Y", 0 0, L_0x55b4e77a5f00;  alias, 1 drivers
S_0x55b4e7773840 .scope generate, "genblk1[3]" "genblk1[3]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7773a20 .param/l "i" 1 8 71, +C4<011>;
S_0x55b4e7773b00 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7773840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6090/d .functor NOR 1, L_0x55b4e77a5f00, L_0x55b4e77a5f00, C4<0>, C4<0>;
L_0x55b4e77a6090 .delay 1 (2000,2000,2000) L_0x55b4e77a6090/d;
v0x55b4e7773d40_0 .net "A", 0 0, L_0x55b4e77a5f00;  alias, 1 drivers
v0x55b4e7773e00_0 .net "Y", 0 0, L_0x55b4e77a6090;  alias, 1 drivers
S_0x55b4e7773f00 .scope generate, "genblk1[4]" "genblk1[4]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7774130 .param/l "i" 1 8 71, +C4<0100>;
S_0x55b4e7774210 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7773f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6220/d .functor NOR 1, L_0x55b4e77a6090, L_0x55b4e77a6090, C4<0>, C4<0>;
L_0x55b4e77a6220 .delay 1 (2000,2000,2000) L_0x55b4e77a6220/d;
v0x55b4e7774450_0 .net "A", 0 0, L_0x55b4e77a6090;  alias, 1 drivers
v0x55b4e7774510_0 .net "Y", 0 0, L_0x55b4e77a6220;  alias, 1 drivers
S_0x55b4e7774610 .scope generate, "genblk1[5]" "genblk1[5]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77747f0 .param/l "i" 1 8 71, +C4<0101>;
S_0x55b4e77748d0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7774610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a63b0/d .functor NOR 1, L_0x55b4e77a6220, L_0x55b4e77a6220, C4<0>, C4<0>;
L_0x55b4e77a63b0 .delay 1 (2000,2000,2000) L_0x55b4e77a63b0/d;
v0x55b4e7774b10_0 .net "A", 0 0, L_0x55b4e77a6220;  alias, 1 drivers
v0x55b4e7774bd0_0 .net "Y", 0 0, L_0x55b4e77a63b0;  alias, 1 drivers
S_0x55b4e7774cd0 .scope generate, "genblk1[6]" "genblk1[6]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7774eb0 .param/l "i" 1 8 71, +C4<0110>;
S_0x55b4e7774f90 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7774cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6540/d .functor NOR 1, L_0x55b4e77a63b0, L_0x55b4e77a63b0, C4<0>, C4<0>;
L_0x55b4e77a6540 .delay 1 (2000,2000,2000) L_0x55b4e77a6540/d;
v0x55b4e77751d0_0 .net "A", 0 0, L_0x55b4e77a63b0;  alias, 1 drivers
v0x55b4e7775290_0 .net "Y", 0 0, L_0x55b4e77a6540;  alias, 1 drivers
S_0x55b4e7775390 .scope generate, "genblk1[7]" "genblk1[7]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7775570 .param/l "i" 1 8 71, +C4<0111>;
S_0x55b4e7775650 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7775390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a66d0/d .functor NOR 1, L_0x55b4e77a6540, L_0x55b4e77a6540, C4<0>, C4<0>;
L_0x55b4e77a66d0 .delay 1 (2000,2000,2000) L_0x55b4e77a66d0/d;
v0x55b4e7775890_0 .net "A", 0 0, L_0x55b4e77a6540;  alias, 1 drivers
v0x55b4e7775950_0 .net "Y", 0 0, L_0x55b4e77a66d0;  alias, 1 drivers
S_0x55b4e7775a50 .scope generate, "genblk1[8]" "genblk1[8]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77740e0 .param/l "i" 1 8 71, +C4<01000>;
S_0x55b4e7775cc0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7775a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6860/d .functor NOR 1, L_0x55b4e77a66d0, L_0x55b4e77a66d0, C4<0>, C4<0>;
L_0x55b4e77a6860 .delay 1 (2000,2000,2000) L_0x55b4e77a6860/d;
v0x55b4e7775f00_0 .net "A", 0 0, L_0x55b4e77a66d0;  alias, 1 drivers
v0x55b4e7775fc0_0 .net "Y", 0 0, L_0x55b4e77a6860;  alias, 1 drivers
S_0x55b4e77760c0 .scope generate, "genblk1[9]" "genblk1[9]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77762a0 .param/l "i" 1 8 71, +C4<01001>;
S_0x55b4e7776380 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e77760c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a69f0/d .functor NOR 1, L_0x55b4e77a6860, L_0x55b4e77a6860, C4<0>, C4<0>;
L_0x55b4e77a69f0 .delay 1 (2000,2000,2000) L_0x55b4e77a69f0/d;
v0x55b4e77765c0_0 .net "A", 0 0, L_0x55b4e77a6860;  alias, 1 drivers
v0x55b4e7776680_0 .net "Y", 0 0, L_0x55b4e77a69f0;  alias, 1 drivers
S_0x55b4e7776780 .scope generate, "genblk1[10]" "genblk1[10]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7776960 .param/l "i" 1 8 71, +C4<01010>;
S_0x55b4e7776a40 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7776780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6b80/d .functor NOR 1, L_0x55b4e77a69f0, L_0x55b4e77a69f0, C4<0>, C4<0>;
L_0x55b4e77a6b80 .delay 1 (2000,2000,2000) L_0x55b4e77a6b80/d;
v0x55b4e7776c80_0 .net "A", 0 0, L_0x55b4e77a69f0;  alias, 1 drivers
v0x55b4e7776d40_0 .net "Y", 0 0, L_0x55b4e77a6b80;  alias, 1 drivers
S_0x55b4e7776e40 .scope generate, "genblk1[11]" "genblk1[11]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7777020 .param/l "i" 1 8 71, +C4<01011>;
S_0x55b4e7777100 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7776e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6d10/d .functor NOR 1, L_0x55b4e77a6b80, L_0x55b4e77a6b80, C4<0>, C4<0>;
L_0x55b4e77a6d10 .delay 1 (2000,2000,2000) L_0x55b4e77a6d10/d;
v0x55b4e7777340_0 .net "A", 0 0, L_0x55b4e77a6b80;  alias, 1 drivers
v0x55b4e7777400_0 .net "Y", 0 0, L_0x55b4e77a6d10;  alias, 1 drivers
S_0x55b4e7777500 .scope generate, "genblk1[12]" "genblk1[12]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77776e0 .param/l "i" 1 8 71, +C4<01100>;
S_0x55b4e77777c0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7777500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a6ea0/d .functor NOR 1, L_0x55b4e77a6d10, L_0x55b4e77a6d10, C4<0>, C4<0>;
L_0x55b4e77a6ea0 .delay 1 (2000,2000,2000) L_0x55b4e77a6ea0/d;
v0x55b4e7777a00_0 .net "A", 0 0, L_0x55b4e77a6d10;  alias, 1 drivers
v0x55b4e7777ac0_0 .net "Y", 0 0, L_0x55b4e77a6ea0;  alias, 1 drivers
S_0x55b4e7777bc0 .scope generate, "genblk1[13]" "genblk1[13]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7777da0 .param/l "i" 1 8 71, +C4<01101>;
S_0x55b4e7777e80 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7777bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7030/d .functor NOR 1, L_0x55b4e77a6ea0, L_0x55b4e77a6ea0, C4<0>, C4<0>;
L_0x55b4e77a7030 .delay 1 (2000,2000,2000) L_0x55b4e77a7030/d;
v0x55b4e77780c0_0 .net "A", 0 0, L_0x55b4e77a6ea0;  alias, 1 drivers
v0x55b4e7778180_0 .net "Y", 0 0, L_0x55b4e77a7030;  alias, 1 drivers
S_0x55b4e7778280 .scope generate, "genblk1[14]" "genblk1[14]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7778460 .param/l "i" 1 8 71, +C4<01110>;
S_0x55b4e7778540 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7778280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a71c0/d .functor NOR 1, L_0x55b4e77a7030, L_0x55b4e77a7030, C4<0>, C4<0>;
L_0x55b4e77a71c0 .delay 1 (2000,2000,2000) L_0x55b4e77a71c0/d;
v0x55b4e7778780_0 .net "A", 0 0, L_0x55b4e77a7030;  alias, 1 drivers
v0x55b4e7778840_0 .net "Y", 0 0, L_0x55b4e77a71c0;  alias, 1 drivers
S_0x55b4e7778940 .scope generate, "genblk1[15]" "genblk1[15]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7778b20 .param/l "i" 1 8 71, +C4<01111>;
S_0x55b4e7778c00 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7778940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7350/d .functor NOR 1, L_0x55b4e77a71c0, L_0x55b4e77a71c0, C4<0>, C4<0>;
L_0x55b4e77a7350 .delay 1 (2000,2000,2000) L_0x55b4e77a7350/d;
v0x55b4e7778e40_0 .net "A", 0 0, L_0x55b4e77a71c0;  alias, 1 drivers
v0x55b4e7778f00_0 .net "Y", 0 0, L_0x55b4e77a7350;  alias, 1 drivers
S_0x55b4e7779000 .scope generate, "genblk1[16]" "genblk1[16]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77791e0 .param/l "i" 1 8 71, +C4<010000>;
S_0x55b4e77792c0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7779000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a74e0/d .functor NOR 1, L_0x55b4e77a7350, L_0x55b4e77a7350, C4<0>, C4<0>;
L_0x55b4e77a74e0 .delay 1 (2000,2000,2000) L_0x55b4e77a74e0/d;
v0x55b4e7779500_0 .net "A", 0 0, L_0x55b4e77a7350;  alias, 1 drivers
v0x55b4e77795c0_0 .net "Y", 0 0, L_0x55b4e77a74e0;  alias, 1 drivers
S_0x55b4e77796c0 .scope generate, "genblk1[17]" "genblk1[17]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e77798a0 .param/l "i" 1 8 71, +C4<010001>;
S_0x55b4e7779980 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e77796c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7670/d .functor NOR 1, L_0x55b4e77a74e0, L_0x55b4e77a74e0, C4<0>, C4<0>;
L_0x55b4e77a7670 .delay 1 (2000,2000,2000) L_0x55b4e77a7670/d;
v0x55b4e7779bc0_0 .net "A", 0 0, L_0x55b4e77a74e0;  alias, 1 drivers
v0x55b4e7779c80_0 .net "Y", 0 0, L_0x55b4e77a7670;  alias, 1 drivers
S_0x55b4e7779d80 .scope generate, "genblk1[18]" "genblk1[18]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e7779f60 .param/l "i" 1 8 71, +C4<010010>;
S_0x55b4e7779fb0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e7779d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7800/d .functor NOR 1, L_0x55b4e77a7670, L_0x55b4e77a7670, C4<0>, C4<0>;
L_0x55b4e77a7800 .delay 1 (2000,2000,2000) L_0x55b4e77a7800/d;
v0x55b4e777a1d0_0 .net "A", 0 0, L_0x55b4e77a7670;  alias, 1 drivers
v0x55b4e777a270_0 .net "Y", 0 0, L_0x55b4e77a7800;  alias, 1 drivers
S_0x55b4e777a310 .scope generate, "genblk1[19]" "genblk1[19]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777a4f0 .param/l "i" 1 8 71, +C4<010011>;
S_0x55b4e777a590 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777a310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7990/d .functor NOR 1, L_0x55b4e77a7800, L_0x55b4e77a7800, C4<0>, C4<0>;
L_0x55b4e77a7990 .delay 1 (2000,2000,2000) L_0x55b4e77a7990/d;
v0x55b4e777a7b0_0 .net "A", 0 0, L_0x55b4e77a7800;  alias, 1 drivers
v0x55b4e777a850_0 .net "Y", 0 0, L_0x55b4e77a7990;  alias, 1 drivers
S_0x55b4e777a8f0 .scope generate, "genblk1[20]" "genblk1[20]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777aad0 .param/l "i" 1 8 71, +C4<010100>;
S_0x55b4e777ab70 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777a8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7b20/d .functor NOR 1, L_0x55b4e77a7990, L_0x55b4e77a7990, C4<0>, C4<0>;
L_0x55b4e77a7b20 .delay 1 (2000,2000,2000) L_0x55b4e77a7b20/d;
v0x55b4e777ad90_0 .net "A", 0 0, L_0x55b4e77a7990;  alias, 1 drivers
v0x55b4e777ae30_0 .net "Y", 0 0, L_0x55b4e77a7b20;  alias, 1 drivers
S_0x55b4e777aed0 .scope generate, "genblk1[21]" "genblk1[21]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777b0b0 .param/l "i" 1 8 71, +C4<010101>;
S_0x55b4e777b150 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777aed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7cb0/d .functor NOR 1, L_0x55b4e77a7b20, L_0x55b4e77a7b20, C4<0>, C4<0>;
L_0x55b4e77a7cb0 .delay 1 (2000,2000,2000) L_0x55b4e77a7cb0/d;
v0x55b4e777b370_0 .net "A", 0 0, L_0x55b4e77a7b20;  alias, 1 drivers
v0x55b4e777b410_0 .net "Y", 0 0, L_0x55b4e77a7cb0;  alias, 1 drivers
S_0x55b4e777b4b0 .scope generate, "genblk1[22]" "genblk1[22]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777b690 .param/l "i" 1 8 71, +C4<010110>;
S_0x55b4e777b730 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7e40/d .functor NOR 1, L_0x55b4e77a7cb0, L_0x55b4e77a7cb0, C4<0>, C4<0>;
L_0x55b4e77a7e40 .delay 1 (2000,2000,2000) L_0x55b4e77a7e40/d;
v0x55b4e777b950_0 .net "A", 0 0, L_0x55b4e77a7cb0;  alias, 1 drivers
v0x55b4e777b9f0_0 .net "Y", 0 0, L_0x55b4e77a7e40;  alias, 1 drivers
S_0x55b4e777ba90 .scope generate, "genblk1[23]" "genblk1[23]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777bc70 .param/l "i" 1 8 71, +C4<010111>;
S_0x55b4e777bd10 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777ba90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a7fd0/d .functor NOR 1, L_0x55b4e77a7e40, L_0x55b4e77a7e40, C4<0>, C4<0>;
L_0x55b4e77a7fd0 .delay 1 (2000,2000,2000) L_0x55b4e77a7fd0/d;
v0x55b4e777bf30_0 .net "A", 0 0, L_0x55b4e77a7e40;  alias, 1 drivers
v0x55b4e777bfd0_0 .net "Y", 0 0, L_0x55b4e77a7fd0;  alias, 1 drivers
S_0x55b4e777c070 .scope generate, "genblk1[24]" "genblk1[24]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777c250 .param/l "i" 1 8 71, +C4<011000>;
S_0x55b4e777c2f0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777c070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8160/d .functor NOR 1, L_0x55b4e77a7fd0, L_0x55b4e77a7fd0, C4<0>, C4<0>;
L_0x55b4e77a8160 .delay 1 (2000,2000,2000) L_0x55b4e77a8160/d;
v0x55b4e777c510_0 .net "A", 0 0, L_0x55b4e77a7fd0;  alias, 1 drivers
v0x55b4e777c5b0_0 .net "Y", 0 0, L_0x55b4e77a8160;  alias, 1 drivers
S_0x55b4e777c690 .scope generate, "genblk1[25]" "genblk1[25]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777c890 .param/l "i" 1 8 71, +C4<011001>;
S_0x55b4e777c970 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777c690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a82f0/d .functor NOR 1, L_0x55b4e77a8160, L_0x55b4e77a8160, C4<0>, C4<0>;
L_0x55b4e77a82f0 .delay 1 (2000,2000,2000) L_0x55b4e77a82f0/d;
v0x55b4e777cbb0_0 .net "A", 0 0, L_0x55b4e77a8160;  alias, 1 drivers
v0x55b4e777cc70_0 .net "Y", 0 0, L_0x55b4e77a82f0;  alias, 1 drivers
S_0x55b4e777cd90 .scope generate, "genblk1[26]" "genblk1[26]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777cf70 .param/l "i" 1 8 71, +C4<011010>;
S_0x55b4e777d050 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777cd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8480/d .functor NOR 1, L_0x55b4e77a82f0, L_0x55b4e77a82f0, C4<0>, C4<0>;
L_0x55b4e77a8480 .delay 1 (2000,2000,2000) L_0x55b4e77a8480/d;
v0x55b4e777d290_0 .net "A", 0 0, L_0x55b4e77a82f0;  alias, 1 drivers
v0x55b4e777d350_0 .net "Y", 0 0, L_0x55b4e77a8480;  alias, 1 drivers
S_0x55b4e777d450 .scope generate, "genblk1[27]" "genblk1[27]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777d630 .param/l "i" 1 8 71, +C4<011011>;
S_0x55b4e777d710 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777d450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8610/d .functor NOR 1, L_0x55b4e77a8480, L_0x55b4e77a8480, C4<0>, C4<0>;
L_0x55b4e77a8610 .delay 1 (2000,2000,2000) L_0x55b4e77a8610/d;
v0x55b4e777d950_0 .net "A", 0 0, L_0x55b4e77a8480;  alias, 1 drivers
v0x55b4e777da10_0 .net "Y", 0 0, L_0x55b4e77a8610;  alias, 1 drivers
S_0x55b4e777db10 .scope generate, "genblk1[28]" "genblk1[28]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777dcf0 .param/l "i" 1 8 71, +C4<011100>;
S_0x55b4e777ddd0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777db10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a87a0/d .functor NOR 1, L_0x55b4e77a8610, L_0x55b4e77a8610, C4<0>, C4<0>;
L_0x55b4e77a87a0 .delay 1 (2000,2000,2000) L_0x55b4e77a87a0/d;
v0x55b4e777e010_0 .net "A", 0 0, L_0x55b4e77a8610;  alias, 1 drivers
v0x55b4e777e0d0_0 .net "Y", 0 0, L_0x55b4e77a87a0;  alias, 1 drivers
S_0x55b4e777e1d0 .scope generate, "genblk1[29]" "genblk1[29]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777e3b0 .param/l "i" 1 8 71, +C4<011101>;
S_0x55b4e777e490 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8930/d .functor NOR 1, L_0x55b4e77a87a0, L_0x55b4e77a87a0, C4<0>, C4<0>;
L_0x55b4e77a8930 .delay 1 (2000,2000,2000) L_0x55b4e77a8930/d;
v0x55b4e777e6d0_0 .net "A", 0 0, L_0x55b4e77a87a0;  alias, 1 drivers
v0x55b4e777e790_0 .net "Y", 0 0, L_0x55b4e77a8930;  alias, 1 drivers
S_0x55b4e777e890 .scope generate, "genblk1[30]" "genblk1[30]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777ea70 .param/l "i" 1 8 71, +C4<011110>;
S_0x55b4e777eb50 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8ac0/d .functor NOR 1, L_0x55b4e77a8930, L_0x55b4e77a8930, C4<0>, C4<0>;
L_0x55b4e77a8ac0 .delay 1 (2000,2000,2000) L_0x55b4e77a8ac0/d;
v0x55b4e777ed90_0 .net "A", 0 0, L_0x55b4e77a8930;  alias, 1 drivers
v0x55b4e777ee50_0 .net "Y", 0 0, L_0x55b4e77a8ac0;  alias, 1 drivers
S_0x55b4e777ef50 .scope generate, "genblk1[31]" "genblk1[31]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777f130 .param/l "i" 1 8 71, +C4<011111>;
S_0x55b4e777f210 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777ef50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8c50/d .functor NOR 1, L_0x55b4e77a8ac0, L_0x55b4e77a8ac0, C4<0>, C4<0>;
L_0x55b4e77a8c50 .delay 1 (2000,2000,2000) L_0x55b4e77a8c50/d;
v0x55b4e777f450_0 .net "A", 0 0, L_0x55b4e77a8ac0;  alias, 1 drivers
v0x55b4e777f510_0 .net "Y", 0 0, L_0x55b4e77a8c50;  alias, 1 drivers
S_0x55b4e777f610 .scope generate, "genblk1[32]" "genblk1[32]" 8 71, 8 71 0, S_0x55b4e7772120;
 .timescale -9 -12;
P_0x55b4e777f7f0 .param/l "i" 1 8 71, +C4<0100000>;
S_0x55b4e777f8b0 .scope module, "inv" "nand_with_delay" 8 72, 8 4 0, S_0x55b4e777f610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x55b4e77a8de0/d .functor NOR 1, L_0x55b4e77a8c50, L_0x55b4e77a8c50, C4<0>, C4<0>;
L_0x55b4e77a8de0 .delay 1 (2000,2000,2000) L_0x55b4e77a8de0/d;
v0x55b4e777fb10_0 .net "A", 0 0, L_0x55b4e77a8c50;  alias, 1 drivers
v0x55b4e777fbd0_0 .net "Y", 0 0, L_0x55b4e77a8de0;  alias, 1 drivers
S_0x55b4e77808b0 .scope module, "prom" "promedio" 4 65, 9 1 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 24 "out";
    .port_info 6 /OUTPUT 1 "sum_redy";
P_0x55b4e7780a90 .param/l "N" 0 9 1, +C4<00000000000000000000000000011000>;
v0x55b4e7780b70_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e7780c10_0 .var "contador", 15 0;
v0x55b4e7780cb0_0 .net "en", 0 0, v0x55b4e7712ad0_0;  alias, 1 drivers
v0x55b4e7780da0_0 .net "in", 15 0, v0x55b4e76691c0_0;  alias, 1 drivers
v0x55b4e7780e40_0 .var "out", 23 0;
v0x55b4e7780f70_0 .var "promedio", 23 0;
v0x55b4e7781050_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
v0x55b4e7781140_0 .net "sum_en", 0 0, v0x55b4e7715d90_0;  alias, 1 drivers
v0x55b4e77811e0_0 .var "sum_redy", 0 0;
S_0x55b4e7781360 .scope module, "uart" "uart_basic" 4 71, 10 10 0, S_0x55b4e7668fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /INPUT 1 "tx_start";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "tx_busy";
P_0x55b4e7745130 .param/l "BAUD_RATE" 0 10 13, +C4<00000000000000000000001111101000>;
P_0x55b4e7745170 .param/l "CLK_FREQUENCY" 0 10 12, +C4<00000000000000000010011100010000>;
v0x55b4e7795fe0_0 .net "baud8_tick", 0 0, L_0x55b4e77a9260;  1 drivers
v0x55b4e77960a0_0 .net "baud_tick", 0 0, L_0x55b4e77b9510;  1 drivers
v0x55b4e77961b0_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e7796250_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
v0x55b4e77962f0_0 .net "rx", 0 0, L_0x55b4e779b550;  alias, 1 drivers
v0x55b4e7796430_0 .net "rx_data", 7 0, v0x55b4e77948e0_0;  alias, 1 drivers
v0x55b4e7796520_0 .var "rx_ready", 0 0;
v0x55b4e77965c0_0 .net "rx_ready_pre", 0 0, v0x55b4e7794a50_0;  1 drivers
v0x55b4e7796660_0 .var "rx_ready_sync", 0 0;
v0x55b4e7796790_0 .net "tx", 0 0, v0x55b4e7795b20_0;  alias, 1 drivers
v0x55b4e7796830_0 .net "tx_busy", 0 0, v0x55b4e7795be0_0;  alias, 1 drivers
v0x55b4e77968d0_0 .net "tx_data", 7 0, v0x55b4e7798930_0;  1 drivers
v0x55b4e7796970_0 .net "tx_start", 0 0, v0x55b4e7714d30_0;  alias, 1 drivers
S_0x55b4e7781700 .scope module, "baud8_tick_blk" "uart_baud_tick_gen" 10 36, 11 11 0, S_0x55b4e7781360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x55b4e7781900 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x55b4e7781940 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x55b4e7781980 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x55b4e77819c0 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000110011001101>;
P_0x55b4e7781a00 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000001000>;
P_0x55b4e7781a40 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x55b4e77820c0_0 .var "acc", 12 0;
v0x55b4e77921d0_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
L_0x7f7518c39018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b4e7792270_0 .net "enable", 0 0, L_0x7f7518c39018;  1 drivers
v0x55b4e7792310_0 .net "tick", 0 0, L_0x55b4e77a9260;  alias, 1 drivers
L_0x55b4e77a9260 .part v0x55b4e77820c0_0, 12, 1;
S_0x55b4e7781ce0 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x55b4e7781700;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x55b4e7781ce0
v0x55b4e7781fe0_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud8_tick_blk.clog2 ;
    %load/vec4 v0x55b4e7781fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55b4e7781fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x55b4e7781fe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55b4e7781fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55b4e7781fe0_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55b4e77923b0 .scope module, "baud_tick_blk" "uart_baud_tick_gen" 10 61, 11 11 0, S_0x55b4e7781360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x55b4e7792540 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x55b4e7792580 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x55b4e77925c0 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x55b4e7792600 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000000110011010>;
P_0x55b4e7792640 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000000001>;
P_0x55b4e7792680 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x55b4e7792cb0_0 .var "acc", 12 0;
v0x55b4e7792d50_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e7792df0_0 .net "enable", 0 0, v0x55b4e7795be0_0;  alias, 1 drivers
v0x55b4e7792e90_0 .net "tick", 0 0, L_0x55b4e77b9510;  alias, 1 drivers
L_0x55b4e77b9510 .part v0x55b4e7792cb0_0, 12, 1;
S_0x55b4e7792990 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x55b4e77923b0;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x55b4e7792990
v0x55b4e7792c10_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud_tick_blk.clog2 ;
    %load/vec4 v0x55b4e7792c10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55b4e7792c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x55b4e7792c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55b4e7792c10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55b4e7792c10_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x55b4e7792f50 .scope module, "uart_rx_blk" "uart_rx" 10 42, 12 10 0, S_0x55b4e7781360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud8_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_ready";
P_0x55b4e7793130 .param/l "RX_IDLE" 1 12 20, C4<00000000000000000000000000000000>;
P_0x55b4e7793170 .param/l "RX_READY" 1 12 24, C4<00000000000000000000000000000100>;
P_0x55b4e77931b0 .param/l "RX_RECV" 1 12 22, C4<00000000000000000000000000000010>;
P_0x55b4e77931f0 .param/l "RX_START" 1 12 21, C4<00000000000000000000000000000001>;
P_0x55b4e7793230 .param/l "RX_STOP" 1 12 23, C4<00000000000000000000000000000011>;
v0x55b4e7794040_0 .net *"_ivl_0", 31 0, L_0x55b4e77a93c0;  1 drivers
L_0x7f7518c39060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b4e7794120_0 .net *"_ivl_3", 28 0, L_0x7f7518c39060;  1 drivers
L_0x7f7518c390a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b4e7794200_0 .net/2u *"_ivl_4", 31 0, L_0x7f7518c390a8;  1 drivers
v0x55b4e77942c0_0 .net "baud8_tick", 0 0, L_0x55b4e77a9260;  alias, 1 drivers
v0x55b4e7794390_0 .var "bit_counter", 2 0;
v0x55b4e77944c0_0 .var "bit_counter_next", 2 0;
v0x55b4e77945a0_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e7794640_0 .net "next_bit", 0 0, L_0x55b4e77b9470;  1 drivers
v0x55b4e7794700_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
v0x55b4e77947a0_0 .net "rx", 0 0, L_0x55b4e779b550;  alias, 1 drivers
v0x55b4e7794840_0 .net "rx_bit", 0 0, v0x55b4e7793c30_0;  1 drivers
v0x55b4e77948e0_0 .var "rx_data", 7 0;
v0x55b4e77949b0_0 .var "rx_data_next", 7 0;
v0x55b4e7794a50_0 .var "rx_ready", 0 0;
v0x55b4e7794b10_0 .var "spacing_counter", 2 0;
v0x55b4e7794bf0_0 .var "spacing_counter_next", 2 0;
v0x55b4e7794cd0_0 .var "state", 2 0;
v0x55b4e7794db0_0 .var "state_next", 2 0;
E_0x55b4e77934e0/0 .event anyedge, v0x55b4e7794390_0, v0x55b4e7794b10_0, v0x55b4e7717740_0, v0x55b4e7794cd0_0;
E_0x55b4e77934e0/1 .event anyedge, v0x55b4e7794640_0, v0x55b4e7793c30_0;
E_0x55b4e77934e0 .event/or E_0x55b4e77934e0/0, E_0x55b4e77934e0/1;
E_0x55b4e7793560 .event anyedge, v0x55b4e7794cd0_0, v0x55b4e7793c30_0, v0x55b4e7794640_0, v0x55b4e7794390_0;
L_0x55b4e77a93c0 .concat [ 3 29 0 0], v0x55b4e7794b10_0, L_0x7f7518c39060;
L_0x55b4e77b9470 .cmp/eq 32, L_0x55b4e77a93c0, L_0x7f7518c390a8;
S_0x55b4e77935d0 .scope module, "rx_sync_inst" "data_sync" 12 28, 13 11 0, S_0x55b4e7792f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "stable_out";
v0x55b4e7793900_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e77939c0_0 .net "in", 0 0, L_0x55b4e779b550;  alias, 1 drivers
v0x55b4e7793a80_0 .net "in_sync", 0 0, L_0x55b4e77a9320;  1 drivers
v0x55b4e7793b50_0 .var "in_sync_sr", 1 0;
v0x55b4e7793c30_0 .var "stable_out", 0 0;
v0x55b4e7793d40_0 .var "stable_out_next", 0 0;
v0x55b4e7793e00_0 .var "sync_counter", 1 0;
v0x55b4e7793ee0_0 .var "sync_counter_next", 1 0;
E_0x55b4e7793820 .event anyedge, v0x55b4e7793e00_0, v0x55b4e7793c30_0;
E_0x55b4e77938a0 .event anyedge, v0x55b4e7793a80_0, v0x55b4e7793e00_0;
L_0x55b4e77a9320 .part v0x55b4e7793b50_0, 0, 1;
S_0x55b4e7794f90 .scope module, "uart_tx_blk" "uart_tx" 10 67, 14 10 0, S_0x55b4e7781360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x55b4e774af60 .param/l "TX_IDLE" 1 14 21, C4<00>;
P_0x55b4e774afa0 .param/l "TX_SEND" 1 14 23, C4<10>;
P_0x55b4e774afe0 .param/l "TX_START" 1 14 22, C4<01>;
P_0x55b4e774b020 .param/l "TX_STOP" 1 14 24, C4<11>;
v0x55b4e7795420_0 .net "baud_tick", 0 0, L_0x55b4e77b9510;  alias, 1 drivers
v0x55b4e7795510_0 .net "clk", 0 0, v0x55b4e77143e0_0;  alias, 1 drivers
v0x55b4e77956c0_0 .var "counter", 2 0;
v0x55b4e7795790_0 .var "counter_next", 2 0;
v0x55b4e7795870_0 .net "reset", 0 0, L_0x55b4e779b360;  alias, 1 drivers
v0x55b4e7795960_0 .var "state", 1 0;
v0x55b4e7795a40_0 .var "state_next", 1 0;
v0x55b4e7795b20_0 .var "tx", 0 0;
v0x55b4e7795be0_0 .var "tx_busy", 0 0;
v0x55b4e7795c80_0 .net "tx_data", 7 0, v0x55b4e7798930_0;  alias, 1 drivers
v0x55b4e7795d60_0 .var "tx_data_reg", 7 0;
v0x55b4e7795e40_0 .net "tx_start", 0 0, v0x55b4e7714d30_0;  alias, 1 drivers
E_0x55b4e77953b0/0 .event anyedge, v0x55b4e7795960_0, v0x55b4e77956c0_0, v0x55b4e7714d30_0, v0x55b4e7792e90_0;
E_0x55b4e77953b0/1 .event anyedge, v0x55b4e7795d60_0;
E_0x55b4e77953b0 .event/or E_0x55b4e77953b0/0, E_0x55b4e77953b0/1;
S_0x55b4e7668e40 .scope module, "xor_cell" "xor_cell" 2 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f7518c89338 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f7518c89368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b4e77b95b0 .functor XOR 1, o0x7f7518c89338, o0x7f7518c89368, C4<0>, C4<0>;
v0x55b4e7799ae0_0 .net "a", 0 0, o0x7f7518c89338;  0 drivers
v0x55b4e7799bc0_0 .net "b", 0 0, o0x7f7518c89368;  0 drivers
v0x55b4e7799c80_0 .net "out", 0 0, L_0x55b4e77b95b0;  1 drivers
    .scope S_0x55b4e77340d0;
T_2 ;
    %wait E_0x55b4e75fc030;
    %load/vec4 v0x55b4e773d6f0_0;
    %assign/vec4 v0x55b4e76e72b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b4e773c930;
T_3 ;
    %wait E_0x55b4e76e6e20;
    %load/vec4 v0x55b4e76e7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b4e76e7af0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b4e77330f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b4e76e7af0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55b4e76e7680_0;
    %assign/vec4 v0x55b4e76e7af0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b4e7621e70;
T_4 ;
    %wait E_0x55b4e7622030;
    %load/vec4 v0x55b4e7622210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x55b4e7622070_0;
    %assign/vec4 v0x55b4e77143e0_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x55b4e7622070_0;
    %assign/vec4 v0x55b4e77143e0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x55b4e7622150_0;
    %assign/vec4 v0x55b4e77143e0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b4e761e4a0;
T_5 ;
    %wait E_0x55b4e761e6d0;
    %load/vec4 v0x55b4e7712a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %load/vec4 v0x55b4e761e750_0;
    %assign/vec4 v0x55b4e7712ad0_0, 0;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x55b4e761e750_0;
    %assign/vec4 v0x55b4e7712ad0_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x55b4e761e830_0;
    %assign/vec4 v0x55b4e7712ad0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b4e7625630;
T_6 ;
    %wait E_0x55b4e7625810;
    %load/vec4 v0x55b4e7713b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x55b4e7625890_0;
    %assign/vec4 v0x55b4e77132c0_0, 0;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x55b4e7625890_0;
    %assign/vec4 v0x55b4e77132c0_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x55b4e7625970_0;
    %assign/vec4 v0x55b4e77132c0_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b4e7618890;
T_7 ;
    %wait E_0x55b4e7618af0;
    %load/vec4 v0x55b4e771bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b4e7618b70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b4e7618890;
T_8 ;
    %wait E_0x55b4e7618af0;
    %load/vec4 v0x55b4e7618c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55b4e7618b70_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b4e7618b70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b4e76691c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b4e771c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x55b4e7618c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b4e7618b70_0, 0;
T_8.5 ;
    %load/vec4 v0x55b4e76691c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55b4e76691c0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b4e77808b0;
T_9 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7781050_0;
    %load/vec4 v0x55b4e7780cb0_0;
    %nor/r;
    %or;
    %load/vec4 v0x55b4e7781140_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b4e7780c10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55b4e7780c10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55b4e7780c10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b4e77808b0;
T_10 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7781050_0;
    %load/vec4 v0x55b4e7780c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55b4e7780cb0_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55b4e7780f70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55b4e7780c10_0;
    %pad/u 32;
    %cmpi/e 101, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55b4e7780f70_0;
    %assign/vec4 v0x55b4e7780f70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55b4e7780f70_0;
    %load/vec4 v0x55b4e7780da0_0;
    %pad/u 24;
    %add;
    %assign/vec4 v0x55b4e7780f70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55b4e77808b0;
T_11 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7781050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b4e77811e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55b4e7780c10_0;
    %pad/u 32;
    %cmpi/e 101, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b4e77811e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b4e77811e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b4e77808b0;
T_12 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7781050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55b4e7780e40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55b4e77811e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55b4e7780f70_0;
    %assign/vec4 v0x55b4e7780e40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55b4e7617cf0;
T_13 ;
    %wait E_0x55b4e7719150;
    %load/vec4 v0x55b4e7716620_0;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7715d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7714d30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b4e7716eb0_0, 0, 2;
    %load/vec4 v0x55b4e7716620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x55b4e77177e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x55b4e7716620_0;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.11 ;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x55b4e7717740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.13 ;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7715d90_0, 0, 1;
    %load/vec4 v0x55b4e77177e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x55b4e7715e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x55b4e7716620_0;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.17 ;
T_13.15 ;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7714d30_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x55b4e7715500_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.18, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.18 ;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7714d30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b4e7716eb0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55b4e7716eb0_0, 0, 2;
    %load/vec4 v0x55b4e7715500_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.20, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.20 ;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7714d30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b4e7716eb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b4e7716eb0_0, 0, 2;
    %load/vec4 v0x55b4e7715500_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.22, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55b4e7718890_0, 0, 4;
T_13.22 ;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55b4e7617cf0;
T_14 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7717fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b4e7716620_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55b4e7718890_0;
    %assign/vec4 v0x55b4e7716620_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b4e7617cf0;
T_15 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7717fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b4e7715500_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55b4e7716620_0;
    %load/vec4 v0x55b4e7718890_0;
    %cmp/ne;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b4e7715500_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55b4e7715500_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55b4e7715500_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b4e7781700;
T_16 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55b4e77820c0_0, 0, 13;
    %end;
    .thread T_16;
    .scope S_0x55b4e7781700;
T_17 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7792270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55b4e77820c0_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 3277, 0, 13;
    %assign/vec4 v0x55b4e77820c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 3277, 0, 13;
    %assign/vec4 v0x55b4e77820c0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55b4e77935d0;
T_18 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55b4e7793e00_0, 0, 2;
    %end;
    .thread T_18;
    .scope S_0x55b4e77935d0;
T_19 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e77939c0_0;
    %load/vec4 v0x55b4e7793b50_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55b4e7793b50_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55b4e77935d0;
T_20 ;
    %wait E_0x55b4e77938a0;
    %load/vec4 v0x55b4e7793a80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.2, 4;
    %load/vec4 v0x55b4e7793e00_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55b4e7793e00_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55b4e7793ee0_0, 0, 2;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55b4e7793a80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.5, 4;
    %load/vec4 v0x55b4e7793e00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %load/vec4 v0x55b4e7793e00_0;
    %subi 1, 0, 2;
    %store/vec4 v0x55b4e7793ee0_0, 0, 2;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x55b4e7793e00_0;
    %store/vec4 v0x55b4e7793ee0_0, 0, 2;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55b4e77935d0;
T_21 ;
    %wait E_0x55b4e7793820;
    %load/vec4 v0x55b4e7793e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v0x55b4e7793c30_0;
    %store/vec4 v0x55b4e7793d40_0, 0, 1;
    %jmp T_21.3;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7793d40_0, 0, 1;
    %jmp T_21.3;
T_21.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7793d40_0, 0, 1;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55b4e77935d0;
T_22 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7793d40_0;
    %assign/vec4 v0x55b4e7793c30_0, 0;
    %load/vec4 v0x55b4e7793ee0_0;
    %assign/vec4 v0x55b4e7793e00_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55b4e7792f50;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794b10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794cd0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794390_0, 0, 3;
    %end;
    .thread T_23;
    .scope S_0x55b4e7792f50;
T_24 ;
    %wait E_0x55b4e7793560;
    %load/vec4 v0x55b4e7794cd0_0;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
    %load/vec4 v0x55b4e7794cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x55b4e7794840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
T_24.7 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x55b4e7794640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %load/vec4 v0x55b4e7794840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
T_24.12 ;
T_24.9 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x55b4e7794640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.15, 9;
    %load/vec4 v0x55b4e7794390_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
T_24.13 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x55b4e7794640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794db0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55b4e7792f50;
T_25 ;
    %wait E_0x55b4e77934e0;
    %load/vec4 v0x55b4e7794390_0;
    %store/vec4 v0x55b4e77944c0_0, 0, 3;
    %load/vec4 v0x55b4e7794b10_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b4e7794bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7794a50_0, 0, 1;
    %load/vec4 v0x55b4e77948e0_0;
    %store/vec4 v0x55b4e77949b0_0, 0, 8;
    %load/vec4 v0x55b4e7794cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %jmp T_25.3;
T_25.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e77944c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7794bf0_0, 0, 3;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v0x55b4e7794640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x55b4e7794390_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b4e77944c0_0, 0, 3;
    %load/vec4 v0x55b4e7794840_0;
    %load/vec4 v0x55b4e77948e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b4e77949b0_0, 0, 8;
T_25.4 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7794a50_0, 0, 1;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55b4e7792f50;
T_26 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7794700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b4e7794b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b4e7794390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b4e7794cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b4e77948e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55b4e77942c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55b4e7794bf0_0;
    %assign/vec4 v0x55b4e7794b10_0, 0;
    %load/vec4 v0x55b4e77944c0_0;
    %assign/vec4 v0x55b4e7794390_0, 0;
    %load/vec4 v0x55b4e7794db0_0;
    %assign/vec4 v0x55b4e7794cd0_0, 0;
    %load/vec4 v0x55b4e77949b0_0;
    %assign/vec4 v0x55b4e77948e0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55b4e77923b0;
T_27 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55b4e7792cb0_0, 0, 13;
    %end;
    .thread T_27;
    .scope S_0x55b4e77923b0;
T_28 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7792df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55b4e7792cb0_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 410, 0, 13;
    %assign/vec4 v0x55b4e7792cb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 410, 0, 13;
    %assign/vec4 v0x55b4e7792cb0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55b4e7794f90;
T_29 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b4e7795960_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e77956c0_0, 0, 3;
    %end;
    .thread T_29;
    .scope S_0x55b4e7794f90;
T_30 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7795870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b4e7795d60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55b4e7795960_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x55b4e7795e40_0;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55b4e7795c80_0;
    %assign/vec4 v0x55b4e7795d60_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55b4e7794f90;
T_31 ;
    %wait E_0x55b4e77953b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7795b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7795be0_0, 0, 1;
    %load/vec4 v0x55b4e7795960_0;
    %store/vec4 v0x55b4e7795a40_0, 0, 2;
    %load/vec4 v0x55b4e77956c0_0;
    %store/vec4 v0x55b4e7795790_0, 0, 3;
    %load/vec4 v0x55b4e7795960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7795be0_0, 0, 1;
    %load/vec4 v0x55b4e7795e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.6, 8;
T_31.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.6, 8;
 ; End of false expr.
    %blend;
T_31.6;
    %store/vec4 v0x55b4e7795a40_0, 0, 2;
    %jmp T_31.4;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7795b20_0, 0, 1;
    %load/vec4 v0x55b4e7795420_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_31.8, 8;
T_31.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_31.8, 8;
 ; End of false expr.
    %blend;
T_31.8;
    %store/vec4 v0x55b4e7795a40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4e7795790_0, 0, 3;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x55b4e7795d60_0;
    %load/vec4 v0x55b4e77956c0_0;
    %part/u 1;
    %store/vec4 v0x55b4e7795b20_0, 0, 1;
    %load/vec4 v0x55b4e7795420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %load/vec4 v0x55b4e77956c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_31.12, 8;
T_31.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_31.12, 8;
 ; End of false expr.
    %blend;
T_31.12;
    %store/vec4 v0x55b4e7795a40_0, 0, 2;
    %load/vec4 v0x55b4e77956c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55b4e7795790_0, 0, 3;
T_31.9 ;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x55b4e7795420_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_31.14, 8;
T_31.13 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_31.14, 8;
 ; End of false expr.
    %blend;
T_31.14;
    %store/vec4 v0x55b4e7795a40_0, 0, 2;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55b4e7794f90;
T_32 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7795870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b4e7795960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b4e77956c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55b4e7795a40_0;
    %assign/vec4 v0x55b4e7795960_0, 0;
    %load/vec4 v0x55b4e7795790_0;
    %assign/vec4 v0x55b4e77956c0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55b4e7781360;
T_33 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e77965c0_0;
    %assign/vec4 v0x55b4e7796660_0, 0;
    %load/vec4 v0x55b4e7796660_0;
    %inv;
    %load/vec4 v0x55b4e77965c0_0;
    %and;
    %assign/vec4 v0x55b4e7796520_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55b4e7668fd0;
T_34 ;
    %wait E_0x55b4e771ce00;
    %load/vec4 v0x55b4e7798340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %load/vec4 v0x55b4e7797fb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b4e7798930_0, 0, 8;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x55b4e7797fb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55b4e7798930_0, 0, 8;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x55b4e7797fb0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55b4e7798930_0, 0, 8;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x55b4e7797fb0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55b4e7798930_0, 0, 8;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55b4e7668fd0;
T_35 ;
    %wait E_0x55b4e77190f0;
    %load/vec4 v0x55b4e7798070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b4e7797600_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55b4e7797560_0;
    %assign/vec4 v0x55b4e7797600_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55b4e7666ea0;
T_36 ;
    %delay 50000000, 0;
    %load/vec4 v0x55b4e77993a0_0;
    %inv;
    %store/vec4 v0x55b4e77993a0_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55b4e7666ea0;
T_37 ;
    %delay 1000000, 0;
    %load/vec4 v0x55b4e7799250_0;
    %inv;
    %store/vec4 v0x55b4e7799250_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55b4e7666ea0;
T_38 ;
    %vpi_call 3 28 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b4e7666ea0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e77998a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e77993a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e77995e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799520_0, 0, 1;
    %delay 15000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e77998a0_0, 0, 1;
    %delay 52083000, 0;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799960_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e7799800_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4e7799520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4e77995e0_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../src/cells.v";
    "tb_tt03.v";
    "../src/top_tt03.v";
    "../src/contador.v";
    "../src/FSM_controller.v";
    "../src/mux.v";
    "../src/USM_ringoscillator.v";
    "../src/promedio.v";
    "../src/uart_basic.v";
    "../src/uart_baud_tick_gen.v";
    "../src/uart_rx.v";
    "../src/data_sync.v";
    "../src/uart_tx.v";
