# Pipeline I
## **Microarch=datapath+control logic**
> pipeline cpi=1? 流水线运行起来后后理想情况下每个cycle都有一个指令完成，故认为cpi=1 什么是凝滞？
***
> pipeline design 几个要点: cslides
***
> Resolving hazards: cslides
***
> Branch Delay slots: uncon jump后的下一条一定会bubble掉，不如找一条有用的指令放到要bubble掉的那一条里。为了填上也可以放NOP

> Post-1990 RISC ISAs 无 delay slots cslides
> * microarch的细节泄露在了ISA中
> * cslides 4 more

kill掉变bubble Fkill Dkill 分别在F和D后生成bubble
> pipelining for 条件跳转 cslides 两条bubble

> y instr may not be dispatched every cycle in classic 5-stage pipeline
> * loads have 2-cycle latency
> * cslides 4 more

> Pentium hazards & stalls: 不要同时执行\放得很近的两条指令（它是超标量）

> Traps and Interrupts cslides 4 more
> * exception
> * interrupt
> * trap: forced transer of control to supervisor caused by exception or interrupt
> asynchronous interru: cslides

>trap handler

>synchronous trap

>exception handling in 5-stage pipeline

>speculating on exceptions