#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 10 13:50:59 2023
# Process ID: 2056566
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 22, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
open_project /home/weigao/project_JUNE/project_JUNE.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/weigao/PHY-Project/Buffer_RTL/req_gen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_new_ipg_tx.tcl
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_new_ipg_tx/proced_encoded_tx_data}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_new_ipg_tx/encoded_tx_data_next}} 
relaunch_sim
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_new_ipg_tx/UUT/monitor/sel}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_new_ipg_tx/UUT/reqq/array_reg}} 
relaunch_sim
set_property top test_eth_phy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_eth_phy.tcl
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/clk}} {{/test_eth_phy/xgmii_txd}} {{/test_eth_phy/xgmii_txc}} {{/test_eth_phy/serdes_rx_data}} {{/test_eth_phy/serdes_rx_hdr}} {{/test_eth_phy/xgmii_rxd}} {{/test_eth_phy/xgmii_rxc}} {{/test_eth_phy/serdes_tx_data}} {{/test_eth_phy/serdes_tx_hdr}} 
relaunch_sim
relaunch_sim
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/netq_write}} {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/twin}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/proced_encoded_tx_hdr}} 
relaunch_sim
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/encoded_tx_data}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/encoded_tx_hdr}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/inst_ipg_tx/netq/darray_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
add_wave {{/test_eth_phy/UUT/eth_phy_10g_tx_inst/tx_bad_block}} 
relaunch_sim
relaunch_sim
relaunch_sim
