

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sat May 31 09:38:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../src/fft_8pt.cpp:72]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln72 = icmp_eq  i4 %i_1, i4 8" [../../src/fft_8pt.cpp:72]   --->   Operation 10 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln72 = add i4 %i_1, i4 1" [../../src/fft_8pt.cpp:72]   --->   Operation 12 'add' 'add_ln72' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc48.split, void %for.cond.cleanup41.exitStub" [../../src/fft_8pt.cpp:72]   --->   Operation 13 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %i_1" [../../src/fft_8pt.cpp:72]   --->   Operation 14 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FFT_output_0_addr = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln72" [../../src/fft_8pt.cpp:74]   --->   Operation 15 'getelementptr' 'FFT_output_0_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%FFT_output_1_addr = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln72" [../../src/fft_8pt.cpp:74]   --->   Operation 16 'getelementptr' 'FFT_output_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%FFT_output_0_load = load i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 17 'load' 'FFT_output_0_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%FFT_output_1_load = load i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 18 'load' 'FFT_output_1_load' <Predicate = (!icmp_ln72)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln75 = icmp_eq  i4 %i_1, i4 7" [../../src/fft_8pt.cpp:75]   --->   Operation 19 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln72 = store i4 %add_ln72, i4 %i" [../../src/fft_8pt.cpp:72]   --->   Operation 20 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:73]   --->   Operation 21 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/fft_8pt.cpp:72]   --->   Operation 22 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%FFT_output_0_load = load i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 23 'load' 'FFT_output_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%FFT_output_1_load = load i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:74]   --->   Operation 24 'load' 'FFT_output_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %FFT_output_0_load" [../../src/fft_8pt.cpp:76]   --->   Operation 25 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %FFT_output_1_load" [../../src/fft_8pt.cpp:76]   --->   Operation 26 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 %icmp_ln75, i32 %bitcast_ln76_1, i32 %bitcast_ln76" [../../src/fft_8pt.cpp:76]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i65 %tmp_1" [../../src/fft_8pt.cpp:76]   --->   Operation 28 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %out_stream, i96 %zext_ln76" [../../src/fft_8pt.cpp:76]   --->   Operation 29 'write' 'write_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc48" [../../src/fft_8pt.cpp:72]   --->   Operation 30 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ FFT_output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 000]
icmp_ln72         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln72          (add              ) [ 000]
br_ln72           (br               ) [ 000]
zext_ln72         (zext             ) [ 000]
FFT_output_0_addr (getelementptr    ) [ 011]
FFT_output_1_addr (getelementptr    ) [ 011]
icmp_ln75         (icmp             ) [ 011]
store_ln72        (store            ) [ 000]
specpipeline_ln73 (specpipeline     ) [ 000]
specloopname_ln72 (specloopname     ) [ 000]
FFT_output_0_load (load             ) [ 000]
FFT_output_1_load (load             ) [ 000]
bitcast_ln76      (bitcast          ) [ 000]
bitcast_ln76_1    (bitcast          ) [ 000]
tmp_1             (bitconcatenate   ) [ 000]
zext_ln76         (zext             ) [ 000]
write_ln76        (write            ) [ 000]
br_ln72           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_output_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_output_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln76_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="96" slack="0"/>
<pin id="51" dir="0" index="2" bw="65" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="FFT_output_0_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_0_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="FFT_output_1_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_1_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_output_0_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_output_1_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln72_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln72_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln72_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln75_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln72_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bitcast_ln76_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln76_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="65" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="1"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln76_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="65" slack="0"/>
<pin id="137" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="150" class="1005" name="FFT_output_0_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="1"/>
<pin id="152" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_output_0_addr "/>
</bind>
</comp>

<comp id="155" class="1005" name="FFT_output_1_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="1"/>
<pin id="157" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FFT_output_1_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln75_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="55" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="62" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="86" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="111"><net_src comp="86" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="95" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="69" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="75" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="138"><net_src comp="126" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="143"><net_src comp="44" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="153"><net_src comp="55" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="158"><net_src comp="62" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="163"><net_src comp="107" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
 - Input state : 
	Port: fft_8pt_Pipeline_VITIS_LOOP_72_2 : FFT_output_0 | {1 2 }
	Port: fft_8pt_Pipeline_VITIS_LOOP_72_2 : FFT_output_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln72 : 2
		add_ln72 : 2
		br_ln72 : 3
		zext_ln72 : 2
		FFT_output_0_addr : 3
		FFT_output_1_addr : 3
		FFT_output_0_load : 4
		FFT_output_1_load : 4
		icmp_ln75 : 2
		store_ln72 : 3
	State 2
		bitcast_ln76 : 1
		bitcast_ln76_1 : 1
		tmp_1 : 2
		zext_ln76 : 3
		write_ln76 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |     icmp_ln72_fu_89    |    0    |    9    |
|          |    icmp_ln75_fu_107    |    0    |    9    |
|----------|------------------------|---------|---------|
|    add   |     add_ln72_fu_95     |    0    |    13   |
|----------|------------------------|---------|---------|
|   write  | write_ln76_write_fu_48 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln72_fu_101    |    0    |    0    |
|          |    zext_ln76_fu_135    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_1_fu_126      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    31   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|FFT_output_0_addr_reg_150|    3   |
|FFT_output_1_addr_reg_155|    3   |
|        i_reg_140        |    4   |
|    icmp_ln75_reg_160    |    1   |
+-------------------------+--------+
|          Total          |   11   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_75 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   11   |   49   |
+-----------+--------+--------+--------+
