{
    "DESIGN_NAME": "pe",
    "VERILOG_FILES": "dir::src/pe.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 200",
    "CORE_AREA": "10 10 190 190",
    "PL_TARGET_DENSITY": 0.45,
    "SYNTH_STRATEGY": "AREA 0",
    "pdk::sky130*": {
        "CLOCK_PERIOD": 20.0,
        "FP_CORE_UTIL": 45
    }
}