// Seed: 3099432697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
  ;
  assign id_3 = id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  wire  id_2,
    output wire  id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    output tri1  id_6[1 : 1 'b0]
    , id_8
);
  wire [1 'b0 : 1] id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8
  );
endmodule
