#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 27 16:15:51 2022
# Process ID: 32336
# Current directory: D:/Code Try/CODExperiment/Lab2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6216 D:\Code Try\CODExperiment\Lab2\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab2/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_project
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Code Try/CODExperiment/Lab2/registerSim.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source registerSim.tcl
close_sim
launch_simulation
source registerSim.tcl
close_sim
launch_simulation
source registerSim.tcl
close_sim
launch_simulation
source registerSim.tcl
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_256_16 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {256} CONFIG.Component_Name {dist_mem_256_16}] [get_ips dist_mem_256_16]
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}]
catch { config_ip_cache -export [get_ips -all dist_mem_256_16] }
export_ip_user_files -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}]
launch_runs -jobs 6 dist_mem_256_16_synth_1
export_simulation -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Depth_A {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
file delete -force {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0}
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_256_16 -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {blk_mem_256_16} CONFIG.Write_Depth_A {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_256_16]
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_256_16/blk_mem_256_16.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_256_16/blk_mem_256_16.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_256_16] }
export_ip_user_files -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_256_16/blk_mem_256_16.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_256_16/blk_mem_256_16.xci}}]
launch_runs -jobs 6 blk_mem_256_16_synth_1
export_simulation -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_256_16/blk_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_256_16_RF -dir {d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_256_16_RF} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_gen_256_16_RF]
generate_target {instantiation_template} [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_256_16_RF/blk_mem_gen_256_16_RF.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_256_16_RF/blk_mem_gen_256_16_RF.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_256_16_RF] }
export_ip_user_files -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_256_16_RF/blk_mem_gen_256_16_RF.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_256_16_RF/blk_mem_gen_256_16_RF.xci}}]
launch_runs -jobs 6 blk_mem_gen_256_16_RF_synth_1
export_simulation -of_objects [get_files {{d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_256_16_RF/blk_mem_gen_256_16_RF.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Code Try/CODExperiment/Lab2/IPSource_256_16_Sim.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IPSource_256_16_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
