$date
	Wed Nov 20 18:04:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_control_tb $end
$var wire 1 ! valid $end
$var wire 8 " numero2 [7:0] $end
$var wire 8 # numero1 [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % dat_ready $end
$var reg 4 & dato [3:0] $end
$var reg 1 ' rst $end
$var reg 1 ( signo $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % dat_ready $end
$var wire 1 ) dat_ready_rise $end
$var wire 4 * dato [3:0] $end
$var wire 1 ' rst $end
$var wire 1 ( signo $end
$var reg 1 + dat_ready_d $end
$var reg 4 , decenas1 [3:0] $end
$var reg 4 - decenas2 [3:0] $end
$var reg 3 . nextstate [2:0] $end
$var reg 8 / numero1 [7:0] $end
$var reg 8 0 numero1_o [7:0] $end
$var reg 8 1 numero2 [7:0] $end
$var reg 8 2 numero2_o [7:0] $end
$var reg 1 3 signo1 $end
$var reg 1 4 signo2 $end
$var reg 3 5 state [2:0] $end
$var reg 4 6 unidades1 [3:0] $end
$var reg 4 7 unidades2 [3:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 7
bx 6
b0 5
04
03
bx 2
bx 1
bx 0
bx /
b1 .
bx -
b0 ,
0+
b0 *
0)
0(
0'
b0 &
0%
0$
bx #
bx "
0!
$end
#5000
1$
#10000
0$
1'
#15000
1$
#16000
1)
1%
#20000
0$
#25000
0)
b0 6
b10 .
b1 5
1+
1$
#26000
0%
#30000
0$
#35000
0+
1$
#36000
1)
b111 6
1%
b111 &
b111 *
#40000
0$
#45000
0)
b111 -
b11 .
b10 5
1+
1$
#46000
0%
#50000
0$
#55000
0+
1$
#56000
1)
14
b0 -
1%
1(
b0 &
b0 *
#60000
0$
#65000
0)
b0 7
b100 .
b11 5
1+
1$
#66000
0%
#70000
0$
#75000
0+
1$
#76000
1)
b111 7
1%
0(
b111 &
b111 *
#80000
0$
#85000
b11111001 "
b11111001 2
b111 #
b111 0
0)
b111 1
b111 /
1!
b0 .
b100 5
1+
1$
#86000
0%
#90000
0$
#95000
0+
1$
#96000
