<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>4</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 4 input ports with no input delay specified.</data>
                        <row>
                            <data>lcd_rgb[7]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[15]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[23]</data>
                        </row>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>30</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 30 output ports with no output delay specified.</data>
                        <row>
                            <data>lcd_rgb[0]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[1]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[2]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[3]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[4]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[5]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[6]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[7]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[8]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[9]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[10]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[11]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[12]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[13]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[14]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[15]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[16]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[17]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[18]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[19]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[20]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[21]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[22]</data>
                        </row>
                        <row>
                            <data>lcd_rgb[23]</data>
                        </row>
                        <row>
                            <data>lcd_bl</data>
                        </row>
                        <row>
                            <data>lcd_clk</data>
                        </row>
                        <row>
                            <data>lcd_de</data>
                        </row>
                        <row>
                            <data>lcd_hs</data>
                        </row>
                        <row>
                            <data>lcd_rst</data>
                        </row>
                        <row>
                            <data>lcd_vs</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>135</data>
            <data>1</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
    </table>
    <table id="report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>108.0614MHz</data>
            <data>50.0000MHz</data>
            <data>10.746</data>
        </row>
    </table>
    <table id="report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>10.746</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
            <data>0.251</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
        </row>
    </table>
    <table id="report_timing_slow_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>10.746</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
        </row>
    </table>
    <table id="report_timing_slow_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.251</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>135</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 135 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O (0.957, 1.298, 1.019, 1.411)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/IN (0.957, 1.298, 1.019, 1.411)</data>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/INCK (1.005, 1.374, 1.067, 1.486)</data>
                                    <row>
                                        <data object_valid="true">_N3 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">clkbufg_0/gopclkbufg/CLK (1.883, 2.406, 1.940, 2.529)</data>
                                            <row>
                                                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">clkbufg_0/gopclkbufg/CLKOUT (1.883, 2.406, 1.940, 2.529)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="43">u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="35">u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="43">u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK (3.643, 4.505, 3.706, 4.639)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK (3.654, 4.517, 3.717, 4.650)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/rd_flag/opit_0_inv/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT (1.039, 1.424, 1.101, 1.538)</data>
                                    <row>
                                        <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk (net)</data>
                                        <row>
                                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/L1 (3.015, 3.762, 3.257, 4.016)</data>
                                            <row>
                                                <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z (3.234, 4.066, 3.478, 4.332)</data>
                                                <row>
                                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.594, 4.505, 3.851, 4.765)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.748, 4.690, 3.997, 4.938)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.221, 5.271, 4.552, 5.589)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.848, 4.819, 4.147, 5.111)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.596, 5.681, 4.949, 6.024)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.491, 5.547, 4.879, 5.931)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.215, 5.261, 4.541, 5.560)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.463, 5.561, 4.819, 5.885)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.297, 5.325, 4.640, 5.663)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.444, 5.495, 4.782, 5.829)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.789, 5.911, 5.102, 6.205)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.746, 5.867, 5.078, 6.176)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.638, 5.731, 5.025, 6.099)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.632, 5.723, 4.989, 6.067)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.499, 5.556, 4.789, 5.839)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.610, 5.701, 4.913, 5.986)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.355, 5.396, 4.726, 5.765)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.329, 5.364, 4.682, 5.720)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.090, 5.107, 4.397, 5.390)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.204, 5.245, 4.532, 5.551)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.668, 5.757, 5.035, 6.112)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.771, 5.888, 5.180, 6.279)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.782, 5.904, 5.189, 6.289)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.910, 6.033, 5.318, 6.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.748, 4.688, 4.024, 4.964)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.967, 4.971, 4.284, 5.271)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.153, 5.182, 4.499, 5.513)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.175, 5.209, 4.538, 5.554)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.864, 4.836, 4.139, 5.104)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.747, 4.690, 3.997, 4.939)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.303, 5.373, 4.664, 5.703)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.444, 5.512, 4.792, 5.852)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.807, 5.894, 5.192, 6.287)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.685, 5.743, 5.051, 6.121)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.466, 5.565, 4.846, 5.910)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.609, 5.737, 4.974, 6.060)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.481, 5.552, 4.855, 5.917)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.454, 5.528, 4.823, 5.884)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.168, 5.163, 4.501, 5.500)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.245, 5.293, 4.543, 5.565)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.637, 5.732, 4.993, 6.070)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.663, 5.763, 5.056, 6.137)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.670, 5.768, 5.028, 6.108)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.358, 5.390, 4.702, 5.730)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM18K/iGopDrm/CLKA[0] (4.354, 5.382, 4.674, 5.701)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM18K/iGopDrm/CLKB[0] (4.293, 5.312, 4.608, 5.631)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0] (5.067, 6.252, 5.493, 6.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKB[0] (5.059, 6.243, 5.510, 6.659)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK (4.351, 5.441, 4.634, 5.697)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[1]/opit_0_inv_L5Q_perm/CLK (4.351, 5.441, 4.634, 5.697)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[2]/opit_0_inv_L5Q_perm/CLK (4.031, 5.036, 4.324, 5.314)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[3]/opit_0_inv_L5Q_perm/CLK (4.031, 5.036, 4.324, 5.314)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[4]/opit_0_inv_L5Q_perm/CLK (4.191, 5.226, 4.476, 5.495)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[5]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[6]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[7]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK (3.760, 4.706, 4.005, 4.950)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[9]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[10]/opit_0_inv_L5Q_perm/CLK (4.191, 5.226, 4.476, 5.495)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[11]/opit_0_inv_L5Q_perm/CLK (4.067, 5.067, 4.345, 5.336)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[12]/opit_0_inv_L5Q_perm/CLK (4.191, 5.226, 4.476, 5.495)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[13]/opit_0_inv_L5Q_perm/CLK (4.191, 5.226, 4.476, 5.495)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[14]/opit_0_inv_L5Q_perm/CLK (4.351, 5.441, 4.634, 5.697)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[15]/opit_0_inv_L5Q_perm/CLK (4.351, 5.441, 4.634, 5.697)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/CLK (3.947, 4.927, 4.210, 5.179)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[17]/opit_0_inv_L5Q_perm/CLK (4.070, 5.084, 4.335, 5.334)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[18]/opit_0_inv_L5Q_perm/CLK (4.023, 5.022, 4.271, 5.261)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[19]/opit_0_inv_L5Q_perm/CLK (4.169, 5.201, 4.425, 5.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[20]/opit_0_inv_L5Q_perm/CLK (4.031, 5.036, 4.324, 5.314)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[21]/opit_0_inv_L5Q_perm/CLK (4.225, 5.282, 4.539, 5.575)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[22]/opit_0_inv_L5Q_perm/CLK (4.222, 5.275, 4.559, 5.597)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[23]/opit_0_inv_L5Q_perm/CLK (4.505, 5.577, 4.875, 5.940)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[0]/opit_0_inv_L5Q_perm/CLK (3.914, 4.900, 4.146, 5.121)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[1]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[2]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[3]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[4]/opit_0_inv_L5Q_perm/CLK (4.033, 5.035, 4.312, 5.301)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[5]/opit_0_inv_L5Q_perm/CLK (4.072, 5.077, 4.351, 5.346)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[6]/opit_0_inv_L5Q/CLK (4.072, 5.077, 4.351, 5.346)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[7]/opit_0_inv_L5Q_perm/CLK (4.072, 5.077, 4.351, 5.346)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[8]/opit_0_inv_L5Q_perm/CLK (4.072, 5.077, 4.351, 5.346)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[9]/opit_0_inv_L5Q_perm/CLK (3.914, 4.900, 4.146, 5.121)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[10]/opit_0_inv_L5Q_perm/CLK (3.932, 4.911, 4.194, 5.162)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[11]/opit_0_inv_L5Q_perm/CLK (3.932, 4.911, 4.194, 5.162)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK (4.041, 5.044, 4.262, 5.256)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[13]/opit_0_inv_L5Q_perm/CLK (3.914, 4.900, 4.146, 5.121)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="229">u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK (3.699, 4.635, 3.955, 4.894)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.577, 4.481, 3.827, 4.743)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[2]/opit_0_inv_A2Q21/CLK (3.577, 4.481, 3.827, 4.743)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[4]/opit_0_inv_A2Q21/CLK (3.577, 4.481, 3.827, 4.743)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[6]/opit_0_inv_A2Q21/CLK (3.683, 4.616, 3.930, 4.868)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[8]/opit_0_inv_A2Q21/CLK (3.683, 4.616, 3.930, 4.868)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[10]/opit_0_inv_A2Q21/CLK (3.699, 4.635, 3.955, 4.894)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="221">u_lcd_driver/lcd_de/opit_0_inv/CLK (3.577, 4.481, 3.827, 4.743)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[0]/opit_0_inv_L5Q_perm/CLK (3.760, 4.706, 4.005, 4.950)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK (3.696, 4.626, 3.951, 4.890)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/CLK (3.696, 4.626, 3.951, 4.890)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[5]/opit_0_inv_A2Q21/CLK (3.697, 4.629, 3.958, 4.898)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[7]/opit_0_inv_A2Q21/CLK (3.697, 4.629, 3.958, 4.898)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[9]/opit_0_inv_A2Q21/CLK (3.803, 4.764, 4.061, 5.023)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[10]/opit_0_inv_AQ_perm/CLK (3.803, 4.764, 4.061, 5.023)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK (3.747, 4.686, 4.008, 4.948)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[1]/opit_0_inv_L5Q_perm/CLK (3.747, 4.686, 4.008, 4.948)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK (3.747, 4.686, 4.008, 4.948)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[3]/opit_0_inv_L5Q_perm/CLK (3.747, 4.686, 4.008, 4.948)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/CLK (3.747, 4.686, 4.008, 4.948)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[5]/opit_0_inv_L5Q_perm/CLK (3.906, 4.883, 4.173, 5.143)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK (3.906, 4.883, 4.173, 5.143)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK (3.730, 4.670, 3.963, 4.906)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK (3.730, 4.670, 3.963, 4.906)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.879, 4.846, 4.119, 5.081)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.704, 4.639, 3.982, 4.922)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.879, 4.846, 4.119, 5.081)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.879, 4.846, 4.119, 5.081)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[4]/opit_0_inv_L5Q_perm/CLK (3.879, 4.846, 4.119, 5.081)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[5]/opit_0_inv_L5Q_perm/CLK (3.691, 4.624, 3.952, 4.892)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[6]/opit_0_inv_L5Q_perm/CLK (3.691, 4.624, 3.952, 4.892)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[7]/opit_0_inv_L5Q_perm/CLK (3.691, 4.624, 3.952, 4.892)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[8]/opit_0_inv_L5Q_perm/CLK (3.726, 4.660, 3.970, 4.910)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[9]/opit_0_inv_L5Q_perm/CLK (3.730, 4.670, 3.963, 4.906)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[10]/opit_0_inv_L5Q_perm/CLK (3.730, 4.670, 3.963, 4.906)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_slow_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>10.746</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.075</data>
            <data>4.883</data>
            <data>3.947</data>
            <data>0.861</data>
            <data>20.000</data>
            <data>9.008</data>
            <data>4.240 (47.1%)</data>
            <data>4.768 (52.9%)</data>
            <general_container>
                <data>Path #1: setup slack is 10.746(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 13.891" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.817</data>
                            <data>4.883</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Q2</data>
                            <data>tco</data>
                            <data>0.290</data>
                            <data>5.173</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.408</data>
                            <data>5.581</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.477</data>
                            <data>6.058</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_2/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.058</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [3]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>6.116</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.116</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.498</data>
                            <data>6.614</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.596</data>
                            <data>7.210</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.420</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.266</data>
                            <data>7.686</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.896</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.425</data>
                            <data>8.321</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.531</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.255</data>
                            <data>8.786</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>9.254</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.735</data>
                            <data>9.989</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>10.457</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.259</data>
                            <data>10.716</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.487</data>
                            <data>11.203</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>11.459</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>11.754</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.404</data>
                            <data>12.158</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>12.453</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.446</data>
                            <data>12.899</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.274</data>
                            <data>13.173</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.718</data>
                            <data>13.891</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_74_149/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.637" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>23.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.713</data>
                            <data>23.947</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_74_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.861</data>
                            <data>24.808</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.758</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.121</data>
                            <data>24.637</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>10.781</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.262</data>
            <data>4.883</data>
            <data>3.760</data>
            <data>0.861</data>
            <data>20.000</data>
            <data>8.787</data>
            <data>4.240 (48.3%)</data>
            <data>4.547 (51.7%)</data>
            <general_container>
                <data>Path #2: setup slack is 10.781(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 13.670" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.817</data>
                            <data>4.883</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Q2</data>
                            <data>tco</data>
                            <data>0.290</data>
                            <data>5.173</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.408</data>
                            <data>5.581</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.477</data>
                            <data>6.058</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_2/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.058</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [3]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>6.116</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.116</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.498</data>
                            <data>6.614</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.596</data>
                            <data>7.210</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.420</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.266</data>
                            <data>7.686</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.896</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.425</data>
                            <data>8.321</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.531</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.255</data>
                            <data>8.786</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>9.254</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.735</data>
                            <data>9.989</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>10.457</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.259</data>
                            <data>10.716</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.487</data>
                            <data>11.203</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>11.459</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>11.754</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.404</data>
                            <data>12.158</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>12.453</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.446</data>
                            <data>12.899</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.274</data>
                            <data>13.173</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.497</data>
                            <data>13.670</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.451" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>23.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.526</data>
                            <data>23.760</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.861</data>
                            <data>24.621</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.571</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.120</data>
                            <data>24.451</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>10.811</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[11]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.076</data>
            <data>4.883</data>
            <data>4.067</data>
            <data>0.892</data>
            <data>20.000</data>
            <data>9.094</data>
            <data>4.240 (46.6%)</data>
            <data>4.854 (53.4%)</data>
            <general_container>
                <data>Path #3: setup slack is 10.811(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 13.977" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.817</data>
                            <data>4.883</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Q2</data>
                            <data>tco</data>
                            <data>0.290</data>
                            <data>5.173</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.408</data>
                            <data>5.581</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.477</data>
                            <data>6.058</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_2/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.058</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [3]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>6.116</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.116</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.498</data>
                            <data>6.614</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.596</data>
                            <data>7.210</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.420</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.266</data>
                            <data>7.686</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>7.896</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.425</data>
                            <data>8.321</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>8.531</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.255</data>
                            <data>8.786</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>9.254</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.735</data>
                            <data>9.989</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>10.457</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.259</data>
                            <data>10.716</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.487</data>
                            <data>11.203</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>11.459</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>11.754</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.404</data>
                            <data>12.158</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.295</data>
                            <data>12.453</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.446</data>
                            <data>12.899</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.274</data>
                            <data>13.173</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.804</data>
                            <data>13.977</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_74_121/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[11]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.788" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>20.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>21.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>23.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>23.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.833</data>
                            <data>24.067</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_74_121/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[11]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.892</data>
                            <data>24.959</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.909</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.121</data>
                            <data>24.788</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.251</data>
            <data>1</data>
            <data>21</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[14]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.913</data>
            <data>3.696</data>
            <data>5.441</data>
            <data>-0.832</data>
            <data>0.000</data>
            <data>1.129</data>
            <data>0.380 (33.7%)</data>
            <data>0.749 (66.3%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.251(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.825" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>1.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>3.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>3.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.462</data>
                            <data>3.696</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_50_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_50_141/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.920</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.519</data>
                            <data>4.439</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="40">pixel_xpos[1]</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.156</data>
                            <data>4.595</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.230</data>
                            <data>4.825</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMS_66_133/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[14]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.574" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>1.375</data>
                            <data>5.441</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_66_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[14]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.832</data>
                            <data>4.609</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.609</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.035</data>
                            <data>4.574</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.292</data>
            <data>0</data>
            <data>49</data>
            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[12]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>1.379</data>
            <data>4.041</data>
            <data>6.252</data>
            <data>-0.832</data>
            <data>0.000</data>
            <data>1.836</data>
            <data>0.226 (12.3%)</data>
            <data>1.610 (87.7%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.292(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.877" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>1.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>3.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>3.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.807</data>
                            <data>4.041</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_66_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_66_145/Q0</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>4.267</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=49)</data>
                            <data>1.610</data>
                            <data>5.877</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="48">u_lcd_display/rom_addr [12]</data>
                        </row>
                        <row>
                            <data>DRM_106_4/ADA0[12]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[12]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.585" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>2.186</data>
                            <data>6.252</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>DRM_106_4/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.832</data>
                            <data>5.420</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.420</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.165</data>
                            <data>5.585</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.308</data>
            <data>0</data>
            <data>49</data>
            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[2]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>1.387</data>
            <data>4.033</data>
            <data>6.252</data>
            <data>-0.832</data>
            <data>0.000</data>
            <data>1.796</data>
            <data>0.226 (12.6%)</data>
            <data>1.570 (87.4%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.308(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.829" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.082</data>
                            <data>1.039</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.976</data>
                            <data>3.015</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.219</data>
                            <data>3.234</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.799</data>
                            <data>4.033</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_74_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_74_137/Q0</data>
                            <data>tco</data>
                            <data>0.226</data>
                            <data>4.259</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=49)</data>
                            <data>1.570</data>
                            <data>5.829</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="48">u_lcd_display/rom_addr [2]</data>
                        </row>
                        <row>
                            <data>DRM_106_4/ADA0[2]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[2]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.521" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.126</data>
                            <data>1.424</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.338</data>
                            <data>3.762</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.304</data>
                            <data>4.066</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>2.186</data>
                            <data>6.252</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>DRM_106_4/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.832</data>
                            <data>5.420</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>5.420</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.101</data>
                            <data>5.521</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_54_128/CLKA[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_54_128/CLKA[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_54_128/CLKB[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]</data>
        </row>
    </table>
    <table id="report_timing_fast_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>13.572</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
        </row>
    </table>
    <table id="report_timing_fast_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>0.263</data>
            <data>0.000</data>
            <data>0</data>
            <data>945</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>135</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 135 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O (0.778, 1.012, 0.828, 1.100)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/IN (0.778, 1.012, 0.828, 1.100)</data>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/INCK (0.816, 1.070, 0.866, 1.157)</data>
                                    <row>
                                        <data object_valid="true">_N3 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">clkbufg_0/gopclkbufg/CLK (1.286, 1.580, 1.334, 1.671)</data>
                                            <row>
                                                <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">clkbufg_0/gopclkbufg/CLKOUT (1.286, 1.580, 1.334, 1.671)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="43">u_clk_div/clk_12_5m/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="35">u_clk_div/clk_25m/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/clk_div.v" line_number="43">u_clk_div/div_4_cnt/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK (2.288, 2.702, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK (2.296, 2.710, 2.347, 2.808)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[12]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/rd_id.v" line_number="38">u_rd_id/rd_flag/opit_0_inv/CLK (2.286, 2.699, 2.338, 2.799)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT (0.844, 1.108, 0.894, 1.197)</data>
                                    <row>
                                        <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk (net)</data>
                                        <row>
                                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/L1 (2.125, 2.553, 2.434, 2.887)</data>
                                            <row>
                                                <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z (2.302, 2.787, 2.612, 3.131)</data>
                                                <row>
                                                    <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.529, 3.052, 2.879, 3.429)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.628, 3.168, 2.975, 3.538)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.926, 3.520, 3.384, 3.995)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.691, 3.245, 3.102, 3.678)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.188, 3.795, 3.669, 4.297)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.126, 3.719, 3.627, 4.243)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.933, 3.524, 3.396, 4.001)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.092, 3.709, 3.588, 4.218)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.999, 3.576, 3.445, 4.045)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.092, 3.678, 3.553, 4.165)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.317, 3.943, 3.782, 4.427)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.289, 3.914, 3.769, 4.410)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.219, 3.830, 3.737, 4.366)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.215, 3.823, 3.699, 4.325)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.128, 3.720, 3.560, 4.176)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.200, 3.808, 3.647, 4.273)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.034, 3.617, 3.504, 4.112)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.016, 3.595, 3.465, 4.072)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.853, 3.430, 3.286, 3.879)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.926, 3.515, 3.381, 3.986)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.241, 3.849, 3.729, 4.357)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.305, 3.929, 3.845, 4.486)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.312, 3.938, 3.861, 4.502)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.403, 4.021, 3.923, 4.566)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.629, 3.167, 3.009, 3.572)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.767, 3.338, 3.197, 3.786)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.889, 3.473, 3.355, 3.957)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.904, 3.492, 3.390, 3.994)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.701, 3.255, 3.084, 3.660)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.626, 3.166, 2.974, 3.537)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.984, 3.589, 3.487, 4.104)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.086, 3.680, 3.553, 4.170)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.338, 3.937, 3.834, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.260, 3.844, 3.726, 4.344)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.089, 3.710, 3.623, 4.252)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.182, 3.816, 3.720, 4.359)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.113, 3.710, 3.602, 4.222)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.095, 3.694, 3.572, 4.192)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/CLKA[0] (2.916, 3.472, 3.336, 3.924)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.951, 3.544, 3.382, 3.988)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.217, 3.827, 3.709, 4.338)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.240, 3.853, 3.761, 4.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.243, 3.857, 3.733, 4.364)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.041, 3.619, 3.496, 4.100)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.037, 3.613, 3.462, 4.064)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM18K/iGopDrm/CLKB[0] (2.994, 3.565, 3.424, 4.023)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0] (3.491, 4.150, 4.080, 4.749)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKB[0] (3.489, 4.147, 4.100, 4.768)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK (3.006, 3.619, 3.428, 4.053)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[1]/opit_0_inv_L5Q_perm/CLK (3.006, 3.619, 3.428, 4.053)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[2]/opit_0_inv_L5Q_perm/CLK (2.805, 3.377, 3.218, 3.811)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[3]/opit_0_inv_L5Q_perm/CLK (2.805, 3.377, 3.218, 3.811)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[4]/opit_0_inv_L5Q_perm/CLK (2.914, 3.497, 3.324, 3.923)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[5]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[6]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[7]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK (2.636, 3.177, 2.990, 3.555)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[9]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[10]/opit_0_inv_L5Q_perm/CLK (2.914, 3.497, 3.324, 3.923)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[11]/opit_0_inv_L5Q_perm/CLK (2.838, 3.406, 3.226, 3.814)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[12]/opit_0_inv_L5Q_perm/CLK (2.914, 3.497, 3.324, 3.923)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[13]/opit_0_inv_L5Q_perm/CLK (2.914, 3.497, 3.324, 3.923)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[14]/opit_0_inv_L5Q_perm/CLK (3.006, 3.619, 3.428, 4.053)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[15]/opit_0_inv_L5Q_perm/CLK (3.006, 3.619, 3.428, 4.053)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/CLK (2.760, 3.318, 3.134, 3.712)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[17]/opit_0_inv_L5Q_perm/CLK (2.835, 3.408, 3.221, 3.813)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[18]/opit_0_inv_L5Q_perm/CLK (2.804, 3.371, 3.168, 3.756)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[19]/opit_0_inv_L5Q_perm/CLK (2.896, 3.478, 3.286, 3.886)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[20]/opit_0_inv_L5Q_perm/CLK (2.805, 3.377, 3.218, 3.811)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[21]/opit_0_inv_L5Q_perm/CLK (2.929, 3.525, 3.375, 3.988)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[22]/opit_0_inv_L5Q_perm/CLK (2.923, 3.519, 3.389, 4.001)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[23]/opit_0_inv_L5Q_perm/CLK (3.129, 3.729, 3.609, 4.230)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[0]/opit_0_inv_L5Q_perm/CLK (2.734, 3.294, 3.088, 3.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[1]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[2]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[3]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[4]/opit_0_inv_L5Q_perm/CLK (2.812, 3.380, 3.212, 3.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[5]/opit_0_inv_L5Q_perm/CLK (2.840, 3.411, 3.234, 3.822)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[6]/opit_0_inv_L5Q/CLK (2.840, 3.411, 3.234, 3.822)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[7]/opit_0_inv_L5Q_perm/CLK (2.840, 3.411, 3.234, 3.822)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[8]/opit_0_inv_L5Q_perm/CLK (2.840, 3.411, 3.234, 3.822)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[9]/opit_0_inv_L5Q_perm/CLK (2.734, 3.294, 3.088, 3.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[10]/opit_0_inv_L5Q_perm/CLK (2.750, 3.309, 3.123, 3.701)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[11]/opit_0_inv_L5Q_perm/CLK (2.750, 3.309, 3.123, 3.701)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK (2.816, 3.383, 3.156, 3.746)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[13]/opit_0_inv_L5Q_perm/CLK (2.734, 3.294, 3.088, 3.669)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="229">u_lcd_driver/data_req/opit_0_inv_L5Q_perm/CLK (2.587, 3.124, 2.943, 3.510)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.517, 3.037, 2.856, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[2]/opit_0_inv_A2Q21/CLK (2.517, 3.037, 2.856, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[4]/opit_0_inv_A2Q21/CLK (2.517, 3.037, 2.856, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[6]/opit_0_inv_A2Q21/CLK (2.578, 3.112, 2.927, 3.491)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[8]/opit_0_inv_A2Q21/CLK (2.578, 3.112, 2.927, 3.491)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="240">u_lcd_driver/h_cnt[10]/opit_0_inv_A2Q21/CLK (2.587, 3.124, 2.943, 3.510)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="221">u_lcd_driver/lcd_de/opit_0_inv/CLK (2.517, 3.037, 2.856, 3.405)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[0]/opit_0_inv_L5Q_perm/CLK (2.636, 3.177, 2.990, 3.555)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[1]/opit_0_inv_A2Q1/CLK (2.593, 3.125, 2.943, 3.503)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[3]/opit_0_inv_A2Q21/CLK (2.593, 3.125, 2.943, 3.503)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[5]/opit_0_inv_A2Q21/CLK (2.588, 3.123, 2.946, 3.508)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[7]/opit_0_inv_A2Q21/CLK (2.588, 3.123, 2.946, 3.508)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[9]/opit_0_inv_A2Q21/CLK (2.649, 3.197, 3.017, 3.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="135">u_lcd_driver/pixel_xpos[10]/opit_0_inv_AQ_perm/CLK (2.649, 3.197, 3.017, 3.594)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[0]/opit_0_inv_L5Q_perm/CLK (2.628, 3.166, 2.981, 3.544)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[1]/opit_0_inv_L5Q_perm/CLK (2.628, 3.166, 2.981, 3.544)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[2]/opit_0_inv_L5Q_perm/CLK (2.628, 3.166, 2.981, 3.544)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[3]/opit_0_inv_L5Q_perm/CLK (2.628, 3.166, 2.981, 3.544)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[4]/opit_0_inv_L5Q_perm/CLK (2.628, 3.166, 2.981, 3.544)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[5]/opit_0_inv_L5Q_perm/CLK (2.728, 3.285, 3.114, 3.692)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[6]/opit_0_inv_L5Q_perm/CLK (2.728, 3.285, 3.114, 3.692)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK (2.614, 3.150, 2.946, 3.510)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK (2.614, 3.150, 2.946, 3.510)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.714, 3.263, 3.048, 3.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.599, 3.135, 2.971, 3.533)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.714, 3.263, 3.048, 3.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.714, 3.263, 3.048, 3.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[4]/opit_0_inv_L5Q_perm/CLK (2.714, 3.263, 3.048, 3.625)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[5]/opit_0_inv_L5Q_perm/CLK (2.586, 3.120, 2.944, 3.506)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[6]/opit_0_inv_L5Q_perm/CLK (2.586, 3.120, 2.944, 3.506)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[7]/opit_0_inv_L5Q_perm/CLK (2.586, 3.120, 2.944, 3.506)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[8]/opit_0_inv_L5Q_perm/CLK (2.616, 3.150, 2.950, 3.514)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[9]/opit_0_inv_L5Q_perm/CLK (2.614, 3.150, 2.946, 3.510)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/lcd_driver.v" line_number="252">u_lcd_driver/v_cnt[10]/opit_0_inv_L5Q_perm/CLK (2.614, 3.150, 2.946, 3.510)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_fast_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>13.572</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.095</data>
            <data>3.150</data>
            <data>2.760</data>
            <data>0.485</data>
            <data>20.000</data>
            <data>6.394</data>
            <data>3.105 (48.6%)</data>
            <data>3.289 (51.4%)</data>
            <general_container>
                <data>Path #1: setup slack is 13.572(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.544" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.363</data>
                            <data>3.150</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.371</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.550</data>
                            <data>3.921</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[7]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.265</data>
                            <data>4.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.186</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.366</data>
                            <data>4.552</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.375</data>
                            <data>4.927</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.089</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.160</data>
                            <data>5.249</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>5.400</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.274</data>
                            <data>5.674</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.836</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.148</data>
                            <data>5.984</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>6.344</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.468</data>
                            <data>6.812</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>7.172</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.157</data>
                            <data>7.329</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.380</data>
                            <data>7.709</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.155</data>
                            <data>7.864</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.097</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>8.353</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.586</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.271</data>
                            <data>8.857</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>9.069</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.475</data>
                            <data>9.544</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_74_149/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.116" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>22.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.458</data>
                            <data>22.760</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_74_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[16]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.485</data>
                            <data>23.245</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.195</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.079</data>
                            <data>23.116</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>13.608</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>-0.029</data>
            <data>3.150</data>
            <data>2.636</data>
            <data>0.485</data>
            <data>20.000</data>
            <data>6.221</data>
            <data>3.104 (49.9%)</data>
            <data>3.117 (50.1%)</data>
            <general_container>
                <data>Path #2: setup slack is 13.608(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.371" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.363</data>
                            <data>3.150</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.371</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.550</data>
                            <data>3.921</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[7]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.265</data>
                            <data>4.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.186</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.366</data>
                            <data>4.552</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.375</data>
                            <data>4.927</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.089</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.160</data>
                            <data>5.249</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>5.400</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.274</data>
                            <data>5.674</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.836</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.148</data>
                            <data>5.984</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>6.344</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.468</data>
                            <data>6.812</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>7.172</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.157</data>
                            <data>7.329</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.380</data>
                            <data>7.709</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.155</data>
                            <data>7.864</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.097</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>8.353</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.586</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.271</data>
                            <data>8.857</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.211</data>
                            <data>9.068</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.303</data>
                            <data>9.371</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/B4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 22.979" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>22.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.334</data>
                            <data>22.636</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.485</data>
                            <data>23.121</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.071</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.092</data>
                            <data>22.979</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>13.613</data>
            <data>11</data>
            <data>43</data>
            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[18]/opit_0_inv_L5Q_perm/L4</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.139</data>
            <data>3.150</data>
            <data>2.804</data>
            <data>0.485</data>
            <data>20.000</data>
            <data>6.397</data>
            <data>3.105 (48.5%)</data>
            <data>3.292 (51.5%)</data>
            <general_container>
                <data>Path #3: setup slack is 13.613(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 9.547" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.363</data>
                            <data>3.150</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_46_133/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>3.371</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_driver.v" line_number="145">u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.550</data>
                            <data>3.921</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="41">pixel_ypos[7]</data>
                        </row>
                        <row>
                            <data>CLMA_62_120/COUT</data>
                            <data>td</data>
                            <data>0.265</data>
                            <data>4.186</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_4/gateop_A2/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.186</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2022.2-SP4.2-ads/arch/vendor/pango/logos/common_25/valence/device/gate/CLMS/devCLCQ_S.eval" line_number="70">u_lcd_display/N5_1.co [5]</data>
                        </row>
                        <row>
                            <data>CLMA_62_124/Y1</data>
                            <data>td</data>
                            <data>0.366</data>
                            <data>4.552</data>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="61">u_lcd_display/N5_1.fsub_6/gateop_A2/Y1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.375</data>
                            <data>4.927</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="52">u_lcd_display/y_cnt [10]</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y0</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.089</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N179_7/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.160</data>
                            <data>5.249</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1371</data>
                        </row>
                        <row>
                            <data>CLMS_50_125/Y3</data>
                            <data>td</data>
                            <data>0.151</data>
                            <data>5.400</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N179_10/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=43)</data>
                            <data>0.274</data>
                            <data>5.674</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1179</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y3</data>
                            <data>td</data>
                            <data>0.162</data>
                            <data>5.836</data>
                            <data>r</data>
                            <data object_valid="true">u_lcd_display/N184_2/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.148</data>
                            <data>5.984</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N184</data>
                        </row>
                        <row>
                            <data>CLMS_50_129/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>6.344</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N102_1[23]_6/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.468</data>
                            <data>6.812</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1407</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>7.172</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_197/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.157</data>
                            <data>7.329</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_4</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y0</data>
                            <data>td</data>
                            <data>0.380</data>
                            <data>7.709</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_195/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.155</data>
                            <data>7.864</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N1284_2</data>
                        </row>
                        <row>
                            <data>CLMA_66_120/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.097</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_1429/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.256</data>
                            <data>8.353</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N407</data>
                        </row>
                        <row>
                            <data>CLMA_70_124/Y2</data>
                            <data>td</data>
                            <data>0.233</data>
                            <data>8.586</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N105_128/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.271</data>
                            <data>8.857</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/_N423</data>
                        </row>
                        <row>
                            <data>CLMA_70_132/Y1</data>
                            <data>td</data>
                            <data>0.212</data>
                            <data>9.069</data>
                            <data>f</data>
                            <data object_valid="true">u_lcd_display/N480_8/gateop/F</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=21)</data>
                            <data>0.478</data>
                            <data>9.547</data>
                            <data> </data>
                            <data object_valid="true">u_lcd_display/N480</data>
                        </row>
                        <row>
                            <data>CLMA_66_144/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[18]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.160" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>20.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>20.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>22.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>22.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.502</data>
                            <data>22.804</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_66_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="101">u_lcd_display/pixel_data[18]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.485</data>
                            <data>23.289</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.239</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.079</data>
                            <data>23.160</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.263</data>
            <data>0</data>
            <data>49</data>
            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[12]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.849</data>
            <data>2.816</data>
            <data>4.150</data>
            <data>-0.485</data>
            <data>0.000</data>
            <data>1.239</data>
            <data>0.182 (14.7%)</data>
            <data>1.057 (85.3%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.263(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.055" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>0.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>2.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>2.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.514</data>
                            <data>2.816</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMS_66_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_66_145/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.998</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[12]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=49)</data>
                            <data>1.057</data>
                            <data>4.055</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="48">u_lcd_display/rom_addr [12]</data>
                        </row>
                        <row>
                            <data>DRM_106_4/ADA0[12]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[12]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.792" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>1.363</data>
                            <data>4.150</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>DRM_106_4/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.485</data>
                            <data>3.665</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.665</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.127</data>
                            <data>3.792</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.279</data>
            <data>0</data>
            <data>49</data>
            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[9]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[9]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.931</data>
            <data>2.734</data>
            <data>4.150</data>
            <data>-0.485</data>
            <data>0.000</data>
            <data>1.337</data>
            <data>0.184 (13.8%)</data>
            <data>1.153 (86.2%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.279(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.071" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>0.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>2.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>2.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.432</data>
                            <data>2.734</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_62_144/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[9]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_62_144/Q1</data>
                            <data>tco</data>
                            <data>0.184</data>
                            <data>2.918</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[9]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=49)</data>
                            <data>1.153</data>
                            <data>4.071</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="48">u_lcd_display/rom_addr [9]</data>
                        </row>
                        <row>
                            <data>DRM_106_4/ADA0[9]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/ADA0[9]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.792" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>1.363</data>
                            <data>4.150</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>DRM_106_4/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.485</data>
                            <data>3.665</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.665</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.127</data>
                            <data>3.792</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.280</data>
            <data>0</data>
            <data>49</data>
            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[10]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/ADB0[10]</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.277</data>
            <data>2.750</data>
            <data>3.544</data>
            <data>-0.517</data>
            <data>0.000</data>
            <data>0.618</data>
            <data>0.182 (29.4%)</data>
            <data>0.436 (70.6%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.280(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.368" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>0.844</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.281</data>
                            <data>2.125</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.177</data>
                            <data>2.302</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.448</data>
                            <data>2.750</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>CLMA_74_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[10]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_74_145/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.932</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_display.v" line_number="119">u_lcd_display/rom_addr[10]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=49)</data>
                            <data>0.436</data>
                            <data>3.368</data>
                            <data> </data>
                            <data file_id="../../rtl/lcd_display.v" line_number="48">u_lcd_display/rom_addr [10]</data>
                        </row>
                        <row>
                            <data>DRM_106_148/ADB0[10]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/ADB0[10]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.088" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/RX_DATA_DD</data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1.108</data>
                            <data>r</data>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">sys_clk_ibuf/opit_1/OUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.445</data>
                            <data>2.553</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data>CLMA_38_136/Y1</data>
                            <data>td</data>
                            <data>0.234</data>
                            <data>2.787</data>
                            <data>r</data>
                            <data object_valid="true">u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=122)</data>
                            <data>0.757</data>
                            <data>3.544</data>
                            <data/>
                            <data file_id="../../rtl/lcd_rgb_char.v" line_number="38">lcd_pclk</data>
                        </row>
                        <row>
                            <data>DRM_106_148/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM18K/iGopDrm/CLKB[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.517</data>
                            <data>3.027</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.027</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.061</data>
                            <data>3.088</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_54_128/CLKA[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_54_128/CLKA[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.282</data>
            <data>10.000</data>
            <data>0.718</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_54_128/CLKB[0]</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipml_spram_v1_5_blk_mem_gen_0.v" line_number="568">u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:4s</data>
            <data>0h:0m:4s</data>
            <data>0h:0m:5s</data>
            <data>841</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 5800X 8-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[15]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[15]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[16]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[17]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[18]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[19]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[20]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[21]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[22]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'lcd_rgb[23]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rgb[23]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_bl' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_clk' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_de' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_hs' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_rst' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'lcd_vs' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>lcd_rgb_char</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Skip DB version check</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>