Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 10:10:00 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_97/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                 3074        0.004        0.000                      0                 3074        2.104        0.000                       0                  3075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.379}        4.758           210.172         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.024        0.000                      0                 3074        0.004        0.000                      0                 3074        2.104        0.000                       0                  3075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.379ns period=4.758ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.379ns period=4.758ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.758ns  (vclock rise@4.758ns - vclock rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.928ns (41.232%)  route 2.748ns (58.768%))
  Logic Levels:           18  (CARRY8=9 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 7.160 - 4.758 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 1.064ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.967ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3074, routed)        1.967     2.928    demux/CLK
    SLICE_X128Y443       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y443       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.007 r  demux/sel_reg[3]/Q
                         net (fo=22, routed)          0.268     3.275    demux/sel[3]
    SLICE_X127Y444       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.442 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, routed)          0.316     3.758    demux/sel_reg[0]_rep_0[4]
    SLICE_X125Y440       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     3.895 r  demux/sel[8]_i_236/O
                         net (fo=2, routed)           0.153     4.048    demux/sel[8]_i_236_n_0
    SLICE_X125Y440       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.085 r  demux/sel[8]_i_243/O
                         net (fo=1, routed)           0.025     4.110    demux/sel[8]_i_243_n_0
    SLICE_X125Y440       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.273 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     4.299    demux/sel_reg[8]_i_200_n_0
    SLICE_X125Y441       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.376 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.285     4.661    demux_n_9
    SLICE_X124Y444       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     4.765 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.314     5.079    demux/sel[8]_i_64[1]
    SLICE_X124Y442       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     5.224 r  demux/sel_reg[8]_i_81/O[4]
                         net (fo=2, routed)           0.380     5.604    demux_n_87
    SLICE_X123Y441       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     5.670 r  sel[8]_i_37/O
                         net (fo=2, routed)           0.098     5.768    sel[8]_i_37_n_0
    SLICE_X123Y442       LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     5.868 r  sel[8]_i_45/O
                         net (fo=1, routed)           0.013     5.881    demux/sel[8]_i_28_0[0]
    SLICE_X123Y442       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.073 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     6.099    demux/sel_reg[8]_i_20_n_0
    SLICE_X123Y443       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.175 r  demux/sel_reg[8]_i_22/O[1]
                         net (fo=4, routed)           0.214     6.389    demux_n_15
    SLICE_X125Y443       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     6.478 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.016     6.494    demux/sel[8]_i_14_0[0]
    SLICE_X125Y443       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.698 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.254     6.952    demux_n_106
    SLICE_X126Y443       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.988 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.998    demux/sel_reg[0]_rep_11[6]
    SLICE_X126Y443       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.113 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.139    demux/sel_reg[8]_i_4_n_0
    SLICE_X126Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.195 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=7, routed)           0.185     7.380    demux/sel_reg[8]_i_3_n_15
    SLICE_X128Y443       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     7.430 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.093     7.523    demux/sel[4]_i_2_n_0
    SLICE_X128Y444       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     7.558 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.046     7.604    demux/sel20_in[4]
    SLICE_X128Y444       FDSE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.758     4.758 r  
    AR14                                              0.000     4.758 r  clk (IN)
                         net (fo=0)                   0.000     4.758    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.117 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.117    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.117 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.404    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.428 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3074, routed)        1.732     7.160    demux/CLK
    SLICE_X128Y444       FDSE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.479     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X128Y444       FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.629    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.629    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[345].z_reg[345][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.379ns period=4.758ns})
  Destination:            genblk1[345].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.379ns period=4.758ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.061ns (37.654%)  route 0.101ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.755ns (routing 0.967ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.987ns (routing 1.064ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3074, routed)        1.755     2.425    demux/CLK
    SLICE_X122Y432       FDRE                                         r  demux/genblk1[345].z_reg[345][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y432       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.486 r  demux/genblk1[345].z_reg[345][2]/Q
                         net (fo=1, routed)           0.101     2.587    genblk1[345].reg_in/D[2]
    SLICE_X124Y433       FDRE                                         r  genblk1[345].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3074, routed)        1.987     2.948    genblk1[345].reg_in/CLK
    SLICE_X124Y433       FDRE                                         r  genblk1[345].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.427     2.521    
    SLICE_X124Y433       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.583    genblk1[345].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.379 }
Period(ns):         4.758
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.758       3.468      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.379       2.104      SLICE_X123Y418  genblk1[295].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.379       2.104      SLICE_X125Y420  demux/genblk1[291].z_reg[291][7]/C



