---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

I am currently a postdoctoral fellow at the [Hong Kong University of Science and Technology](https://hkust.edu.hk/) and a member of the [AI Chip Center for Emerging Smart Systems](https://inno-access.hk/)(ACCESS) under InnoHK. He received the B.S. degree in mechano-electronic engineering from [Xidian University](https://en.xidian.edu.cn/) in 2017, and the Ph.D. Degree in electronic science and technology from [University of Science and Technology of China](https://www.ustc.edu.cn/) in 2023 under the supervision of Prof. Yi Kang. My research interest includes efficient neural network algorithms and their implementation on chips, and I have published more than 16 papers at the top international conferences and journals with total <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'>google scholar citations <strong><span id='total_cit'>250+</span></strong></a> (You can also use google scholar badge <a href='https://scholar.google.com/citations?user=v9wNPcgAAAAJ'><img src="https://img.shields.io/endpoint?url={{ url | url_encode }}&logo=Google%20Scholar&labelColor=f6f6f6&color=9cf&style=flat&label=citations"></a>). You can find more information through my [CV](../images/CanadaCast_CV_example.pdf). Welcome to contact with me if you have any interests.

E-mail: zihaoxuan@ust.hk \| WeChat: ZihaoXUAN-numX

# ğŸ“– Educations
- *2017.09 - 2023.06*, PhD in Electronic Science and Technology, School of Microelectronics, University of Science and Technology of China. 
- *2013.09 - 2017.06*, Bachelor in Electronic Packaging Technology, School of Mechano-Electronic Engineering, Xidian University. **GPA: 3.86/4.00, Rank:1/33**

# ğŸ’» Work Experience
- *2023.10 - Present*, Postdoctoral Fellow in AI Chip Center for Emerging Smart System, The Hong Kong University of Science and Technology.

# ğŸ– Honors and Awards
- *2023* Hong Kong Innovation and Technology Funding.
- *2019* Guanghua Scholarship.
- *2017* Outstanding Graduate of Xidian University.
- *2016* National Scholarship.
- *2015* National Inspirational Scholarship.
  
# ğŸ”¥ News
- *2025.06*: &nbsp;ğŸ‰ğŸ‰ My paper â€œYOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-situ Multiply Arithmetic for Large-scale AIâ€ has been accepted by ACM/IEEE Design Automation Conference (DAC) 2025! **(CCF-A Conference, Acceptance Rate: 23%)**
- *2024.06*: &nbsp;ğŸ‰ğŸ‰ My paper â€œAiDAC: A Low-Cost In-Memory Computing Architecture with All-Analog Multi-Bit Compute and Interconnectâ€ has been accepted by ACM/IEEE Design Automation Conference (DAC) 2024 Work-in-Progress Poster Session!
- *2022.11*: &nbsp;ğŸ‰ğŸ‰ My paper â€œA Brain-inspired ADC-free SRAM-Based In-Memory Computing Macro with High-Precision MAC for AI Applicationâ€ has been accepted by IEEE Transactions on Circuits and Systems II: Express Briefs (IEEE TCAS-II)! **[Spotlight Article](https://www.linkedin.com/posts/ieee-tcas-ii_circuitsandsystems-artificialintelligence-activity-7057385075948068864-KvjU/)**
- *2022.06*: &nbsp;ğŸ‰ğŸ‰ My paper â€œHigh-efficiency data conversion interface for reconfigurable function-in-memory computingâ€ has been accepted by IEEE Transactions on Very Large Scale Integration Systems (IEEE TVLSI)! **(CCF-B Journal)**
- *2022.06*: &nbsp;ğŸ‰ğŸ‰ One paper as co-first author â€œSub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computingâ€ has been accepted by Chip! **(JCR Q1, IF = 7.1)**
- *2021.10*: &nbsp;ğŸ‰ğŸ‰ My paper â€œHPSW-CIM: A Novel ReRAM-Based Computing-in-Memory Architecture with Constant-Term Circuit for Full Parallel Hybrid-Precision-Signed-Weight MAC Operationâ€ has been accepted by IEEE International Symposium on Circuits and Systems (IEEE ISCAS) 2022!
- *2021.06*ï¼š&nbsp;ğŸ‰ğŸ‰ One paper as co-first author â€œOne transistor one electrolyteâ€gated transistor based spiking neural network for powerâ€efficient neuromorphic computing systemâ€ has been accepted by Advanced Functional Materials! **(TOP Journal, IF=19.4)**

# ğŸ“ Main Publications 

- [YOCO: A Hybrid In-Memory Computing Architecture with 8-bit Sub-PetaOps/W In-situ Multiply Arithmetic for Large-Scale AI](https://arxiv.org/abs/2312.11836). **Zihao Xuan**, Yuxuan Yang, Wei Xuan, Zijia Su, Song Chen, Yi Kang. **2025**, *ACM/IEEE Design Automation Conference (DAC)*

- [A Brain-inspired ADC-free SRAM-Based In-Memory Computing Macro with High-Precision MAC for AI Application](https://ieeexplore.ieee.org/document/9960777). **Zihao Xuan**, Chang Liu, Yue Zhang, Yuan Li, Yi Kang. **2022**, *IEEE Transactions on Circuits and Systems II: Express Briefs (IEEE TCAS-II)*

- [High-efficiency data conversion interface for reconfigurable function-in-memory computing](https://ieeexplore.ieee.org/document/9795103). **Zihao Xuan**, Yi Kang. **2022**, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*

- [HPSW-CIM: A Novel ReRAM-Based Computing-in-Memory Architecture with Constant-Term Circuit for Full Parallel Hybrid-Precision-Signed-Weight MAC Operation](https://ieeexplore.ieee.org/document/9937828). **Zihao Xuan**, Yue Zhang, Yuan Li, Chang Liu, Yi Kang. **2022**, *IEEE International Symposium on Circuits and Systems (ISCAS)*

- [Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing](https://www.sciencedirect.com/science/article/pii/S2709472322000120). Zijia Suâ€ , **Zihao Xuanâ€ **, Jing Liu, Yi Kang, Chun-Sen Liu, Cheng-Jie Zuo. **2020**, *Chip* (co-first author)

- [One transistor one electrolyteâ€gated transistor based spiking neural network for powerâ€efficient neuromorphic computing system](https://advanced.onlinelibrary.wiley.com/doi/abs/10.1002/adfm.202100042). Yue Liâ€ , **Zihao Xuanâ€ **, Jikai Lu, Zhongrui Wang, Xumeng Zhang, Zuheng Wu, Yongzhou Wang, Han Xu, Chunmeng Dou, Yi Kang, Qi Liu, Hangbing Lv, Dashan Shang. **2019**, *Advanced Functional Materials* (co-first author)

# ğŸ“ Collaborative Publications

- [A dynamic decoder with speculative termination for low latency inference in spiking neural networks](https://www.sciencedirect.com/science/article/abs/pii/S0925231225001304). Yuxuan Yang, **Zihao Xuan**, Song Chen, Yi Kang. **2025**, *Neurocomputing*

- [HNM-CIM: An Algorithm-Hardware Co-designed SRAM-based CIM for Transformer Acceleration Exploiting Hybrid N: M Sparsity](https://dl.acm.org/doi/abs/10.1145/3724394). Yuang Ma, Yulong Meng, **Zihao Xuan**, Song Chen, Yi Kang. **2025**, *ACM Transactions on Design Automation of Electronic Systems*

- [A neuromorphic hardware architecture based on TTFS coding with temporal quantization for spiking neural networks](https://www.sciencedirect.com/science/article/abs/pii/S0167926025000604). Yuxuan Yang, Qihu Xie, **Zihao Xuan**, Song Chen, Yi Kang. **2025**, *Integration*

- [TQ-TTFS: High-Accuracy and Energy-Efficient Spiking Neural Networks Using Temporal Quantization Time-to-First-Spike Neuron](https://ieeexplore.ieee.org/abstract/document/10473964). Yuxuan Yang, **Zihao Xuan**, Yi Kang. **2024** *29th Asia and South Pacific Design Automation Conference (ASP-DAC)*

- [A 40-nm 202.3 nJ/classification neuromorphic architecture employing in-SRAM charge-domain compute](https://ieeexplore.ieee.org/abstract/document/9620416). Chang Liu, **Zihao Xuan**, Yi Kang. **2021**, *IEEE 14th International Conference on ASIC (ASICON)*

# ğŸ” Manuscript Reviews

- TCAS-I 2022, 2025; AFM 2025; Sensors 2025. 

# ğŸ’¬ Invited Talks


# ğŸŒ Internships

