{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651727106949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651727106952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 15:05:06 2022 " "Processing started: Thu May 05 15:05:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651727106952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727106952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727106952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651727107467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651727107467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fourbit_counter.v(7) " "Verilog HDL information at fourbit_counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "part2/fourbit_counter.v" "" { Text "E:/lab6 elec2602/part2/fourbit_counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651727114359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/fourbit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/fourbit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbit_counter " "Found entity 1: fourbit_counter" {  } { { "part2/fourbit_counter.v" "" { Text "E:/lab6 elec2602/part2/fourbit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab5 elec2602/p1/binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab5 elec2602/p1/binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "../lab5 elec2602/p1/binary_to_7Seg.v" "" { Text "E:/lab5 elec2602/p1/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/state_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/state_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_reg " "Found entity 1: state_reg" {  } { { "part1/state_reg.v" "" { Text "E:/lab6 elec2602/part1/state_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/output_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/output_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig " "Found entity 1: output_sig" {  } { { "part1/output_sig.v" "" { Text "E:/lab6 elec2602/part1/output_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "part1/next_state.v" "" { Text "E:/lab6 elec2602/part1/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/lab6_p1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/lab6_p1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_p1_TB " "Found entity 1: lab6_p1_TB" {  } { { "part1/lab6_p1_TB.v" "" { Text "E:/lab6 elec2602/part1/lab6_p1_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/four1s_four0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/four1s_four0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 four1s_four0s " "Found entity 1: four1s_four0s" {  } { { "part1/four1s_four0s.v" "" { Text "E:/lab6 elec2602/part1/four1s_four0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1/inst_seq_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file part1/inst_seq_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_seq_detect " "Found entity 1: inst_seq_detect" {  } { { "part1/inst_seq_detect.v" "" { Text "E:/lab6 elec2602/part1/inst_seq_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/next_state_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/next_state_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_P2 " "Found entity 1: next_state_P2" {  } { { "part2/next_state_P2.v" "" { Text "E:/lab6 elec2602/part2/next_state_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/state_reg_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/state_reg_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 threebit_state_reg_P2 " "Found entity 1: threebit_state_reg_P2" {  } { { "part2/state_reg_P2.v" "" { Text "E:/lab6 elec2602/part2/state_reg_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/output_sig_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/output_sig_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_sig_P2 " "Found entity 1: output_sig_P2" {  } { { "part2/output_sig_P2.v" "" { Text "E:/lab6 elec2602/part2/output_sig_P2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 n1s_n0s " "Found entity 1: n1s_n0s" {  } { { "part2/n1s_n0s.v" "" { Text "E:/lab6 elec2602/part2/n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2/counter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file part2/counter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "part2/counter_module.v" "" { Text "E:/lab6 elec2602/part2/counter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_n1s_n0s.v 1 1 " "Found 1 design units, including 1 entities, in source file int_n1s_n0s.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_n1s_n0s " "Found entity 1: int_n1s_n0s" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651727114421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "int_n1s_n0s " "Elaborating entity \"int_n1s_n0s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651727114483 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "led_out int_n1s_n0s.v(8) " "Verilog HDL Port Connection error at int_n1s_n0s.v(8): output or inout port \"led_out\" must be connected to a structural net expression" {  } { { "int_n1s_n0s.v" "" { Text "E:/lab6 elec2602/int_n1s_n0s.v" 8 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1651727114484 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651727114484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/lab6 elec2602/output_files/lab6.map.smsg " "Generated suppressed messages file E:/lab6 elec2602/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651727114852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 05 15:05:14 2022 " "Processing ended: Thu May 05 15:05:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651727114852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651727114852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651727114852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727114852 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651727115621 ""}
