Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Stimulus process finished
Time: 100 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 107 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 187 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 267 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 347 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 427 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 507 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 587 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 667 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 747 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 827 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 907 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
Error: Error - conditions in 27 ns are not met
Time: 987 ns  Iteration: 0  Process: /tb_d_ff_arst/p_assert  File: C:/Users/marek/Desktop/skola/4semester/DE1/Digital-electronics-1/Labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_ff_arst.vhd
