{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668462994773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668462994773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:56:34 2022 " "Processing started: Mon Nov 14 18:56:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668462994773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668462994773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2_PSD -c projeto2_PSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2_PSD -c projeto2_PSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668462994774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668462995019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668462995020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-projeto " "Found design unit 1: elevador-projeto" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005409 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_refri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_refri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_refri-refri " "Found design unit 1: maquina_refri-refri" {  } { { "maq_refri.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/maq_refri.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005410 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_refri " "Found entity 1: maquina_refri" {  } { { "maq_refri.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/maq_refri.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_elevador " "Found entity 1: bloco_elevador" {  } { { "bloco_elevador.bdf" "" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/bloco_elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_maqRefri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_maqRefri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_maqRefri " "Found entity 1: bloco_maqRefri" {  } { { "bloco_maqRefri.bdf" "" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/bloco_maqRefri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_elevador " "Elaborating entity \"bloco_elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668463005479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevador elevador:inst " "Elaborating entity \"elevador\" for hierarchy \"elevador:inst\"" {  } { { "bloco_elevador.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/bloco_elevador.bdf" { { 152 304 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668463005485 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "sum elevador.vhd(34) " "VHDL Variable Declaration warning at elevador.vhd(34): used initial value expression for variable \"sum\" because variable was never assigned a value" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 34 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1668463005486 "|bloco_elevador|elevador:inst"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "sub elevador.vhd(35) " "VHDL Variable Declaration warning at elevador.vhd(35): used initial value expression for variable \"sub\" because variable was never assigned a value" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1668463005486 "|bloco_elevador|elevador:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subindo elevador.vhd(95) " "VHDL Process Statement warning at elevador.vhd(95): inferring latch(es) for signal or variable \"subindo\", which holds its previous value in one or more paths through the process" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668463005486 "|bloco_elevador|elevador:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "parado elevador.vhd(95) " "VHDL Process Statement warning at elevador.vhd(95): inferring latch(es) for signal or variable \"parado\", which holds its previous value in one or more paths through the process" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668463005486 "|bloco_elevador|elevador:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "descendo elevador.vhd(95) " "VHDL Process Statement warning at elevador.vhd(95): inferring latch(es) for signal or variable \"descendo\", which holds its previous value in one or more paths through the process" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668463005486 "|bloco_elevador|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "descendo elevador.vhd(95) " "Inferred latch for \"descendo\" at elevador.vhd(95)" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005487 "|bloco_elevador|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parado elevador.vhd(95) " "Inferred latch for \"parado\" at elevador.vhd(95)" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005487 "|bloco_elevador|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subindo elevador.vhd(95) " "Inferred latch for \"subindo\" at elevador.vhd(95)" {  } { { "elevador.vhd" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/elevador.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463005487 "|bloco_elevador|elevador:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668463005491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst3\"" {  } { { "bloco_elevador.bdf" "inst3" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/bloco_elevador.bdf" { { 8 88 280 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668463005492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668463005493 "|bloco_elevador|debouncer:inst3"}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668463005502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668463005502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "bloco_elevador.bdf" "inst1" { Schematic "/home/thierryara/Documentos/USP/projeto2_PSD/bloco_elevador.bdf" { { 104 616 816 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668463005503 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst3\|out_key debouncer:inst3\|out_key~_emulated debouncer:inst3\|out_key~1 " "Register \"debouncer:inst3\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst3\|out_key~_emulated\" and latch \"debouncer:inst3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668463006287 "|bloco_elevador|debouncer:inst3|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst3\|intermediate debouncer:inst3\|intermediate~_emulated debouncer:inst3\|out_key~1 " "Register \"debouncer:inst3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst3\|intermediate~_emulated\" and latch \"debouncer:inst3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "/home/thierryara/Documentos/USP/projeto2_PSD/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668463006287 "|bloco_elevador|debouncer:inst3|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1668463006287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668463006556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668463007303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668463007303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668463007353 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668463007353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668463007353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668463007353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668463007364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:56:47 2022 " "Processing ended: Mon Nov 14 18:56:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668463007364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668463007364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668463007364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668463007364 ""}
