<html><body><samp><pre>
<!@TC:1383851222>
#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-08

#Implementation: synthesis

<a name=compilerReport2>$ Start of Compile</a>
#Thu Nov 07 14:07:02 2013

Synopsys Verilog Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N: : <!@TM:1383851223> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\hypermods.v"
@I::"N:\373\controller\hdl\controller.v"
@I::"N:\373\controller\component\work\controller_MSS\mss_tshell.v"
@I::"N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"N:\373\controller\component\work\controller_MSS\controller_MSS.v"
@I::"N:\373\controller\component\work\controller\controller.v"
Verilog syntax check successful!
File N:\373\controller\hdl\controller.v changed - recompiling
Selecting top level module controller
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\controller.v:30:7:30:15:@N:CG364:@XP_MSG">controller.v(30)</a><!@TM:1383851223> | Synthesizing module clockDiv

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\hdl\controller.v:1:7:1:27:@N:CG364:@XP_MSG">controller.v(1)</a><!@TM:1383851223> | Synthesizing module controller_interface

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\mss_tshell.v:1:7:1:14:@N:CG364:@XP_MSG">mss_tshell.v(1)</a><!@TM:1383851223> | Synthesizing module MSS_APB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:151:7:151:14:@N:CG364:@XP_MSG">mss_comps.v(151)</a><!@TM:1383851223> | Synthesizing module MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:2620:7:2620:12:@N:CG364:@XP_MSG">smartfusion.v(2620)</a><!@TM:1383851223> | Synthesizing module RCOSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1141:7:1141:10:@N:CG364:@XP_MSG">smartfusion.v(1141)</a><!@TM:1383851223> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v:1868:7:1868:10:@N:CG364:@XP_MSG">smartfusion.v(1868)</a><!@TM:1383851223> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:5:7:5:43:@N:CG364:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(5)</a><!@TM:1383851223> | Synthesizing module controller_MSS_tmp_MSS_CCC_0_MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v:23:7:23:16:@N:CG364:@XP_MSG">mss_comps.v(23)</a><!@TM:1383851223> | Synthesizing module INBUF_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">controller_MSS.v(9)</a><!@TM:1383851223> | Synthesizing module controller_MSS

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:334:0:334:23:@W:CL168:@XP_MSG">controller_MSS.v(334)</a><!@TM:1383851223> | Pruning instance MSS_RESET_0_MSS_RESET_N -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:76:0:76:14:@W:CL168:@XP_MSG">controller_MSS.v(76)</a><!@TM:1383851223> | Pruning instance MSS_ADLIB_INST -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\373\controller\component\work\controller\controller.v:9:7:9:17:@N:CG364:@XP_MSG">controller.v(9)</a><!@TM:1383851223> | Synthesizing module controller

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\controller_MSS.v:19:7:19:18:@W:CL159:@XP_MSG">controller_MSS.v(19)</a><!@TM:1383851223> | Input MSS_RESET_N is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:62:7:62:19:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62)</a><!@TM:1383851223> | *Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:63:7:63:21:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63)</a><!@TM:1383851223> | *Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:64:7:64:19:@W:CL157:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64)</a><!@TM:1383851223> | *Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:36:7:36:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36)</a><!@TM:1383851223> | Input CLKA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:37:7:37:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37)</a><!@TM:1383851223> | Input CLKA_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:38:7:38:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38)</a><!@TM:1383851223> | Input CLKA_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:39:7:39:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39)</a><!@TM:1383851223> | Input CLKA_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:40:7:40:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40)</a><!@TM:1383851223> | Input CLKB is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:41:7:41:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41)</a><!@TM:1383851223> | Input CLKB_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:42:7:42:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42)</a><!@TM:1383851223> | Input CLKB_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:43:7:43:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43)</a><!@TM:1383851223> | Input CLKB_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:44:7:44:11:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44)</a><!@TM:1383851223> | Input CLKC is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:45:7:45:15:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45)</a><!@TM:1383851223> | Input CLKC_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:46:7:46:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46)</a><!@TM:1383851223> | Input CLKC_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:47:7:47:16:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47)</a><!@TM:1383851223> | Input CLKC_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:48:7:48:14:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48)</a><!@TM:1383851223> | Input MAINXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:49:7:49:12:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49)</a><!@TM:1383851223> | Input LPXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\component\work\controller_MSS\MSS_CCC_0\controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v:50:7:50:14:@W:CL159:@XP_MSG">controller_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50)</a><!@TM:1383851223> | Input MAC_CLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\373\controller\hdl\controller.v:17:12:17:20:@W:CL159:@XP_MSG">controller.v(17)</a><!@TM:1383851223> | Input contRead is unused</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 07 14:07:03 2013

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport3>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 904R, Built Feb 15 2013 10:53:22</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: N:\373\controller\component\work\controller_MSS\mss_tshell_syn.sdc
Linked File: <a href="N:\373\controller\synthesis\controller_scck.rpt:@XP_FILE">controller_scck.rpt</a>
Printing clock  summary report in "N:\373\controller\synthesis\controller_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1383851229> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1383851229> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

<font color=#A52A2A>@W:<a href="@W:BN522:@XP_HELP">BN522</a> : <!@TM:1383851229> | Property syn_clock_priority is not supported for this target technology</font> 
Finished Pre Mapping Phase.@N: BN225 |Writing default property annotation file N:\373\controller\synthesis\controller.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 102MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Nov 07 14:07:09 2013

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport4>Synopsys Microsemi Technology Mapper, Version mapact, Build 904R, Built Feb 15 2013 10:53:22</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1383851253> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1383851253> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:64:7:64:19:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(64)</a><!@TM:1383851253> | Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:63:7:63:21:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(63)</a><!@TM:1383851253> | Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\373\controller\component\work\controller_mss\mss_ccc_0\controller_mss_tmp_mss_ccc_0_mss_ccc.v:62:7:62:19:@W:MO111:@XP_MSG">controller_mss_tmp_mss_ccc_0_mss_ccc.v(62)</a><!@TM:1383851253> | Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module controller_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="n:\373\controller\hdl\controller.v:38:12:38:22:@N:MF238:@XP_MSG">controller.v(38)</a><!@TM:1383851253> | Found 9-bit incrementor, 'count_2[8:0]'

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                   
-----------------------------------------------------------------------------------------------------------
<a href="@|S:controller_MSS_0@|E:controller_interface_0.c1.count[8]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       controller_MSS_0     hierarchy              10         controller_interface_0.c1.count[8]
===========================================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base N:\373\controller\synthesis\controller.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)

Writing EDIF Netlist and constraint files
G-2012.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)

Found clock FAB_CLK with period 10.00ns 


<a name=timingReport6>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Nov 07 14:07:32 2013
#


Top view:               controller
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    N:\373\controller\component\work\controller_MSS\mss_tshell_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1383851253> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1383851253> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: 3.966

                   Requested     Estimated     Requested     Estimated               Clock        Clock      
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group      
-------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     165.7 MHz     10.000        6.034         3.966     declared     clk_group_0
FCLK               100.0 MHz     NA            10.000        NA            NA        declared     clk_group_0
=============================================================================================================
<font color=#A52A2A>@W:<a href="@W:MT511:@XP_HELP">MT511</a> : <a href="n:\373\controller\component\work\controller_mss\mss_tshell_syn.sdc:2:0:2:1:@W:MT511:@XP_MSG">mss_tshell_syn.sdc(2)</a><!@TM:1383851253> | Clock source n:controller_MSS_0.MSS_CCC_0.GLA0 not found in netlist: define_clock {n:controller_MSS_0.MSS_CCC_0.GLA0} -name {FCLK} -freq {100} -clockgroup {clk_group_0} </font>





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
FAB_CLK   FAB_CLK  |  10.000      3.966  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: FAB_CLK</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                                       Starting                                    Arrival          
Instance                               Reference     Type     Pin     Net          Time        Slack
                                       Clock                                                        
----------------------------------------------------------------------------------------------------
controller_interface_0.c1.count[1]     FAB_CLK       DFN1     Q       count[1]     0.627       3.966
controller_interface_0.c1.count[0]     FAB_CLK       DFN1     Q       count[0]     0.627       4.006
controller_interface_0.c1.count[2]     FAB_CLK       DFN1     Q       count[2]     0.627       4.258
controller_interface_0.c1.count[4]     FAB_CLK       DFN1     Q       count[4]     0.627       4.540
controller_interface_0.c1.count[5]     FAB_CLK       DFN1     Q       count[5]     0.627       4.633
controller_interface_0.c1.count[3]     FAB_CLK       DFN1     Q       count[3]     0.627       4.661
controller_interface_0.c1.count[7]     FAB_CLK       DFN1     Q       count[7]     0.627       4.752
controller_interface_0.c1.count[6]     FAB_CLK       DFN1     Q       count[6]     0.627       4.766
controller_interface_0.c1.count[8]     FAB_CLK       DFN1     Q       count[8]     0.627       5.673
====================================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                                       Starting                                      Required          
Instance                               Reference     Type     Pin     Net            Time         Slack
                                       Clock                                                           
-------------------------------------------------------------------------------------------------------
controller_interface_0.c1.count[4]     FAB_CLK       DFN1     D       count_4[4]     9.542        3.966
controller_interface_0.c1.count[7]     FAB_CLK       DFN1     D       count_4[7]     9.542        4.105
controller_interface_0.c1.count[8]     FAB_CLK       DFN1     D       count_4[8]     9.542        4.105
controller_interface_0.c1.count[5]     FAB_CLK       DFN1     D       count_2[5]     9.542        4.945
controller_interface_0.c1.count[6]     FAB_CLK       DFN1     D       count_2[6]     9.542        4.945
controller_interface_0.c1.count[0]     FAB_CLK       DFN1     D       count_4[0]     9.542        5.018
controller_interface_0.c1.divCLK       FAB_CLK       DFN1     D       count17        9.512        5.946
controller_interface_0.c1.count[2]     FAB_CLK       DFN1     D       count_2[2]     9.542        6.330
controller_interface_0.c1.count[3]     FAB_CLK       DFN1     D       count_2[3]     9.542        6.429
controller_interface_0.c1.count[1]     FAB_CLK       DFN1     D       count_2[1]     9.542        6.837
=======================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="N:\373\controller\synthesis\controller.srr:srsfN:\373\controller\synthesis\controller.srs:fp:20478:22038:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      5.575
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.966

    Number of logic level(s):                4
    Starting point:                          controller_interface_0.c1.count[1] / Q
    Ending point:                            controller_interface_0.c1.count[4] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
controller_interface_0.c1.count[1]         DFN1      Q        Out     0.627     0.627       -         
count[1]                                   Net       -        -       1.007     -           4         
controller_interface_0.c1.count_2.I_10     AND3      B        In      -         1.634       -         
controller_interface_0.c1.count_2.I_10     AND3      Y        Out     0.516     2.150       -         
DWACT_FINC_E[0]                            Net       -        -       1.089     -           5         
controller_interface_0.c1.count_2.I_11     NOR2B     B        In      -         3.239       -         
controller_interface_0.c1.count_2.I_11     NOR2B     Y        Out     0.534     3.773       -         
N_6                                        Net       -        -       0.274     -           1         
controller_interface_0.c1.count_2.I_12     XOR2      A        In      -         4.046       -         
controller_interface_0.c1.count_2.I_12     XOR2      Y        Out     0.415     4.462       -         
count_2[4]                                 Net       -        -       0.274     -           1         
controller_interface_0.c1.count_RNO[4]     OA1       C        In      -         4.735       -         
controller_interface_0.c1.count_RNO[4]     OA1       Y        Out     0.566     5.302       -         
count_4[4]                                 Net       -        -       0.274     -           1         
controller_interface_0.c1.count[4]         DFN1      D        In      -         5.575       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.034 is 3.117(51.7%) logic and 2.917(48.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
<a name=cellreport14>Report for cell controller.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     2      1.0        2.0
              AND3     7      1.0        7.0
              AO1D     1      1.0        1.0
               GND     5      0.0        0.0
           MSS_CCC     1      0.0        0.0
             NOR2B     2      1.0        2.0
              NOR3     2      1.0        2.0
               OA1     3      1.0        3.0
              OA1B     1      1.0        1.0
              OR2B     2      1.0        2.0
             RCOSC     1      0.0        0.0
               VCC     5      0.0        0.0
              XOR2     8      1.0        8.0


              DFN1    10      1.0       10.0
                   -----          ----------
             TOTAL    50                38.0


  IO Cell usage:
              cell count
            OUTBUF     2
                   -----
             TOTAL     2


Core Cells         : 38 of 4608 (1%)
IO Cells           : 2

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 102MB)

Process took 0h:00m:22s realtime, 0h:00m:01s cputime
# Thu Nov 07 14:07:32 2013

###########################################################]

</pre></samp></body></html>
