Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun May 21 19:29:54 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.377        0.000                      0                27434        0.049        0.000                      0                27414       10.345        0.000                       0                  6702  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
clk             {0.000 41.667}     83.333          12.000          
  clk24         {0.000 20.345}     40.690          24.576          
    clk37out    {0.000 13.563}     27.127          36.864          
    mck         {0.000 20.345}     40.690          24.576          
    mmcm_fb_37  {0.000 20.345}     40.690          24.576          
  mmcm_fb       {0.000 41.666}     83.333          12.000          
sck_in          {0.000 16.000}     32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                              16.667        0.000                       0                     1  
  clk24              36.359        0.000                      0                  100        0.170        0.000                      0                  100       10.345        0.000                       0                    66  
    clk37out         10.906        0.000                      0                21508        0.049        0.000                      0                21508       12.313        0.000                       0                  5792  
    mmcm_fb_37                                                                                                                                                   39.441        0.000                       0                     2  
  mmcm_fb                                                                                                                                                        16.667        0.000                       0                     2  
sck_in               22.443        0.000                      0                 5628        0.049        0.000                      0                 5628       14.750        0.000                       0                   839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk37out      clk24               8.377        0.000                      0                   16        0.888        0.000                      0                   16  
sck_in        clk37out           30.667        0.000                      0                   10                                                                        
clk37out      sck_in             25.820        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk37out           clk37out                21.540        0.000                      0                  115        0.470        0.000                      0                  115  
**async_default**  sck_in             sck_in                  29.575        0.000                      0                   47        0.414        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack       36.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.312%)  route 3.140ns (81.688%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.821    10.007    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.504    46.506    channel1/clkin
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[10]/C
                         clock pessimism              0.325    46.831    
                         clock uncertainty           -0.036    46.795    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    46.366    channel1/lrck_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         46.366    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.312%)  route 3.140ns (81.688%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.821    10.007    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.504    46.506    channel1/clkin
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[11]/C
                         clock pessimism              0.325    46.831    
                         clock uncertainty           -0.036    46.795    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    46.366    channel1/lrck_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         46.366    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.312%)  route 3.140ns (81.688%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.821    10.007    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.504    46.506    channel1/clkin
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[12]/C
                         clock pessimism              0.325    46.831    
                         clock uncertainty           -0.036    46.795    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    46.366    channel1/lrck_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         46.366    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.359ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.704ns (18.312%)  route 3.140ns (81.688%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.821    10.007    channel1/lrck_reg_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.504    46.506    channel1/clkin
    SLICE_X4Y34          FDRE                                         r  channel1/lrck_counter_reg[9]/C
                         clock pessimism              0.325    46.831    
                         clock uncertainty           -0.036    46.795    
    SLICE_X4Y34          FDRE (Setup_fdre_C_R)       -0.429    46.366    channel1/lrck_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         46.366    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 36.359    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[13]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[14]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[31]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[4]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[5]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    

Slack (MET) :             36.372ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 46.432 - 40.690 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.620     6.163    channel1/clkin
    SLICE_X4Y32          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     6.619 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           1.240     7.859    channel1/lrck_counter[4]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124     7.983 f  channel1/ready_i_4/O
                         net (fo=2, routed)           1.079     9.062    channel1/ready_i_4_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.124     9.186 r  channel1/lrck_reg_i_1/O
                         net (fo=32, routed)          0.944    10.130    channel1/lrck_reg_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.430    46.432    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[6]/C
                         clock pessimism              0.311    46.743    
                         clock uncertainty           -0.036    46.707    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.205    46.502    channel1/sound_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         46.502    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 36.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 stereo_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  stereo_out_reg[9]/Q
                         net (fo=1, routed)           0.117     2.068    channel1/sound[9]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[9]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.078     1.899    channel1/sound_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 stereo_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.018%)  route 0.111ns (43.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  stereo_out_reg[13]/Q
                         net (fo=1, routed)           0.111     2.040    channel1/sound[13]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[13]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.046     1.867    channel1/sound_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 channel1/sck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sck_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.586     1.821    channel1/clkin
    SLICE_X0Y33          FDRE                                         r  channel1/sck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  channel1/sck_counter_reg[0]/Q
                         net (fo=6, routed)           0.119     2.081    channel1/sck_counter_reg_n_0_[0]
    SLICE_X1Y33          LUT3 (Prop_lut3_I0_O)        0.048     2.129 r  channel1/sck_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.129    channel1/sck_counter[2]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  channel1/sck_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.855     2.367    channel1/clkin
    SLICE_X1Y33          FDRE                                         r  channel1/sck_counter_reg[2]/C
                         clock pessimism             -0.533     1.834    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107     1.941    channel1/sck_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 channel1/sck_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sck_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.586     1.821    channel1/clkin
    SLICE_X0Y33          FDRE                                         r  channel1/sck_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  channel1/sck_counter_reg[0]/Q
                         net (fo=6, routed)           0.119     2.081    channel1/sck_counter_reg_n_0_[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.126 r  channel1/sck_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.126    channel1/sck_counter[1]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  channel1/sck_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.855     2.367    channel1/clkin
    SLICE_X1Y33          FDRE                                         r  channel1/sck_counter_reg[1]/C
                         clock pessimism             -0.533     1.834    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091     1.925    channel1/sck_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 stereo_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.929 r  stereo_out_reg[6]/Q
                         net (fo=1, routed)           0.164     2.093    channel1/sound[6]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[6]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.071     1.873    channel1/sound_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 stereo_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.649%)  route 0.175ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.929 r  stereo_out_reg[7]/Q
                         net (fo=1, routed)           0.175     2.104    channel1/sound[7]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[7]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.076     1.878    channel1/sound_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 stereo_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.593%)  route 0.173ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  stereo_out_reg[5]/Q
                         net (fo=1, routed)           0.173     2.125    channel1/sound[5]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[5]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.075     1.896    channel1/sound_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 stereo_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.055%)  route 0.164ns (49.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.553     1.788    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.952 r  stereo_out_reg[14]/Q
                         net (fo=1, routed)           0.164     2.115    channel1/sound[14]
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    channel1/clkin
    SLICE_X9Y28          FDRE                                         r  channel1/sound_reg_reg[14]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.047     1.868    channel1/sound_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 stereo_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.822%)  route 0.242ns (63.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.551     1.786    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.927 r  stereo_out_reg[3]/Q
                         net (fo=1, routed)           0.242     2.169    channel1/sound[3]
    SLICE_X7Y27          FDRE                                         r  channel1/sound_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.847     2.359    channel1/clkin
    SLICE_X7Y27          FDRE                                         r  channel1/sound_reg_reg[3]/C
                         clock pessimism             -0.511     1.848    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.072     1.920    channel1/sound_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 stereo_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/sound_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.015%)  route 0.240ns (62.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.551     1.786    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.927 r  stereo_out_reg[1]/Q
                         net (fo=1, routed)           0.240     2.167    channel1/sound[1]
    SLICE_X7Y27          FDRE                                         r  channel1/sound_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.847     2.359    channel1/clkin
    SLICE_X7Y27          FDRE                                         r  channel1/sound_reg_reg[1]/C
                         clock pessimism             -0.511     1.848    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.066     1.914    channel1/sound_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_24/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y0    BUFG_24_fan_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y3    BUFG_24_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         40.690      39.216     OLOGIC_X0Y42     channel1/ODDR_mck/C
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X9Y26      stereo_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X11Y28     stereo_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X11Y28     stereo_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X11Y28     stereo_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X11Y28     stereo_out_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y27      stereo_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y27      stereo_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X9Y27      stereo_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y27      channel1/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X0Y33      channel1/lrck_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y34      channel1/lrck_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y34      channel1/lrck_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y34      channel1/lrck_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       10.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.906ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 1.969ns (15.919%)  route 10.400ns (84.081%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.248    17.584    voice2/sel[4]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  voice2/interpolation_reg_i_46/O
                         net (fo=1, routed)           0.000    17.708    voice2/interpolation_reg_i_46_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  voice2/interpolation_reg_i_28/O
                         net (fo=1, routed)           0.000    17.920    voice2/interpolation_reg_i_28_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.014 r  voice2/interpolation_reg_i_18/O
                         net (fo=3, routed)           1.291    19.305    voice2/interpolation_reg_i_18_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I0_O)        0.316    19.621 r  voice2/interpolation_reg_i_8/O
                         net (fo=1, routed)           0.000    19.621    voice2/interpolation_reg_i_8_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.264 r  voice2/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           1.695    21.959    voice2/interpolation1[31]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719    32.864    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.864    
                         arrival time                         -21.959    
  -------------------------------------------------------------------
                         slack                                 10.906    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 1.969ns (15.970%)  route 10.360ns (84.030%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.248    17.584    voice2/sel[4]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  voice2/interpolation_reg_i_46/O
                         net (fo=1, routed)           0.000    17.708    voice2/interpolation_reg_i_46_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  voice2/interpolation_reg_i_28/O
                         net (fo=1, routed)           0.000    17.920    voice2/interpolation_reg_i_28_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.014 r  voice2/interpolation_reg_i_18/O
                         net (fo=3, routed)           1.291    19.305    voice2/interpolation_reg_i_18_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I0_O)        0.316    19.621 r  voice2/interpolation_reg_i_8/O
                         net (fo=1, routed)           0.000    19.621    voice2/interpolation_reg_i_8_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.264 r  voice2/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           1.655    21.919    voice2/interpolation1[31]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.719    32.864    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.864    
                         arrival time                         -21.919    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 1.969ns (15.970%)  route 10.360ns (84.030%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.248    17.584    voice2/sel[4]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  voice2/interpolation_reg_i_46/O
                         net (fo=1, routed)           0.000    17.708    voice2/interpolation_reg_i_46_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  voice2/interpolation_reg_i_28/O
                         net (fo=1, routed)           0.000    17.920    voice2/interpolation_reg_i_28_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.014 r  voice2/interpolation_reg_i_18/O
                         net (fo=3, routed)           1.291    19.305    voice2/interpolation_reg_i_18_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I0_O)        0.316    19.621 r  voice2/interpolation_reg_i_8/O
                         net (fo=1, routed)           0.000    19.621    voice2/interpolation_reg_i_8_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.264 r  voice2/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           1.655    21.919    voice2/interpolation1[31]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.719    32.864    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.864    
                         arrival time                         -21.919    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             11.095ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.179ns  (logic 1.969ns (16.167%)  route 10.210ns (83.833%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.248    17.584    voice2/sel[4]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  voice2/interpolation_reg_i_46/O
                         net (fo=1, routed)           0.000    17.708    voice2/interpolation_reg_i_46_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  voice2/interpolation_reg_i_28/O
                         net (fo=1, routed)           0.000    17.920    voice2/interpolation_reg_i_28_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.014 r  voice2/interpolation_reg_i_18/O
                         net (fo=3, routed)           1.291    19.305    voice2/interpolation_reg_i_18_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I0_O)        0.316    19.621 r  voice2/interpolation_reg_i_8/O
                         net (fo=1, routed)           0.000    19.621    voice2/interpolation_reg_i_8_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.264 r  voice2/interpolation_reg_i_1/O[3]
                         net (fo=4, routed)           1.505    21.769    voice2/interpolation1[31]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.719    32.864    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.864    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 11.095    

Slack (MET) :             11.186ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.089ns  (logic 2.068ns (17.106%)  route 10.021ns (82.894%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.456    17.792    voice2/sel[4]
    SLICE_X34Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.916 r  voice2/current_sample[2]_i_5/O
                         net (fo=1, routed)           0.000    17.916    voice2/current_sample[2]_i_5_n_0
    SLICE_X34Y0          MUXF7 (Prop_muxf7_I1_O)      0.245    18.161 r  voice2/current_sample_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    18.161    voice2/current_sample_reg[2]_i_2_n_0
    SLICE_X34Y0          MUXF8 (Prop_muxf8_I0_O)      0.104    18.265 r  voice2/current_sample_reg[2]_i_1/O
                         net (fo=4, routed)           0.905    19.170    voice2/current_sample_reg[2]_i_1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.316    19.486 r  voice2/interpolation_reg_i_13/O
                         net (fo=1, routed)           0.000    19.486    voice2/interpolation_reg_i_13_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.862 r  voice2/interpolation_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.862    voice2/interpolation_reg_i_2_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.185 r  voice2/interpolation_reg_i_1/O[1]
                         net (fo=1, routed)           1.494    21.679    voice2/interpolation1[29]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.718    32.865    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.865    
                         arrival time                         -21.679    
  -------------------------------------------------------------------
                         slack                                 11.186    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 1.904ns (15.761%)  route 10.176ns (84.239%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.248    17.584    voice2/sel[4]
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  voice2/interpolation_reg_i_46/O
                         net (fo=1, routed)           0.000    17.708    voice2/interpolation_reg_i_46_n_0
    SLICE_X38Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  voice2/interpolation_reg_i_28/O
                         net (fo=1, routed)           0.000    17.920    voice2/interpolation_reg_i_28_n_0
    SLICE_X38Y7          MUXF8 (Prop_muxf8_I1_O)      0.094    18.014 r  voice2/interpolation_reg_i_18/O
                         net (fo=3, routed)           1.291    19.305    voice2/interpolation_reg_i_18_n_0
    SLICE_X30Y5          LUT4 (Prop_lut4_I0_O)        0.316    19.621 r  voice2/interpolation_reg_i_8/O
                         net (fo=1, routed)           0.000    19.621    voice2/interpolation_reg_i_8_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.199 r  voice2/interpolation_reg_i_1/O[2]
                         net (fo=1, routed)           1.471    21.670    voice2/interpolation1[30]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.713    32.870    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.870    
                         arrival time                         -21.670    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.361ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        11.926ns  (logic 1.964ns (16.469%)  route 9.962ns (83.531%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.456    17.792    voice2/sel[4]
    SLICE_X34Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.916 r  voice2/current_sample[2]_i_5/O
                         net (fo=1, routed)           0.000    17.916    voice2/current_sample[2]_i_5_n_0
    SLICE_X34Y0          MUXF7 (Prop_muxf7_I1_O)      0.245    18.161 r  voice2/current_sample_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    18.161    voice2/current_sample_reg[2]_i_2_n_0
    SLICE_X34Y0          MUXF8 (Prop_muxf8_I0_O)      0.104    18.265 r  voice2/current_sample_reg[2]_i_1/O
                         net (fo=4, routed)           0.905    19.170    voice2/current_sample_reg[2]_i_1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I1_O)        0.316    19.486 r  voice2/interpolation_reg_i_13/O
                         net (fo=1, routed)           0.000    19.486    voice2/interpolation_reg_i_13_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.862 r  voice2/interpolation_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.862    voice2/interpolation_reg_i_2_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.081 r  voice2/interpolation_reg_i_1/O[0]
                         net (fo=1, routed)           1.434    21.516    voice2/interpolation1[28]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.707    32.876    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.876    
                         arrival time                         -21.516    
  -------------------------------------------------------------------
                         slack                                 11.361    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        11.845ns  (logic 1.721ns (14.529%)  route 10.124ns (85.471%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.456    17.792    voice2/sel[4]
    SLICE_X34Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.916 r  voice2/current_sample[2]_i_5/O
                         net (fo=1, routed)           0.000    17.916    voice2/current_sample[2]_i_5_n_0
    SLICE_X34Y0          MUXF7 (Prop_muxf7_I1_O)      0.245    18.161 r  voice2/current_sample_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    18.161    voice2/current_sample_reg[2]_i_2_n_0
    SLICE_X34Y0          MUXF8 (Prop_muxf8_I0_O)      0.104    18.265 r  voice2/current_sample_reg[2]_i_1/O
                         net (fo=4, routed)           0.901    19.166    voice2/current_sample_reg[2]_i_1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.316    19.482 r  voice2/interpolation_reg_i_14/O
                         net (fo=1, routed)           0.000    19.482    voice2/interpolation_reg_i_14_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.834 r  voice2/interpolation_reg_i_2/O[3]
                         net (fo=1, routed)           1.601    21.435    voice2/interpolation1[27]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.719    32.864    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.864    
                         arrival time                         -21.435    
  -------------------------------------------------------------------
                         slack                                 11.429    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 1.619ns (14.091%)  route 9.871ns (85.909%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[0]/Q
                         net (fo=111, routed)         4.166    14.212    voice2/op_pcount_reg_0_7_28_28/A0
    SLICE_X10Y2          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    14.336 r  voice2/op_pcount_reg_0_7_28_28/SP/O
                         net (fo=53, routed)          3.456    17.792    voice2/sel[4]
    SLICE_X34Y0          LUT6 (Prop_lut6_I0_O)        0.124    17.916 r  voice2/current_sample[2]_i_5/O
                         net (fo=1, routed)           0.000    17.916    voice2/current_sample[2]_i_5_n_0
    SLICE_X34Y0          MUXF7 (Prop_muxf7_I1_O)      0.245    18.161 r  voice2/current_sample_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    18.161    voice2/current_sample_reg[2]_i_2_n_0
    SLICE_X34Y0          MUXF8 (Prop_muxf8_I0_O)      0.104    18.265 r  voice2/current_sample_reg[2]_i_1/O
                         net (fo=4, routed)           0.901    19.166    voice2/current_sample_reg[2]_i_1_n_0
    SLICE_X30Y4          LUT4 (Prop_lut4_I2_O)        0.316    19.482 r  voice2/interpolation_reg_i_14/O
                         net (fo=1, routed)           0.000    19.482    voice2/interpolation_reg_i_14_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    19.732 r  voice2/interpolation_reg_i_2/O[2]
                         net (fo=1, routed)           1.347    21.079    voice2/interpolation1[26]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.713    32.870    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.870    
                         arrival time                         -21.079    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 voice2/op_selector_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice2/interpolation_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        11.109ns  (logic 1.480ns (13.322%)  route 9.629ns (86.678%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.050ns = ( 36.177 - 27.127 ) 
    Source Clock Delay      (SCD):    9.590ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.635     9.590    voice2/clk37
    SLICE_X39Y1          FDRE                                         r  voice2/op_selector_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.456    10.046 r  voice2/op_selector_reg[2]_rep/Q
                         net (fo=87, routed)          3.688    13.733    voice2/op_pcount_reg_0_7_25_25/A2
    SLICE_X12Y3          RAMS32 (Prop_rams32_ADR2_O)
                                                     -0.038    13.695 r  voice2/op_pcount_reg_0_7_25_25/SP/O
                         net (fo=52, routed)          3.341    17.036    voice2/sel[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.124    17.160 r  voice2/current_sample[0]_i_3/O
                         net (fo=1, routed)           0.000    17.160    voice2/current_sample[0]_i_3_n_0
    SLICE_X36Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    17.374 r  voice2/current_sample_reg[0]_i_1/O
                         net (fo=4, routed)           1.085    18.459    voice2/current_sample_reg[0]_i_1_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I1_O)        0.297    18.756 r  voice2/interpolation_reg_i_16/O
                         net (fo=1, routed)           0.000    18.756    voice2/interpolation_reg_i_16_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.183 r  voice2/interpolation_reg_i_2/O[1]
                         net (fo=1, routed)           1.516    20.699    voice2/interpolation1[25]
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.533    36.177    voice2/clk37
    DSP48_X0Y2           DSP48E1                                      r  voice2/interpolation_reg/CLK
                         clock pessimism              0.445    36.622    
                         clock uncertainty           -0.039    36.583    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.718    32.865    voice2/interpolation_reg
  -------------------------------------------------------------------
                         required time                         32.865    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                 12.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMD32                                       r  voice3/amplitude_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMS32                                       r  voice3/amplitude_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMS32                                       r  voice3/amplitude_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 voice3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice3/amplitude_reg_0_7_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.589     2.931    voice3/clk37
    SLICE_X3Y39          FDRE                                         r  voice3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     3.072 r  voice3/counter_reg[0]/Q
                         net (fo=487, routed)         0.231     3.303    voice3/amplitude_reg_0_7_12_17/ADDRD0
    SLICE_X2Y39          RAMS32                                       r  voice3/amplitude_reg_0_7_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.860     3.796    voice3/amplitude_reg_0_7_12_17/WCLK
    SLICE_X2Y39          RAMS32                                       r  voice3/amplitude_reg_0_7_12_17/RAMD_D1/CLK
                         clock pessimism             -0.852     2.944    
    SLICE_X2Y39          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.254    voice3/amplitude_reg_0_7_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 voice1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/su_time_reg_0_7_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.166%)  route 0.495ns (77.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.562     2.904    voice1/clk37
    SLICE_X24Y51         FDRE                                         r  voice1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  voice1/counter_reg[1]/Q
                         net (fo=485, routed)         0.495     3.541    voice1/su_time_reg_0_7_30_31/ADDRD1
    SLICE_X26Y41         RAMD32                                       r  voice1/su_time_reg_0_7_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.833     3.769    voice1/su_time_reg_0_7_30_31/WCLK
    SLICE_X26Y41         RAMD32                                       r  voice1/su_time_reg_0_7_30_31/RAMA/CLK
                         clock pessimism             -0.594     3.175    
    SLICE_X26Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.484    voice1/su_time_reg_0_7_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 voice1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            voice1/su_time_reg_0_7_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.166%)  route 0.495ns (77.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.562     2.904    voice1/clk37
    SLICE_X24Y51         FDRE                                         r  voice1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  voice1/counter_reg[1]/Q
                         net (fo=485, routed)         0.495     3.541    voice1/su_time_reg_0_7_30_31/ADDRD1
    SLICE_X26Y41         RAMD32                                       r  voice1/su_time_reg_0_7_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.833     3.769    voice1/su_time_reg_0_7_30_31/WCLK
    SLICE_X26Y41         RAMD32                                       r  voice1/su_time_reg_0_7_30_31/RAMA_D1/CLK
                         clock pessimism             -0.594     3.175    
    SLICE_X26Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.484    voice1/su_time_reg_0_7_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk37out
Waveform(ns):       { 0.000 13.563 }
Period(ns):         27.127
Sources:            { MMCME2_147/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.127      24.971     BUFGCTRL_X0Y1    BUFG_147_fan_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y13      voice1/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y16      voice3/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y27      voice5/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X1Y4       voice0/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y2       voice2/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y4       voice4/interpolation_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         27.127      24.973     DSP48_X0Y11      samp_acc_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         27.127      25.878     MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         27.127      26.127     SLICE_X11Y27     FSM_sequential_state_reg_inv/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       27.127      186.233    MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y34     voice3/re_inc_reg_0_7_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y74     voice5/re_inc_reg_0_7_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y74     voice5/re_inc_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y33     voice3/re_inc_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y33     voice3/re_inc_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y33     voice3/re_inc_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y33     voice3/re_inc_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X10Y33     voice3/re_inc_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y72     voice5/re_inc_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y72     voice5/re_inc_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y72     voice5/re_inc_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y72     voice5/re_inc_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         13.563      12.313     SLICE_X14Y72     voice5/re_inc_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_37
  To Clock:  mmcm_fb_37

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_37
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_147/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.690      172.670    MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCME2_24/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       22.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.456ns (4.782%)  route 9.079ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         9.079    14.761    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/ADDRD0
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/WCLK
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y55          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.456ns (4.782%)  route 9.079ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         9.079    14.761    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/ADDRD0
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/WCLK
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y55          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.456ns (4.782%)  route 9.079ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         9.079    14.761    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/ADDRD0
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/WCLK
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMC/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y55          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.443ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 0.456ns (4.782%)  route 9.079ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         9.079    14.761    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/ADDRD0
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/WCLK
    SLICE_X6Y55          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMD/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y55          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 22.443    

Slack (MET) :             22.921ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.601    14.283    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD0
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y53          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 22.921    

Slack (MET) :             22.921ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.601    14.283    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD0
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y53          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 22.921    

Slack (MET) :             22.921ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.601    14.283    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD0
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y53          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 22.921    

Slack (MET) :             22.921ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.822 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.601    14.283    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD0
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.500    36.822    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X6Y53          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMD/CLK
                         clock pessimism              0.358    37.180    
                         clock uncertainty           -0.035    37.145    
    SLICE_X6Y53          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.205    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         37.205    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 22.921    

Slack (MET) :             22.933ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 0.456ns (5.041%)  route 8.590ns (94.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.823 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.590    14.272    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD0
    SLICE_X6Y51          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.501    36.823    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X6Y51          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA/CLK
                         clock pessimism              0.358    37.181    
                         clock uncertainty           -0.035    37.146    
    SLICE_X6Y51          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.206    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         37.206    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                 22.933    

Slack (MET) :             22.933ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 0.456ns (5.041%)  route 8.590ns (94.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.823 - 32.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.553     5.226    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=641, routed)         8.590    14.272    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/ADDRD0
    SLICE_X6Y51          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.501    36.823    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/WCLK
    SLICE_X6Y51          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB/CLK
                         clock pessimism              0.358    37.181    
                         clock uncertainty           -0.035    37.146    
    SLICE_X6Y51          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    37.206    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_576_639_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         37.206    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                 22.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.566     1.721    cmd_input/sck_in
    SLICE_X31Y47         FDRE                                         r  cmd_input/spi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  cmd_input/spi_data_reg[6]/Q
                         net (fo=17, routed)          0.068     1.930    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/DIA
    SLICE_X30Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/WCLK
    SLICE_X30Y47         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/RAMA/CLK
                         clock pessimism             -0.576     1.734    
    SLICE_X30Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.881    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_640_703_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.563     1.718    cmd_input/sck_in
    SLICE_X9Y45          FDRE                                         r  cmd_input/spi_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cmd_input/spi_data_reg[12]/Q
                         net (fo=17, routed)          0.092     1.951    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/DIA
    SLICE_X8Y45          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.306    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/WCLK
    SLICE_X8Y45          RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/RAMA/CLK
                         clock pessimism             -0.575     1.731    
    SLICE_X8Y45          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.878    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.173%)  route 0.193ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.193     2.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/ADDRD3
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/WCLK
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMA/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.973    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.173%)  route 0.193ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.193     2.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/ADDRD3
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/WCLK
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMB/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.973    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.173%)  route 0.193ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.193     2.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/ADDRD3
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/WCLK
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMC/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.973    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.173%)  route 0.193ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.193     2.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/ADDRD3
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/WCLK
    SLICE_X32Y50         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMD/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y50         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.973    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_512_575_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.536%)  route 0.213ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.566     1.721    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.849 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.213     2.062    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]_0[4]
    SLICE_X33Y50         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.319     1.987    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)        -0.007     1.980    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/Q
                         net (fo=256, routed)         0.158     2.016    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/A4
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/WCLK
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/DP/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/DP
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/Q
                         net (fo=256, routed)         0.158     2.016    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/A4
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/WCLK
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/SP/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.562     1.717    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.858 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep/Q
                         net (fo=256, routed)         0.158     2.016    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/A4
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.832     2.305    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/WCLK
    SLICE_X32Y51         RAMD64E                                      r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/DP/CLK
                         clock pessimism             -0.573     1.733    
    SLICE_X32Y51         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31/DP
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sck_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { sck_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         32.000      29.845     BUFGCTRL_X0Y2  sck_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y49   cmd_input/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y49   cmd_input/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y49   cmd_input/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y49   cmd_input/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X38Y49   cmd_input/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X41Y49   cmd_input/bitcnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X38Y49   cmd_input/bitcnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X38Y49   cmd_input/bitcnt_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         32.000      31.000     SLICE_X33Y54   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X6Y47    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X6Y47    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X6Y47    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X6Y47    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X36Y47   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y48   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y48   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X10Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X10Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X10Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X10Y51   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y50   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         16.000      14.750     SLICE_X14Y50   cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack        8.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.377ns  (required time - arrival time)
  Source:                 samp_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.242ns  (logic 0.478ns (38.474%)  route 0.764ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 46.430 - 40.690 ) 
    Source Clock Delay      (SCD):    9.500ns = ( 36.626 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.545    36.626    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    37.104 r  samp_buf_reg[8]/Q
                         net (fo=1, routed)           0.764    37.869    samp_buf_reg_n_0_[8]
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.428    46.430    clk24fan
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[8]/C
                         clock pessimism              0.147    46.577    
                         clock uncertainty           -0.098    46.478    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.233    46.245    stereo_out_reg[8]
  -------------------------------------------------------------------
                         required time                         46.245    
                         arrival time                         -37.869    
  -------------------------------------------------------------------
                         slack                                  8.377    

Slack (MET) :             8.506ns  (required time - arrival time)
  Source:                 samp_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.161%)  route 0.629ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 46.430 - 40.690 ) 
    Source Clock Delay      (SCD):    9.500ns = ( 36.626 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.545    36.626    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    37.104 r  samp_buf_reg[6]/Q
                         net (fo=1, routed)           0.629    37.734    samp_buf_reg_n_0_[6]
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.428    46.430    clk24fan
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[6]/C
                         clock pessimism              0.147    46.577    
                         clock uncertainty           -0.098    46.478    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.238    46.240    stereo_out_reg[6]
  -------------------------------------------------------------------
                         required time                         46.240    
                         arrival time                         -37.734    
  -------------------------------------------------------------------
                         slack                                  8.506    

Slack (MET) :             8.583ns  (required time - arrival time)
  Source:                 samp_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.289%)  route 0.533ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 46.430 - 40.690 ) 
    Source Clock Delay      (SCD):    9.500ns = ( 36.626 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.545    36.626    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    37.104 r  samp_buf_reg[7]/Q
                         net (fo=1, routed)           0.533    37.637    samp_buf_reg_n_0_[7]
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.428    46.430    clk24fan
    SLICE_X9Y27          FDRE                                         r  stereo_out_reg[7]/C
                         clock pessimism              0.147    46.577    
                         clock uncertainty           -0.098    46.478    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.258    46.220    stereo_out_reg[7]
  -------------------------------------------------------------------
                         required time                         46.220    
                         arrival time                         -37.637    
  -------------------------------------------------------------------
                         slack                                  8.583    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 samp_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.181%)  route 0.475ns (49.819%))
  Logic Levels:           0  
  Clock Path Skew:        -3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 46.433 - 40.690 ) 
    Source Clock Delay      (SCD):    9.500ns = ( 36.626 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.545    36.626    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.478    37.104 r  samp_buf_reg[9]/Q
                         net (fo=1, routed)           0.475    37.579    samp_buf_reg_n_0_[9]
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.431    46.433    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[9]/C
                         clock pessimism              0.147    46.580    
                         clock uncertainty           -0.098    46.481    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.202    46.279    stereo_out_reg[9]
  -------------------------------------------------------------------
                         required time                         46.279    
                         arrival time                         -37.579    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 samp_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 46.429 - 40.690 ) 
    Source Clock Delay      (SCD):    9.499ns = ( 36.625 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.544    36.625    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.419    37.044 r  samp_buf_reg[4]/Q
                         net (fo=1, routed)           0.492    37.537    samp_buf_reg_n_0_[4]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.427    46.429    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[4]/C
                         clock pessimism              0.147    46.576    
                         clock uncertainty           -0.098    46.477    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.222    46.255    stereo_out_reg[4]
  -------------------------------------------------------------------
                         required time                         46.255    
                         arrival time                         -37.537    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 samp_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.816%)  route 0.609ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 46.433 - 40.690 ) 
    Source Clock Delay      (SCD):    9.504ns = ( 36.630 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.549    36.630    clk37
    SLICE_X11Y29         FDRE                                         r  samp_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456    37.086 r  samp_buf_reg[13]/Q
                         net (fo=1, routed)           0.609    37.695    samp_buf_reg_n_0_[13]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.431    46.433    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[13]/C
                         clock pessimism              0.147    46.580    
                         clock uncertainty           -0.098    46.481    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)       -0.058    46.423    stereo_out_reg[13]
  -------------------------------------------------------------------
                         required time                         46.423    
                         arrival time                         -37.695    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 samp_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        -3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 46.433 - 40.690 ) 
    Source Clock Delay      (SCD):    9.500ns = ( 36.626 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.545    36.626    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    37.144 r  samp_buf_reg[5]/Q
                         net (fo=1, routed)           0.520    37.665    samp_buf_reg_n_0_[5]
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.431    46.433    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[5]/C
                         clock pessimism              0.147    46.580    
                         clock uncertainty           -0.098    46.481    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.028    46.453    stereo_out_reg[5]
  -------------------------------------------------------------------
                         required time                         46.453    
                         arrival time                         -37.665    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 samp_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.393%)  route 0.506ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 46.429 - 40.690 ) 
    Source Clock Delay      (SCD):    9.499ns = ( 36.625 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.544    36.625    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456    37.081 r  samp_buf_reg[3]/Q
                         net (fo=1, routed)           0.506    37.588    samp_buf_reg_n_0_[3]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.427    46.429    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[3]/C
                         clock pessimism              0.147    46.576    
                         clock uncertainty           -0.098    46.477    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.058    46.419    stereo_out_reg[3]
  -------------------------------------------------------------------
                         required time                         46.419    
                         arrival time                         -37.588    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 samp_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        0.950ns  (logic 0.456ns (47.991%)  route 0.494ns (52.009%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 46.429 - 40.690 ) 
    Source Clock Delay      (SCD):    9.499ns = ( 36.625 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.544    36.625    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456    37.081 r  samp_buf_reg[2]/Q
                         net (fo=1, routed)           0.494    37.576    samp_buf_reg_n_0_[2]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.427    46.429    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[2]/C
                         clock pessimism              0.147    46.576    
                         clock uncertainty           -0.098    46.477    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.061    46.416    stereo_out_reg[2]
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                         -37.576    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 samp_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.563ns  (clk24 rise@40.690ns - clk37out rise@27.127ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.631%)  route 0.445ns (49.369%))
  Logic Levels:           0  
  Clock Path Skew:        -3.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 46.429 - 40.690 ) 
    Source Clock Delay      (SCD):    9.499ns = ( 36.625 - 27.127 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    28.592 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    29.825    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    29.913 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    31.573    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    31.669 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571    33.241    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    33.329 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    34.985    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    35.081 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.544    36.625    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.456    37.081 r  samp_buf_reg[0]/Q
                         net (fo=1, routed)           0.445    37.526    samp_buf_reg_n_0_[0]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          1.427    46.429    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[0]/C
                         clock pessimism              0.147    46.576    
                         clock uncertainty           -0.098    46.477    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.095    46.382    stereo_out_reg[0]
  -------------------------------------------------------------------
                         required time                         46.382    
                         arrival time                         -37.526    
  -------------------------------------------------------------------
                         slack                                  8.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 samp_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.551     2.893    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     3.034 r  samp_buf_reg[1]/Q
                         net (fo=1, routed)           0.117     3.151    samp_buf_reg_n_0_[1]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.817     2.329    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[1]/C
                         clock pessimism             -0.231     2.099    
                         clock uncertainty            0.098     2.197    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.066     2.263    stereo_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 samp_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.553     2.895    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     3.059 r  samp_buf_reg[10]/Q
                         net (fo=1, routed)           0.112     3.171    samp_buf_reg_n_0_[10]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[10]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.070     2.270    stereo_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 samp_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.553     2.895    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     3.059 r  samp_buf_reg[12]/Q
                         net (fo=1, routed)           0.112     3.171    samp_buf_reg_n_0_[12]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[12]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.070     2.270    stereo_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 samp_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.553     2.895    clk37
    SLICE_X10Y27         FDRE                                         r  samp_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     3.059 r  samp_buf_reg[11]/Q
                         net (fo=1, routed)           0.112     3.171    samp_buf_reg_n_0_[11]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[11]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.066     2.266    stereo_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 samp_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.554     2.896    clk37
    SLICE_X11Y29         FDRE                                         r  samp_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  samp_buf_reg[14]/Q
                         net (fo=1, routed)           0.143     3.180    samp_buf_reg_n_0_[14]
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[14]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.059     2.259    stereo_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 samp_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.449%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.554     2.896    clk37
    SLICE_X11Y29         FDRE                                         r  samp_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  samp_buf_reg[15]/Q
                         net (fo=1, routed)           0.144     3.181    samp_buf_reg_n_0_[15]
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X10Y28         FDRE                                         r  stereo_out_reg[31]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.052     2.252    stereo_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 samp_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.551     2.893    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     3.034 r  samp_buf_reg[2]/Q
                         net (fo=1, routed)           0.169     3.203    samp_buf_reg_n_0_[2]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.817     2.329    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[2]/C
                         clock pessimism             -0.231     2.099    
                         clock uncertainty            0.098     2.197    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070     2.267    stereo_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 samp_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.551     2.893    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     3.034 r  samp_buf_reg[3]/Q
                         net (fo=1, routed)           0.174     3.208    samp_buf_reg_n_0_[3]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.817     2.329    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[3]/C
                         clock pessimism             -0.231     2.099    
                         clock uncertainty            0.098     2.197    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.072     2.269    stereo_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 samp_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.132%)  route 0.165ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.551     2.893    clk37
    SLICE_X11Y26         FDRE                                         r  samp_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     3.034 r  samp_buf_reg[0]/Q
                         net (fo=1, routed)           0.165     3.199    samp_buf_reg_n_0_[0]
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.817     2.329    clk24fan
    SLICE_X9Y26          FDRE                                         r  stereo_out_reg[0]/C
                         clock pessimism             -0.231     2.099    
                         clock uncertainty            0.098     2.197    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.046     2.243    stereo_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 samp_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            stereo_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.554     2.896    clk37
    SLICE_X11Y29         FDRE                                         r  samp_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     3.037 r  samp_buf_reg[13]/Q
                         net (fo=1, routed)           0.197     3.234    samp_buf_reg_n_0_[13]
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_fan_inst/O
                         net (fo=62, routed)          0.820     2.332    clk24fan
    SLICE_X11Y28         FDRE                                         r  stereo_out_reg[13]/C
                         clock pessimism             -0.231     2.102    
                         clock uncertainty            0.098     2.200    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.072     2.272    stereo_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.963    





---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       30.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.667ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.407%)  route 0.644ns (60.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.644     1.063    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X31Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.270    31.730    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.730    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 30.667    

Slack (MET) :             30.720ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.293%)  route 0.596ns (58.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.596     1.015    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X24Y56         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)       -0.265    31.735    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.735    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 30.720    

Slack (MET) :             30.810ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.280%)  route 0.506ns (54.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.506     0.925    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X31Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)       -0.265    31.735    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         31.735    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 30.810    

Slack (MET) :             30.852ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.295%)  route 0.597ns (56.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X24Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X24Y57         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 30.852    

Slack (MET) :             30.854ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.880ns  (logic 0.419ns (47.592%)  route 0.461ns (52.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.461     0.880    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X31Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)       -0.266    31.734    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         31.734    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 30.854    

Slack (MET) :             30.860ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.072%)  route 0.453ns (51.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.872    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X24Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X24Y57         FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 30.860    

Slack (MET) :             30.874ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.221%)  route 0.575ns (55.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.575     1.031    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X31Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 30.874    

Slack (MET) :             30.877ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.264%)  route 0.574ns (55.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.574     1.030    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 30.877    

Slack (MET) :             30.980ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.307%)  route 0.469ns (50.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     0.925    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y56         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X24Y56         FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 30.980    

Slack (MET) :             31.020ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             clk37out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.887ns  (logic 0.456ns (51.393%)  route 0.431ns (48.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.431     0.887    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X31Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.093    31.907    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         31.907    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 31.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk37out
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       25.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.820ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.389%)  route 0.618ns (59.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.618     1.037    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X31Y50         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.270    26.857    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.857    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 25.820    

Slack (MET) :             25.836ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.955%)  route 0.604ns (59.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.604     1.023    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)       -0.268    26.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         26.859    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 25.836    

Slack (MET) :             25.841ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.153%)  route 0.599ns (58.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.599     1.018    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.268    26.859    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         26.859    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 25.841    

Slack (MET) :             25.854ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.558%)  route 0.589ns (58.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.589     1.008    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X33Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)       -0.265    26.862    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         26.862    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 25.854    

Slack (MET) :             25.967ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.820%)  route 0.609ns (57.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.609     1.065    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X33Y54         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 25.967    

Slack (MET) :             25.970ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.931%)  route 0.606ns (57.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.606     1.062    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y59         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y59         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 25.970    

Slack (MET) :             25.977ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.420%)  route 0.465ns (52.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.465     0.884    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X33Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.266    26.861    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         26.861    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 25.977    

Slack (MET) :             26.005ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        1.027ns  (logic 0.456ns (44.394%)  route 0.571ns (55.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.571     1.027    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y49         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                 26.005    

Slack (MET) :             26.117ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.826%)  route 0.459ns (50.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.459     0.915    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X33Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.095    27.032    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         27.032    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 26.117    

Slack (MET) :             26.145ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.127ns  (MaxDelay Path 27.127ns)
  Data Path Delay:        0.889ns  (logic 0.456ns (51.276%)  route 0.433ns (48.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 27.127ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.433     0.889    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X33Y57         FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   27.127    27.127    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.093    27.034    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         27.034    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 26.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk37out
  To Clock:  clk37out

Setup :            0  Failing Endpoints,  Worst Slack       21.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.518ns (10.285%)  route 4.519ns (89.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 36.085 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.519    14.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X13Y42         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.441    36.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y42         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.437    36.522    
                         clock uncertainty           -0.039    36.484    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    36.079    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.540ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.518ns (10.285%)  route 4.519ns (89.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 36.085 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.519    14.539    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X13Y42         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.441    36.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y42         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.437    36.522    
                         clock uncertainty           -0.039    36.484    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405    36.079    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                 21.540    

Slack (MET) :             21.699ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 0.518ns (10.619%)  route 4.360ns (89.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 36.086 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.360    14.381    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y42         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.442    36.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y42         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.437    36.523    
                         clock uncertainty           -0.039    36.485    
    SLICE_X11Y42         FDCE (Recov_fdce_C_CLR)     -0.405    36.080    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         36.080    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                 21.699    

Slack (MET) :             21.742ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.518ns (10.715%)  route 4.316ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 36.085 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.316    14.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X9Y42          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.441    36.085    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y42          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.437    36.522    
                         clock uncertainty           -0.039    36.484    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.405    36.079    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                 21.742    

Slack (MET) :             21.872ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.518ns (11.009%)  route 4.187ns (88.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 36.086 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.187    14.208    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X9Y43          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.442    36.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X9Y43          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.437    36.523    
                         clock uncertainty           -0.039    36.485    
    SLICE_X9Y43          FDCE (Recov_fdce_C_CLR)     -0.405    36.080    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.080    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                 21.872    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.518ns (10.955%)  route 4.210ns (89.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.017ns = ( 36.144 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.210    14.231    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X5Y53          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.500    36.144    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X5Y53          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                         clock pessimism              0.444    36.588    
                         clock uncertainty           -0.039    36.549    
    SLICE_X5Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.144    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.518ns (11.388%)  route 4.031ns (88.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.948ns = ( 36.075 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.031    14.051    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X13Y57         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.431    36.075    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y57         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.444    36.519    
                         clock uncertainty           -0.039    36.480    
    SLICE_X13Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.075    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         36.075    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.063ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.518ns (11.482%)  route 3.994ns (88.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.950ns = ( 36.077 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.994    14.014    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X13Y52         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.433    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y52         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism              0.444    36.521    
                         clock uncertainty           -0.039    36.482    
    SLICE_X13Y52         FDCE (Recov_fdce_C_CLR)     -0.405    36.077    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         36.077    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                 22.063    

Slack (MET) :             22.092ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.518ns (11.339%)  route 4.050ns (88.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 36.076 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         4.050    14.071    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X8Y54          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.432    36.076    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y54          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism              0.444    36.520    
                         clock uncertainty           -0.039    36.481    
    SLICE_X8Y54          FDCE (Recov_fdce_C_CLR)     -0.319    36.162    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         36.162    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                 22.092    

Slack (MET) :             22.153ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            27.127ns  (clk37out rise@27.127ns - clk37out rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.518ns (11.718%)  route 3.903ns (88.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 36.076 - 27.127 ) 
    Source Clock Delay      (SCD):    9.502ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.548     9.502    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.518    10.020 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         3.903    13.923    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X9Y55          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                     27.127    27.127 r  
    M9                                                0.000    27.127 r  clk (IN)
                         net (fo=0)                   0.000    27.127    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    28.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    29.683    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    29.766 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    31.347    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.438 r  BUFG_24_inst/O
                         net (fo=1, routed)           1.453    32.892    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    32.975 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    34.553    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.644 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        1.432    36.076    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X9Y55          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.444    36.520    
                         clock uncertainty           -0.039    36.481    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405    36.076    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         36.076    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 22.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.028 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     3.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y62         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.827     3.763    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.850     2.913    
    SLICE_X32Y62         FDCE (Remov_fdce_C_CLR)     -0.121     2.792    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.028 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     3.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y62         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.827     3.763    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.850     2.913    
    SLICE_X32Y62         FDCE (Remov_fdce_C_CLR)     -0.121     2.792    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDPE (Prop_fdpe_C_Q)         0.128     3.028 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     3.263    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X32Y62         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.827     3.763    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.850     2.913    
    SLICE_X32Y62         FDPE (Remov_fdpe_C_PRE)     -0.125     2.788    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.242%)  route 0.265ns (61.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.265     3.329    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.829     3.765    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.828     2.937    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.845    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.242%)  route 0.265ns (61.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.265     3.329    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.829     3.765    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism             -0.828     2.937    
    SLICE_X31Y60         FDCE (Remov_fdce_C_CLR)     -0.092     2.845    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.876%)  route 0.335ns (67.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.335     3.399    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y58         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.830     3.766    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y58         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism             -0.828     2.938    
    SLICE_X31Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.846    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.164ns (19.616%)  route 0.672ns (80.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.672     3.736    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.836     3.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.594     3.178    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     3.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.164ns (19.616%)  route 0.672ns (80.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.672     3.736    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y48         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.836     3.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y48         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism             -0.594     3.178    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092     3.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.438%)  route 0.725ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.772ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.725     3.790    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X31Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.836     3.772    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X31Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism             -0.594     3.178    
    SLICE_X31Y49         FDCE (Remov_fdce_C_CLR)     -0.092     3.086    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.086    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
                            (removal check against rising-edge clock clk37out  {rise@0.000ns fall@13.563ns period=27.127ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk37out rise@0.000ns - clk37out rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.164ns (24.971%)  route 0.493ns (75.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.558     2.900    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y62         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDPE (Prop_fdpe_C_Q)         0.164     3.064 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=114, routed)         0.493     3.557    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y58         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk37out rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_24_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk37out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  BUFG_147_fan_inst/O
                         net (fo=5796, routed)        0.830     3.766    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y58         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism             -0.828     2.938    
    SLICE_X29Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.846    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       29.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.575ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    36.490    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.575    

Slack (MET) :             29.575ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    36.490    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.575    

Slack (MET) :             29.575ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    36.490    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.575    

Slack (MET) :             29.575ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    36.490    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         36.490    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.575    

Slack (MET) :             29.621ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDPE (Recov_fdpe_C_PRE)     -0.534    36.536    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.621    

Slack (MET) :             29.621ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDPE (Recov_fdpe_C_PRE)     -0.534    36.536    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.621    

Slack (MET) :             29.621ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDPE (Recov_fdpe_C_PRE)     -0.534    36.536    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.621    

Slack (MET) :             29.621ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.419ns (26.066%)  route 1.188ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 36.754 - 32.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.633     5.307    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.419     5.726 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           1.188     6.914    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y60         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.432    36.754    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.351    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X33Y60         FDPE (Recov_fdpe_C_PRE)     -0.534    36.536    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                 29.621    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.419ns (24.354%)  route 1.301ns (75.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 36.837 - 32.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.550     5.223    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.419     5.642 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.301     6.944    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X34Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.515    36.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.351    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X34Y49         FDPE (Recov_fdpe_C_PRE)     -0.534    36.619    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                 29.676    

Slack (MET) :             29.676ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.419ns (24.354%)  route 1.301ns (75.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 36.837 - 32.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.107     3.577    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.673 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.550     5.223    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.419     5.642 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.301     6.944    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X34Y49         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.831    35.231    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.322 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         1.515    36.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y49         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.351    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X34Y49         FDPE (Recov_fdpe_C_PRE)     -0.534    36.619    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.619    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                 29.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.468%)  route 0.375ns (74.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.593     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y48         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.375     2.250    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y55         FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y55         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.319     1.986    
    SLICE_X33Y55         FDPE (Remov_fdpe_C_PRE)     -0.149     1.837    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.559%)  route 0.484ns (77.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.484     2.339    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y49         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.836     2.310    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y49         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.319     1.991    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.610%)  route 0.255ns (64.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.129    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.155 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.559     1.714    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y60         FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.141     1.855 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=39, routed)          0.255     2.110    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep_1
    SLICE_X33Y53         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.019     1.445    sck_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.474 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=838, routed)         0.831     2.304    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y53         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.573     1.732    
    SLICE_X33Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.640    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.470    





