#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 12 17:54:33 2021
# Process ID: 45880
# Current directory: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53712 E:\Acedemic\sem 5\Processor_Design_Project\Processor_Vivado\Contributors\Shamal\GenPurReg\GenPurReg.xpr
# Log file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/vivado.log
# Journal file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 715.523 ; gain = 94.727
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address1:-    58, mem_data_in1:-   129
address2:-    59, mem_data_in2:-    75
address3:-    60, mem_data_in3:-    99
address0:-    61, mem_data_in0:-   111
address1:-    62, mem_data_in1:-    96
address2:-    63, mem_data_in2:-    57
address3:-    64, mem_data_in3:-    53
address0:-    65, mem_data_in0:-    24
address1:-    66, mem_data_in1:-    72
address2:-    67, mem_data_in2:-    80
address3:-    68, mem_data_in3:-   136
address0:-    69, mem_data_in0:-   125
address1:-    70, mem_data_in1:-   117
address2:-    71, mem_data_in2:-   121
address3:-    72, mem_data_in3:-    43
address0:-    73, mem_data_in0:-    67
address1:-    74, mem_data_in1:-    57
address2:-    75, mem_data_in2:-    57
address3:-    76, mem_data_in3:-    62
address0:-    77, mem_data_in0:-    43
address1:-    78, mem_data_in1:-   117
address2:-    79, mem_data_in2:-    55
address3:-    80, mem_data_in3:-   102
finish
finish
finish
address0:-    81, mem_data_in0:-    89
finish
$stop called at time : 33330 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 756.676 ; gain = 32.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 756.676 ; gain = 32.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address1:-    58, mem_data_in1:-   129
address2:-    59, mem_data_in2:-    75
address3:-    60, mem_data_in3:-    99
address0:-    61, mem_data_in0:-   111
address1:-    62, mem_data_in1:-    96
address2:-    63, mem_data_in2:-    57
address3:-    64, mem_data_in3:-    53
address0:-    65, mem_data_in0:-    24
address1:-    66, mem_data_in1:-    72
address2:-    67, mem_data_in2:-    80
address3:-    68, mem_data_in3:-   136
address0:-    69, mem_data_in0:-   125
address1:-    70, mem_data_in1:-   117
address2:-    71, mem_data_in2:-   121
address3:-    72, mem_data_in3:-    43
address0:-    73, mem_data_in0:-    67
address1:-    74, mem_data_in1:-    57
address2:-    75, mem_data_in2:-    57
address3:-    76, mem_data_in3:-    62
address0:-    77, mem_data_in0:-    43
address1:-    78, mem_data_in1:-   117
address2:-    79, mem_data_in2:-    55
address3:-    80, mem_data_in3:-   102
finish
finish
finish
address0:-    81, mem_data_in0:-    89
finish
$stop called at time : 33330 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 783.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 783.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address1:-    58, mem_data_in1:-   129
address2:-    59, mem_data_in2:-    75
address3:-    60, mem_data_in3:-    99
address0:-    61, mem_data_in0:-   111
address1:-    62, mem_data_in1:-    96
address2:-    63, mem_data_in2:-    57
address3:-    64, mem_data_in3:-    53
address0:-    65, mem_data_in0:-    24
address1:-    66, mem_data_in1:-    72
address2:-    67, mem_data_in2:-    80
address3:-    68, mem_data_in3:-   136
address0:-    69, mem_data_in0:-   125
address1:-    70, mem_data_in1:-   117
address2:-    71, mem_data_in2:-   121
address3:-    72, mem_data_in3:-    43
address0:-    73, mem_data_in0:-    67
address1:-    74, mem_data_in1:-    57
address2:-    75, mem_data_in2:-    57
address3:-    76, mem_data_in3:-    62
address0:-    77, mem_data_in0:-    43
address1:-    78, mem_data_in1:-   117
address2:-    79, mem_data_in2:-    55
address3:-    80, mem_data_in3:-   102
finish
finish
finish
address0:-    81, mem_data_in0:-    89
finish
$stop called at time : 33330 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 783.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address0:-    58, mem_data_in0:-   129
address0:-    59, mem_data_in0:-    75
address0:-    60, mem_data_in0:-    99
address0:-    61, mem_data_in0:-   111
address0:-    62, mem_data_in0:-    96
address0:-    63, mem_data_in0:-    57
address0:-    64, mem_data_in0:-    53
address0:-    65, mem_data_in0:-    24
address0:-    66, mem_data_in0:-    72
address0:-    67, mem_data_in0:-    80
address0:-    68, mem_data_in0:-   136
address0:-    69, mem_data_in0:-   125
address0:-    70, mem_data_in0:-   117
address0:-    71, mem_data_in0:-   121
address0:-    72, mem_data_in0:-    43
address0:-    73, mem_data_in0:-    67
address0:-    74, mem_data_in0:-    57
address0:-    75, mem_data_in0:-    57
address0:-    76, mem_data_in0:-    62
address0:-    77, mem_data_in0:-    43
address0:-    78, mem_data_in0:-   117
address0:-    79, mem_data_in0:-    55
address0:-    80, mem_data_in0:-   102
address0:-    81, mem_data_in0:-    89
finish
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 783.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 783.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address1:-    58, mem_data_in1:-   129
address2:-    59, mem_data_in2:-    75
address3:-    60, mem_data_in3:-    99
address0:-    61, mem_data_in0:-   111
address1:-    62, mem_data_in1:-    96
address2:-    63, mem_data_in2:-    57
address3:-    64, mem_data_in3:-    53
address0:-    65, mem_data_in0:-    24
address1:-    66, mem_data_in1:-    72
address2:-    67, mem_data_in2:-    80
address3:-    68, mem_data_in3:-   136
address0:-    69, mem_data_in0:-   125
address1:-    70, mem_data_in1:-   117
address2:-    71, mem_data_in2:-   121
address3:-    72, mem_data_in3:-    43
address0:-    73, mem_data_in0:-    67
address1:-    74, mem_data_in1:-    57
address2:-    75, mem_data_in2:-    57
address3:-    76, mem_data_in3:-    62
address0:-    77, mem_data_in0:-    43
address1:-    78, mem_data_in1:-   117
address2:-    79, mem_data_in2:-    55
address3:-    80, mem_data_in3:-   102
finish
finish
finish
address0:-    81, mem_data_in0:-    89
finish
$stop called at time : 33330 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address1:-    58, mem_data_in1:-   129
address2:-    59, mem_data_in2:-    75
address3:-    60, mem_data_in3:-    99
address0:-    61, mem_data_in0:-   111
address1:-    62, mem_data_in1:-    96
address2:-    63, mem_data_in2:-    57
address3:-    64, mem_data_in3:-    53
address0:-    65, mem_data_in0:-    24
address1:-    66, mem_data_in1:-    72
address2:-    67, mem_data_in2:-    80
address3:-    68, mem_data_in3:-   136
address0:-    69, mem_data_in0:-   125
address1:-    70, mem_data_in1:-   117
address2:-    71, mem_data_in2:-   121
address3:-    72, mem_data_in3:-    43
address0:-    73, mem_data_in0:-    67
address1:-    74, mem_data_in1:-    57
address2:-    75, mem_data_in2:-    57
address3:-    76, mem_data_in3:-    62
address0:-    77, mem_data_in0:-    43
address1:-    78, mem_data_in1:-   117
address2:-    79, mem_data_in2:-    55
address3:-    80, mem_data_in3:-   102
finish
finish
finish
address0:-    81, mem_data_in0:-    89
finish
$stop called at time : 33330 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.965 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1192.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-    86
address0:-    58, mem_data_in0:-   129
address0:-    59, mem_data_in0:-    75
address0:-    60, mem_data_in0:-    99
address0:-    61, mem_data_in0:-   111
address0:-    62, mem_data_in0:-    96
address0:-    63, mem_data_in0:-    57
address0:-    64, mem_data_in0:-    53
address0:-    65, mem_data_in0:-    24
address0:-    66, mem_data_in0:-    72
address0:-    67, mem_data_in0:-    80
address0:-    68, mem_data_in0:-   136
address0:-    69, mem_data_in0:-   125
address0:-    70, mem_data_in0:-   117
address0:-    71, mem_data_in0:-   121
address0:-    72, mem_data_in0:-    43
address0:-    73, mem_data_in0:-    67
address0:-    74, mem_data_in0:-    57
address0:-    75, mem_data_in0:-    57
address0:-    76, mem_data_in0:-    62
address0:-    77, mem_data_in0:-    43
address0:-    78, mem_data_in0:-   117
address0:-    79, mem_data_in0:-    55
address0:-    80, mem_data_in0:-   102
address0:-    81, mem_data_in0:-    89
finish
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.965 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 22:49:52 2021...
