{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 17:09:42 2011 " "Info: Processing started: Tue May 10 17:09:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a " "Warning: Ignored assignments for entity \"8259a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a_down " "Warning: Ignored assignments for entity \"8259a_down\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pr " "Warning: Ignored assignments for entity \"pr\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity pr -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity pr -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity pr -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity pr -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 irr_a " "Info: Found entity 1: irr_a" {  } { { "irr_a.bdf" "" { Schematic "D:/download/接口/8259/irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isr_a " "Info: Found entity 1: isr_a" {  } { { "isr_a.bdf" "" { Schematic "D:/download/接口/8259/isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 imr_a " "Info: Found entity 1: imr_a" {  } { { "imr_a.bdf" "" { Schematic "D:/download/接口/8259/imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(86) " "Warning (10268): Verilog HDL information at core.v(86): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/download/接口/8259/core_dual.bdf " "Warning: Can't analyze file -- file D:/download/接口/8259/core_dual.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259a_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259a_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259a_down " "Info: Found entity 1: 8259a_down" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "D:/download/接口/8259/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8259a_down " "Info: Elaborating entity \"8259a_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:inst4 " "Info: Elaborating entity \"pr\" for hierarchy \"pr:inst4\"" {  } { { "8259a_down.bdf" "inst4" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { -56 152 328 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp pr.v(17) " "Warning (10036): Verilog HDL or VHDL warning at pr.v(17): object \"tmp\" assigned a value but never read" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_nmr pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"hp_nmr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_isr pr.v(388) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(388): inferring latch(es) for variable \"hp_isr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(582) " "Warning (10230): Verilog HDL assignment warning at pr.v(582): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(583) " "Warning (10230): Verilog HDL assignment warning at pr.v(583): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(584) " "Warning (10230): Verilog HDL assignment warning at pr.v(584): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(585) " "Warning (10230): Verilog HDL assignment warning at pr.v(585): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(586) " "Warning (10230): Verilog HDL assignment warning at pr.v(586): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(587) " "Warning (10230): Verilog HDL assignment warning at pr.v(587): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(588) " "Warning (10230): Verilog HDL assignment warning at pr.v(588): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(589) " "Warning (10230): Verilog HDL assignment warning at pr.v(589): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 pr.v(590) " "Warning (10230): Verilog HDL assignment warning at pr.v(590): truncated value with size 8 to match size of target (3)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(591) " "Warning (10230): Verilog HDL assignment warning at pr.v(591): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[0\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[0\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[1\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[1\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[2\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[2\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[3\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[3\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[4\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[4\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[5\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[5\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[6\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[6\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[7\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[7\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00001000 pr.v(20) " "Info (10041): Inferred latch for \"position.00001000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000111 pr.v(20) " "Info (10041): Inferred latch for \"position.00000111\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000110 pr.v(20) " "Info (10041): Inferred latch for \"position.00000110\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000101 pr.v(20) " "Info (10041): Inferred latch for \"position.00000101\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000100 pr.v(20) " "Info (10041): Inferred latch for \"position.00000100\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000011 pr.v(20) " "Info (10041): Inferred latch for \"position.00000011\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000010 pr.v(20) " "Info (10041): Inferred latch for \"position.00000010\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000001 pr.v(20) " "Info (10041): Inferred latch for \"position.00000001\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000000 pr.v(20) " "Info (10041): Inferred latch for \"position.00000000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[0\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[0\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[1\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[1\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[2\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[2\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[3\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[3\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[4\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[4\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[5\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[5\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[6\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[6\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[7\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[7\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CORE_DOWN2.bdf 1 1 " "Warning: Using design file CORE_DOWN2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CORE_DOWN2 " "Info: Found entity 1: CORE_DOWN2" {  } { { "CORE_DOWN2.bdf" "" { Schematic "D:/download/接口/8259/CORE_DOWN2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE_DOWN2 CORE_DOWN2:inst " "Info: Elaborating entity \"CORE_DOWN2\" for hierarchy \"CORE_DOWN2:inst\"" {  } { { "8259a_down.bdf" "inst" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 296 200 440 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core CORE_DOWN2:inst\|core:inst " "Info: Elaborating entity \"core\" for hierarchy \"CORE_DOWN2:inst\|core:inst\"" {  } { { "CORE_DOWN2.bdf" "inst" { Schematic "D:/download/接口/8259/CORE_DOWN2.bdf" { { -24 248 456 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(48) " "Warning (10230): Verilog HDL assignment warning at core.v(48): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(94) " "Warning (10230): Verilog HDL assignment warning at core.v(94): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(220) " "Warning (10230): Verilog HDL assignment warning at core.v(220): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(223) " "Warning (10230): Verilog HDL assignment warning at core.v(223): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(224) " "Warning (10230): Verilog HDL assignment warning at core.v(224): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(280) " "Warning (10235): Verilog HDL Always Construct warning at core.v(280): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(282) " "Warning (10235): Verilog HDL Always Construct warning at core.v(282): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(283) " "Warning (10235): Verilog HDL Always Construct warning at core.v(283): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(296) " "Warning (10235): Verilog HDL Always Construct warning at core.v(296): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(298) " "Warning (10235): Verilog HDL Always Construct warning at core.v(298): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(299) " "Warning (10235): Verilog HDL Always Construct warning at core.v(299): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(300) " "Warning (10235): Verilog HDL Always Construct warning at core.v(300): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(313) " "Warning (10235): Verilog HDL Always Construct warning at core.v(313): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(327) " "Warning (10235): Verilog HDL Always Construct warning at core.v(327): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(277) " "Warning (10240): Verilog HDL Always Construct warning at core.v(277): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(337) " "Warning (10235): Verilog HDL Always Construct warning at core.v(337): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(338) " "Warning (10235): Verilog HDL Always Construct warning at core.v(338): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(340) " "Warning (10235): Verilog HDL Always Construct warning at core.v(340): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(340) " "Warning (10270): Verilog HDL Case Statement warning at core.v(340): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(340) " "Info (10264): Verilog HDL Case Statement information at core.v(340): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(353) " "Warning (10235): Verilog HDL Always Construct warning at core.v(353): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(365) " "Warning (10235): Verilog HDL Always Construct warning at core.v(365): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(369) " "Warning (10235): Verilog HDL Always Construct warning at core.v(369): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(369) " "Warning (10270): Verilog HDL Case Statement warning at core.v(369): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 369 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(383) " "Warning (10235): Verilog HDL Always Construct warning at core.v(383): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(333) " "Warning (10240): Verilog HDL Always Construct warning at core.v(333): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(387) " "Warning (10230): Verilog HDL assignment warning at core.v(387): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(396) " "Warning (10235): Verilog HDL Always Construct warning at core.v(396): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(398) " "Warning (10235): Verilog HDL Always Construct warning at core.v(398): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(415) " "Warning (10230): Verilog HDL assignment warning at core.v(415): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(416) " "Warning (10230): Verilog HDL assignment warning at core.v(416): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(333) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(333) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(333) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(277) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(277) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(277) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(277) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(277) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(277) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(277) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(277) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 core.v(86) " "Info (10041): Inferred latch for \"write2\" at core.v(86)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 core.v(86) " "Info (10041): Inferred latch for \"write1\" at core.v(86)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select2 select2:inst8 " "Info: Elaborating entity \"select2\" for hierarchy \"select2:inst8\"" {  } { { "8259a_down.bdf" "inst8" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 816 216 352 912 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr_a isr_a:inst2 " "Info: Elaborating entity \"isr_a\" for hierarchy \"isr_a:inst2\"" {  } { { "8259a_down.bdf" "inst2" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { -72 800 952 24 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr isr_a:inst2\|isr:inst " "Info: Elaborating entity \"isr\" for hierarchy \"isr_a:inst2\|isr:inst\"" {  } { { "isr_a.bdf" "inst" { Schematic "D:/download/接口/8259/isr_a.bdf" { { 120 360 520 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(13) " "Warning (10230): Verilog HDL assignment warning at isr.v(13): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(15) " "Warning (10230): Verilog HDL assignment warning at isr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(16) " "Warning (10230): Verilog HDL assignment warning at isr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(17) " "Warning (10230): Verilog HDL assignment warning at isr.v(17): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(18) " "Warning (10230): Verilog HDL assignment warning at isr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(19) " "Warning (10230): Verilog HDL assignment warning at isr.v(19): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(20) " "Warning (10230): Verilog HDL assignment warning at isr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(21) " "Warning (10230): Verilog HDL assignment warning at isr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[7\] isr.v(21) " "Info (10041): Inferred latch for \"isrreg\[7\]\" at isr.v(21)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[6\] isr.v(20) " "Info (10041): Inferred latch for \"isrreg\[6\]\" at isr.v(20)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[5\] isr.v(19) " "Info (10041): Inferred latch for \"isrreg\[5\]\" at isr.v(19)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[4\] isr.v(18) " "Info (10041): Inferred latch for \"isrreg\[4\]\" at isr.v(18)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[3\] isr.v(17) " "Info (10041): Inferred latch for \"isrreg\[3\]\" at isr.v(17)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[2\] isr.v(16) " "Info (10041): Inferred latch for \"isrreg\[2\]\" at isr.v(16)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[1\] isr.v(15) " "Info (10041): Inferred latch for \"isrreg\[1\]\" at isr.v(15)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[0\] isr.v(13) " "Info (10041): Inferred latch for \"isrreg\[0\]\" at isr.v(13)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr_a imr_a:inst1 " "Info: Elaborating entity \"imr_a\" for hierarchy \"imr_a:inst1\"" {  } { { "8259a_down.bdf" "inst1" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 88 664 792 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr imr_a:inst1\|imr:inst " "Info: Elaborating entity \"imr\" for hierarchy \"imr_a:inst1\|imr:inst\"" {  } { { "imr_a.bdf" "inst" { Schematic "D:/download/接口/8259/imr_a.bdf" { { 104 488 656 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[0\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[0\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[1\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[1\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[2\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[2\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[3\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[3\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[4\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[4\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[5\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[5\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[6\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[6\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[7\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[7\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr_a irr_a:inst5 " "Info: Elaborating entity \"irr_a\" for hierarchy \"irr_a:inst5\"" {  } { { "8259a_down.bdf" "inst5" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 232 792 992 488 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr irr_a:inst5\|irr:inst " "Info: Elaborating entity \"irr\" for hierarchy \"irr_a:inst5\|irr:inst\"" {  } { { "irr_a.bdf" "inst" { Schematic "D:/download/接口/8259/irr_a.bdf" { { 40 320 496 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(15) " "Warning (10230): Verilog HDL assignment warning at irr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(18) " "Warning (10230): Verilog HDL assignment warning at irr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(21) " "Warning (10230): Verilog HDL assignment warning at irr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(24) " "Warning (10230): Verilog HDL assignment warning at irr.v(24): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(27) " "Warning (10230): Verilog HDL assignment warning at irr.v(27): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(30) " "Warning (10230): Verilog HDL assignment warning at irr.v(30): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(33) " "Warning (10230): Verilog HDL assignment warning at irr.v(33): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(36) " "Warning (10230): Verilog HDL assignment warning at irr.v(36): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[7\] irr.v(36) " "Info (10041): Inferred latch for \"senselatch\[7\]\" at irr.v(36)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[7\] irr.v(35) " "Info (10041): Inferred latch for \"irrreg\[7\]\" at irr.v(35)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[6\] irr.v(33) " "Info (10041): Inferred latch for \"senselatch\[6\]\" at irr.v(33)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[6\] irr.v(32) " "Info (10041): Inferred latch for \"irrreg\[6\]\" at irr.v(32)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[5\] irr.v(30) " "Info (10041): Inferred latch for \"senselatch\[5\]\" at irr.v(30)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[5\] irr.v(29) " "Info (10041): Inferred latch for \"irrreg\[5\]\" at irr.v(29)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[4\] irr.v(27) " "Info (10041): Inferred latch for \"senselatch\[4\]\" at irr.v(27)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[4\] irr.v(26) " "Info (10041): Inferred latch for \"irrreg\[4\]\" at irr.v(26)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[3\] irr.v(24) " "Info (10041): Inferred latch for \"senselatch\[3\]\" at irr.v(24)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[3\] irr.v(23) " "Info (10041): Inferred latch for \"irrreg\[3\]\" at irr.v(23)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[2\] irr.v(21) " "Info (10041): Inferred latch for \"senselatch\[2\]\" at irr.v(21)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[2\] irr.v(20) " "Info (10041): Inferred latch for \"irrreg\[2\]\" at irr.v(20)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[1\] irr.v(18) " "Info (10041): Inferred latch for \"senselatch\[1\]\" at irr.v(18)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[1\] irr.v(17) " "Info (10041): Inferred latch for \"irrreg\[1\]\" at irr.v(17)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[0\] irr.v(15) " "Info (10041): Inferred latch for \"senselatch\[0\]\" at irr.v(15)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[0\] irr.v(14) " "Info (10041): Inferred latch for \"irrreg\[0\]\" at irr.v(14)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst3 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst3\"" {  } { { "8259a_down.bdf" "inst3" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 584 216 376 680 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[7\] " "Warning: Converting tri-state bus \"gdfx_temp0\[7\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[6\] " "Warning: Converting tri-state bus \"gdfx_temp0\[6\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[5\] " "Warning: Converting tri-state bus \"gdfx_temp0\[5\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[4\] " "Warning: Converting tri-state bus \"gdfx_temp0\[4\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[3\] " "Warning: Converting tri-state bus \"gdfx_temp0\[3\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[2\] " "Warning: Converting tri-state bus \"gdfx_temp0\[2\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[1\] " "Warning: Converting tri-state bus \"gdfx_temp0\[1\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[0\] " "Warning: Converting tri-state bus \"gdfx_temp0\[0\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[0\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[0\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[1\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[1\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[2\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[2\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[3\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[3\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state 5 " "Info: State machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\" contains 5 states" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|8259a_down\|CORE_DOWN2:inst\|core:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state " "Info: Encoding result for state machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0101 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0100 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0100\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0011 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0010 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0010\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0001 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0001 00000 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0010 00011 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0011 00101 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0100 01001 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0101 10001 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000111_3378 " "Warning: Latch pr:inst4\|position.00000111_3378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000110_3517 " "Warning: Latch pr:inst4\|position.00000110_3517 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000101_3656 " "Warning: Latch pr:inst4\|position.00000101_3656 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000100_3795 " "Warning: Latch pr:inst4\|position.00000100_3795 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000011_3934 " "Warning: Latch pr:inst4\|position.00000011_3934 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000010_4073 " "Warning: Latch pr:inst4\|position.00000010_4073 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000001_4212 " "Warning: Latch pr:inst4\|position.00000001_4212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[7\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[4\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[3\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[0\] " "Warning: Latch pr:inst4\|hp_nmr\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[2\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[1\] " "Warning: Latch pr:inst4\|hp_nmr\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[2\] " "Warning: Latch pr:inst4\|hp_nmr\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[3\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[3\] " "Warning: Latch pr:inst4\|hp_nmr\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE pr:inst4\|nmr\[7\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000000_4351 " "Warning: Latch pr:inst4\|position.00000000_4351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~180 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~180\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~181 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~181\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~182 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~182\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~183 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~183\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a " "Warning: Ignored assignments for entity \"8259a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8259/8259.map.smsg " "Info: Generated suppressed messages file D:/download/接口/8259/8259.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "510 " "Info: Implemented 510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Info: Implemented 436 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 17:09:49 2011 " "Info: Processing ended: Tue May 10 17:09:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 17:09:50 2011 " "Info: Processing started: Tue May 10 17:09:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 8259 -c 8259 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 8259 -c 8259" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "8259 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"8259\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "520 Top " "Info: Previous placement does not exist for 520 of 520 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 74 " "Warning: No exact pin location assignment(s) for 31 pins of 74 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CODEout\[2\] " "Info: Pin CODEout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CODEout[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 184 352 528 200 "CODEout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CODEout\[1\] " "Info: Pin CODEout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CODEout[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 184 352 528 200 "CODEout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CODEout\[0\] " "Info: Pin CODEout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { CODEout[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 184 352 528 200 "CODEout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CODEout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[7\] " "Info: Pin ISR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[7] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[6\] " "Info: Pin ISR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[5\] " "Info: Pin ISR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[4\] " "Info: Pin ISR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[3\] " "Info: Pin ISR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[2\] " "Info: Pin ISR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[1\] " "Info: Pin ISR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ISR\[0\] " "Info: Pin ISR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ISR[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 80 1256 1432 96 "ISR\[7..0\]" "" } { -56 952 1040 -40 "ISR\[7..0\]" "" } { 24 72 152 40 "ISR\[7..0\]" "" } { 408 120 200 424 "ISR\[7..0\]" "" } { 72 1184 1256 88 "ISR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ISR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[7\] " "Info: Pin IRR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[7] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[6\] " "Info: Pin IRR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[5\] " "Info: Pin IRR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[4\] " "Info: Pin IRR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[3\] " "Info: Pin IRR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[2\] " "Info: Pin IRR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[1\] " "Info: Pin IRR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRR\[0\] " "Info: Pin IRR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { IRR[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 144 1312 1488 160 "IRR\[7..0\]" "" } { 248 992 1048 264 "IRR\[7..0\]" "" } { 8 72 152 24 "IRR\[7..0\]" "" } { 136 1240 1312 152 "IRR\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[7\] " "Info: Pin EOIout\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[7] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[6\] " "Info: Pin EOIout\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[6] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[5\] " "Info: Pin EOIout\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[5] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[4\] " "Info: Pin EOIout\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[4] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[3\] " "Info: Pin EOIout\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[3] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[2\] " "Info: Pin EOIout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[1\] " "Info: Pin EOIout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOIout\[0\] " "Info: Pin EOIout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { EOIout[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 248 336 512 264 "EOIout\[7..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOIout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPout\[2\] " "Info: Pin SPout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SPout[2] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 216 360 536 232 "SPout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPout\[1\] " "Info: Pin SPout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SPout[1] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 216 360 536 232 "SPout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPout\[0\] " "Info: Pin SPout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SPout[0] } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 216 360 536 232 "SPout\[2..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RESET } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 400 -232 -64 416 "RESET" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|write2  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|write2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|Selector1~241 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|Selector1~241" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 112 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|Selector1~241 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|Selector1~241 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|o1 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|o1" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|Selector0~27 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|Selector0~27" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 112 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|Selector0~27 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|Selector0~27 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|always0~3 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|always0~3" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always0~3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|write2 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|write2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|write2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|write2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|write2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|write2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|o1  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|o1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o1 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pr:inst4\|Equal2~84  " "Info: Automatically promoted node pr:inst4\|Equal2~84 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|Mux11~444 " "Info: Destination node pr:inst4\|Mux11~444" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 394 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Mux11~444 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Mux11~444 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|Mux11~445 " "Info: Destination node pr:inst4\|Mux11~445" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 394 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Mux11~445 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Mux11~445 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|hp_isr\[1\]~1456 " "Info: Destination node pr:inst4\|hp_isr\[1\]~1456" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[1]~1456 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[1]~1456 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|hp_isr\[1\]~1463 " "Info: Destination node pr:inst4\|hp_isr\[1\]~1463" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[1]~1463 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[1]~1463 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|hp_isr\[0\]~1470 " "Info: Destination node pr:inst4\|hp_isr\[0\]~1470" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[0]~1470 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|hp_isr[0]~1470 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[5\]~200 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[5\]~200" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~200 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~200 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Equal2~84 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|Equal2~84 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pr:inst4\|position.00000111~423  " "Info: Automatically promoted node pr:inst4\|position.00000111~423 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|position.00000111~423 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|position.00000111~423 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|always0~3  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|always0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always0~3 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always0~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|ocw3~36  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|ocw3~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 35 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw3~36 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw3~36 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|icw1~0  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|icw1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 32 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|icw1~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|icw1~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|o2~51  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|o2~51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[7\]~763 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[7\]~763" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~763 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~763 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[1\]~764 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[1\]~764" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[1]~764 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[1]~764 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[7\]~765 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[7\]~765" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~765 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~765 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[7\]~767 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[7\]~767" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[6\]~769 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[6\]~769" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[6]~769 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[6]~769 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[4\]~772 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[4\]~772" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[4]~772 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[4]~772 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[1\]~776 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[1\]~776" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[1]~776 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[1]~776 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|er\[2\]~778 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|er\[2\]~778" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[2]~778 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[2]~778 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|ocw2\[6\] " "Info: Destination node CORE_DOWN2:inst\|core:inst\|ocw2\[6\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729  " "Info: Automatically promoted node CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node RESET (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pr:inst4\|position.00000111~423 " "Info: Destination node pr:inst4\|position.00000111~423" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|position.00000111~423 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pr:inst4|position.00000111~423 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|always8~0 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|always8~0" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always8~0 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|always8~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[7\]~198 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[7\]~198" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[7]~198 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[7]~198 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[6\]~199 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[6\]~199" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[6]~199 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[6]~199 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[5\]~200 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[5\]~200" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~200 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~200 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[5\]~201 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[5\]~201" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~201 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[5]~201 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[4\]~203 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[4\]~203" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[4]~203 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[4]~203 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[3\]~204 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[3\]~204" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[3]~204 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[3]~204 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[2\]~205 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[2\]~205" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[2]~205 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[2]~205 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CORE_DOWN2:inst\|core:inst\|setzero\[1\]~206 " "Info: Destination node CORE_DOWN2:inst\|core:inst\|setzero\[1\]~206" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[1]~206 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|setzero[1]~206 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RESET } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 400 -232 -64 416 "RESET" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.30 0 30 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.30 VCCIO, 0 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 14 50 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 11 48 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 11 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 9 47 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.354 ns register register " "Info: Estimated most critical path is register to register delay of 2.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 1 REG LAB_X50_Y18 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y18; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 0.564 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~765 2 COMB LAB_X50_Y18 2 " "Info: 2: + IC(0.145 ns) + CELL(0.419 ns) = 0.564 ns; Loc. = LAB_X50_Y18; Fanout = 2; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~765'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[7]~765 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.275 ns) 1.329 ns CORE_DOWN2:inst\|core:inst\|er\[6\]~770 3 COMB LAB_X51_Y18 1 " "Info: 3: + IC(0.490 ns) + CELL(0.275 ns) = 1.329 ns; Loc. = LAB_X51_Y18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]~770'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { CORE_DOWN2:inst|core:inst|er[7]~765 CORE_DOWN2:inst|core:inst|er[6]~770 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.438 ns) 2.354 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 4 REG LAB_X48_Y18 8 " "Info: 4: + IC(0.587 ns) + CELL(0.438 ns) = 2.354 ns; Loc. = LAB_X48_Y18; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { CORE_DOWN2:inst|core:inst|er[6]~770 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 48.09 % ) " "Info: Total cell delay = 1.132 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 51.91 % ) " "Info: Total interconnect delay = 1.222 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[7]~765 CORE_DOWN2:inst|core:inst|er[6]~770 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "51 " "Warning: Found 51 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CODEout\[2\] 0 " "Info: Pin \"CODEout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CODEout\[1\] 0 " "Info: Pin \"CODEout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CODEout\[0\] 0 " "Info: Pin \"CODEout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[7\] 0 " "Info: Pin \"ISR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[6\] 0 " "Info: Pin \"ISR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[5\] 0 " "Info: Pin \"ISR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[4\] 0 " "Info: Pin \"ISR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[3\] 0 " "Info: Pin \"ISR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[2\] 0 " "Info: Pin \"ISR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[1\] 0 " "Info: Pin \"ISR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ISR\[0\] 0 " "Info: Pin \"ISR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[7\] 0 " "Info: Pin \"IRR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[6\] 0 " "Info: Pin \"IRR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[5\] 0 " "Info: Pin \"IRR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[4\] 0 " "Info: Pin \"IRR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[3\] 0 " "Info: Pin \"IRR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[2\] 0 " "Info: Pin \"IRR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[1\] 0 " "Info: Pin \"IRR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRR\[0\] 0 " "Info: Pin \"IRR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[7\] 0 " "Info: Pin \"EOIout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[6\] 0 " "Info: Pin \"EOIout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[5\] 0 " "Info: Pin \"EOIout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[4\] 0 " "Info: Pin \"EOIout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[3\] 0 " "Info: Pin \"EOIout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[2\] 0 " "Info: Pin \"EOIout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[1\] 0 " "Info: Pin \"EOIout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EOIout\[0\] 0 " "Info: Pin \"EOIout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPout\[2\] 0 " "Info: Pin \"SPout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPout\[1\] 0 " "Info: Pin \"SPout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPout\[0\] 0 " "Info: Pin \"SPout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Info: Pin HEX4\[6\] has VCC driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { HEX4[6] } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { HEX4[2] } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { HEX4[1] } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8259/8259.fit.smsg " "Info: Generated suppressed messages file D:/download/接口/8259/8259.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 17:09:59 2011 " "Info: Processing ended: Tue May 10 17:09:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 17:10:01 2011 " "Info: Processing started: Tue May 10 17:10:01 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 8259 -c 8259 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 8259 -c 8259" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 17:10:09 2011 " "Info: Processing ended: Tue May 10 17:10:09 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 17:10:10 2011 " "Info: Processing started: Tue May 10 17:10:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259 -c 8259 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259 -c 8259 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000100_3795 " "Warning: Node \"pr:inst4\|position.00000100_3795\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000110_3517 " "Warning: Node \"pr:inst4\|position.00000110_3517\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000101_3656 " "Warning: Node \"pr:inst4\|position.00000101_3656\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000111_3378 " "Warning: Node \"pr:inst4\|position.00000111_3378\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|pri\[2\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[0\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[0\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[0\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[0\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|pri\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|pri\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[1\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[1\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[1\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[1\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[2\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[2\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[2\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[2\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[4\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[4\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[4\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[4\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[3\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[3\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[3\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[3\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[6\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[6\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[6\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[6\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[7\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[7\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[7\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[7\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "imr_a:inst1\|imr:inst\|imrreg\[5\] " "Warning: Node \"imr_a:inst1\|imr:inst\|imrreg\[5\]\" is a latch" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|irrreg\[5\] " "Warning: Node \"irr_a:inst5\|irr:inst\|irrreg\[5\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[6\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[6\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[4\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[4\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[7\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[5\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|icw1\[3\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[0\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[0\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[0\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[0\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[3\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|write2 " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|write2\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|er\[2\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|er\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[2\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[1\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[1\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[1\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[1\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[2\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[2\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[2\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[2\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[4\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[4\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[4\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[4\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[3\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[3\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[3\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[3\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[3\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw3\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[6\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[6\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[6\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[6\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[7\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[7\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[7\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[7\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[7\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[5\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "isr_a:inst2\|isr:inst\|isrreg\[5\] " "Warning: Node \"isr_a:inst2\|isr:inst\|isrreg\[5\]\" is a latch" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irr_a:inst5\|irr:inst\|senselatch\[5\] " "Warning: Node \"irr_a:inst5\|irr:inst\|senselatch\[5\]\" is a latch" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|write1 " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|write1\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw3\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[2\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[4\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000000_4351 " "Warning: Node \"pr:inst4\|position.00000000_4351\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw1\[6\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw2\[5\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000001_4212 " "Warning: Node \"pr:inst4\|position.00000001_4212\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000010_4073 " "Warning: Node \"pr:inst4\|position.00000010_4073\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pr:inst4\|position.00000011_3934 " "Warning: Node \"pr:inst4\|position.00000011_3934\" is a latch" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw3\[5\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|ocw3\[6\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|icw1\[1\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "CORE_DOWN2:inst\|core:inst\|icw1\[0\] " "Warning: Node \"CORE_DOWN2:inst\|core:inst\|icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "INTA " "Info: Assuming node \"INTA\" is an undefined clock" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 368 0 168 384 "INTA" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "INTA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RESET " "Info: Assuming node \"RESET\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 400 -232 -64 416 "RESET" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WR " "Info: Assuming node \"WR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IN\[4\] " "Info: Assuming node \"IN\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IN\[3\] " "Info: Assuming node \"IN\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "70 " "Warning: Found 70 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|ocw2\[5\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|write1 " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|write1\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|write1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[5\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[5\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[7\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[7\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[6\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[6\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[3\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[3\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[4\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[4\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[2\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[2\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[1\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[1\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[2\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[2\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[0\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[0\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[1\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|write2 " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|write2\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 38 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|write2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[3\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[3\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "isr_a:inst2\|isr:inst\|isrreg\[0\] " "Info: Detected ripple clock \"isr_a:inst2\|isr:inst\|isrreg\[0\]\" as buffer" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "isr_a:inst2\|isr:inst\|isrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[5\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[5\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[7\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[7\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[4\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[4\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|er\[6\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|er\[6\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|ocw2\[6\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|ocw2\[6\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|ocw2\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[5\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[5\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 29 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[5\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[5\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[7\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[7\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[7\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[7\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 35 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[6\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[6\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[6\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[6\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 32 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[3\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[3\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[3\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[3\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[4\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[4\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[4\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[4\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 26 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[2\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[2\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 20 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[2\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[2\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[1\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[1\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 17 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[1\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[1\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "imr_a:inst1\|imr:inst\|imrreg\[0\] " "Info: Detected ripple clock \"imr_a:inst1\|imr:inst\|imrreg\[0\]\" as buffer" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imr_a:inst1\|imr:inst\|imrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "irr_a:inst5\|irr:inst\|irrreg\[0\] " "Info: Detected ripple clock \"irr_a:inst5\|irr:inst\|irrreg\[0\]\" as buffer" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "irr_a:inst5\|irr:inst\|irrreg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|ocw3~36 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|ocw3~36\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 35 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|ocw3~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|o1 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|o1\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 23 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|o1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|icw1~0 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|icw1~0\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 32 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|WideOr7~280 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|WideOr7~280\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 369 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|WideOr7~280" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|flag2\[0\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|flag2\[0\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|flag2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|flag2\[1\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|flag2\[1\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|flag2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|er\[7\]~767 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|er\[7\]~767\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[7\]~767" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "select2:inst8\|out1\[4\]~93 " "Info: Detected gated clock \"select2:inst8\|out1\[4\]~93\" as buffer" {  } { { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "select2:inst8\|out1\[4\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|state.0101 " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|state.0101\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|state.0001 " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|state.0001\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|always0~3 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|always0~3\" as buffer" {  } { { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|always0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|Equal2~82 " "Info: Detected gated clock \"pr:inst4\|Equal2~82\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|Equal2~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|Equal2~83 " "Info: Detected gated clock \"pr:inst4\|Equal2~83\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 590 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|Equal2~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "select2:inst8\|out1\[3\]~92 " "Info: Detected gated clock \"select2:inst8\|out1\[3\]~92\" as buffer" {  } { { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "select2:inst8\|out1\[3\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1725 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1725\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1725" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1727 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1727\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1727" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1726 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1726\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1726" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|er\[7\]~768 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|er\[7\]~768\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|er\[7\]~768" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|o2~51 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|o2~51\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|o2~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|icw4\[1\] " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 188 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|WideOr2~539 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|WideOr2~539\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|WideOr2~539" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|position.00000101~322 " "Info: Detected gated clock \"pr:inst4\|position.00000101~322\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|position.00000101~322" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|nmr\[5\] " "Info: Detected gated clock \"pr:inst4\|nmr\[5\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|nmr\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 " "Info: Detected gated clock \"CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "CORE_DOWN2:inst\|core:inst\|clr_imr " "Info: Detected ripple clock \"CORE_DOWN2:inst\|core:inst\|clr_imr\" as buffer" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CORE_DOWN2:inst\|core:inst\|clr_imr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|nmr\[3\] " "Info: Detected gated clock \"pr:inst4\|nmr\[3\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|nmr\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|Equal0~93 " "Info: Detected gated clock \"pr:inst4\|Equal0~93\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 27 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|Equal0~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|nmr\[2\] " "Info: Detected gated clock \"pr:inst4\|nmr\[2\]\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|nmr\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|Equal0~94 " "Info: Detected gated clock \"pr:inst4\|Equal0~94\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 27 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|Equal0~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pr:inst4\|position.00000111~423 " "Info: Detected gated clock \"pr:inst4\|position.00000111~423\" as buffer" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "pr:inst4\|position.00000111~423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "INTA register register CORE_DOWN2:inst\|core:inst\|flag2\[0\] CORE_DOWN2:inst\|core:inst\|flag2\[0\] 450.05 MHz Internal " "Info: Clock \"INTA\" Internal fmax is restricted to 450.05 MHz between source register \"CORE_DOWN2:inst\|core:inst\|flag2\[0\]\" and destination register \"CORE_DOWN2:inst\|core:inst\|flag2\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.082 ns + Longest register register " "Info: + Longest register to register delay is 1.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\] 1 REG LCFF_X48_Y17_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.150 ns) 0.471 ns CORE_DOWN2:inst\|core:inst\|Equal7~13 2 COMB LCCOMB_X48_Y17_N14 2 " "Info: 2: + IC(0.321 ns) + CELL(0.150 ns) = 0.471 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 2; COMB Node = 'CORE_DOWN2:inst\|core:inst\|Equal7~13'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|Equal7~13 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 0.998 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\]~22 3 COMB LCCOMB_X48_Y17_N2 1 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 0.998 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]~22'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { CORE_DOWN2:inst|core:inst|Equal7~13 CORE_DOWN2:inst|core:inst|flag2[0]~22 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.082 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\] 4 REG LCFF_X48_Y17_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.082 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CORE_DOWN2:inst|core:inst|flag2[0]~22 CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 47.04 % ) " "Info: Total cell delay = 0.509 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 52.96 % ) " "Info: Total interconnect delay = 0.573 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|Equal7~13 CORE_DOWN2:inst|core:inst|flag2[0]~22 CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.082 ns" { CORE_DOWN2:inst|core:inst|flag2[0] {} CORE_DOWN2:inst|core:inst|Equal7~13 {} CORE_DOWN2:inst|core:inst|flag2[0]~22 {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.321ns 0.252ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 3.137 ns + Shortest register " "Info: + Shortest clock path from clock \"INTA\" to destination register is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns INTA 1 CLK PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 368 0 168 384 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.537 ns) 3.137 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\] 2 REG LCFF_X48_Y17_N3 4 " "Info: 2: + IC(1.738 ns) + CELL(0.537 ns) = 3.137 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.60 % ) " "Info: Total cell delay = 1.399 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 55.40 % ) " "Info: Total interconnect delay = 1.738 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 3.137 ns - Longest register " "Info: - Longest clock path from clock \"INTA\" to source register is 3.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns INTA 1 CLK PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 368 0 168 384 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.537 ns) 3.137 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\] 2 REG LCFF_X48_Y17_N3 4 " "Info: 2: + IC(1.738 ns) + CELL(0.537 ns) = 3.137 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 44.60 % ) " "Info: Total cell delay = 1.399 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 55.40 % ) " "Info: Total interconnect delay = 1.738 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|Equal7~13 CORE_DOWN2:inst|core:inst|flag2[0]~22 CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.082 ns" { CORE_DOWN2:inst|core:inst|flag2[0] {} CORE_DOWN2:inst|core:inst|Equal7~13 {} CORE_DOWN2:inst|core:inst|flag2[0]~22 {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.321ns 0.252ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.084ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.137 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { CORE_DOWN2:inst|core:inst|flag2[0] {} } {  } {  } "" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WR register imr_a:inst1\|imr:inst\|imrreg\[4\] register imr_a:inst1\|imr:inst\|imrreg\[4\] 371.61 MHz 2.691 ns Internal " "Info: Clock \"WR\" has Internal fmax of 371.61 MHz between source register \"imr_a:inst1\|imr:inst\|imrreg\[4\]\" and destination register \"imr_a:inst1\|imr:inst\|imrreg\[4\]\" (period= 2.691 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.531 ns + Longest register register " "Info: + Longest register to register delay is 1.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 1 REG LCCOMB_X48_Y21_N30 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.150 ns) 0.585 ns gdfx_temp0\[4\]~190 2 COMB LCCOMB_X47_Y21_N10 1 " "Info: 2: + IC(0.435 ns) + CELL(0.150 ns) = 0.585 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 1; COMB Node = 'gdfx_temp0\[4\]~190'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { imr_a:inst1|imr:inst|imrreg[4] gdfx_temp0[4]~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 0.985 ns gdfx_temp0\[4\]~191 3 COMB LCCOMB_X47_Y21_N14 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 0.985 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 1; COMB Node = 'gdfx_temp0\[4\]~191'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { gdfx_temp0[4]~190 gdfx_temp0[4]~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 1.531 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 4 REG LCCOMB_X48_Y21_N30 7 " "Info: 4: + IC(0.396 ns) + CELL(0.150 ns) = 1.531 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.450 ns ( 29.39 % ) " "Info: Total cell delay = 0.450 ns ( 29.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.081 ns ( 70.61 % ) " "Info: Total interconnect delay = 1.081 ns ( 70.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { imr_a:inst1|imr:inst|imrreg[4] gdfx_temp0[4]~190 gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.531 ns" { imr_a:inst1|imr:inst|imrreg[4] {} gdfx_temp0[4]~190 {} gdfx_temp0[4]~191 {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.435ns 0.250ns 0.396ns } { 0.000ns 0.150ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 2.555 ns + Shortest register " "Info: + Shortest clock path from clock \"WR\" to destination register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.555 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 2 REG LCCOMB_X48_Y21_N30 7 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 43.72 % ) " "Info: Total cell delay = 1.117 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 56.28 % ) " "Info: Total interconnect delay = 1.438 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 2.555 ns - Longest register " "Info: - Longest clock path from clock \"WR\" to source register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.555 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 2 REG LCCOMB_X48_Y21_N30 7 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 43.72 % ) " "Info: Total cell delay = 1.117 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 56.28 % ) " "Info: Total interconnect delay = 1.438 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.160 ns + " "Info: + Micro setup delay of destination is 1.160 ns" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { imr_a:inst1|imr:inst|imrreg[4] gdfx_temp0[4]~190 gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.531 ns" { imr_a:inst1|imr:inst|imrreg[4] {} gdfx_temp0[4]~190 {} gdfx_temp0[4]~191 {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.435ns 0.250ns 0.396ns } { 0.000ns 0.150ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "EN register CORE_DOWN2:inst\|core:inst\|ocw2\[2\] register CORE_DOWN2:inst\|core:inst\|er\[1\] 239.64 MHz 4.173 ns Internal " "Info: Clock \"EN\" has Internal fmax of 239.64 MHz between source register \"CORE_DOWN2:inst\|core:inst\|ocw2\[2\]\" and destination register \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" (period= 4.173 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.922 ns + Longest register register " "Info: + Longest register to register delay is 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 1 REG LCCOMB_X50_Y18_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 0.555 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~776 2 COMB LCCOMB_X50_Y18_N26 2 " "Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~776'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 0.981 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~781 3 COMB LCCOMB_X50_Y18_N10 1 " "Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~781'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.271 ns) 1.922 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 4 REG LCCOMB_X48_Y18_N14 9 " "Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 36.21 % ) " "Info: Total cell delay = 0.696 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 63.79 % ) " "Info: Total interconnect delay = 1.226 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.407 ns - Smallest " "Info: - Smallest clock skew is -1.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 5.323 ns + Shortest register " "Info: + Shortest clock path from clock \"EN\" to destination register is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns EN 1 CLK PIN_P23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.150 ns) 2.412 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.420 ns) + CELL(0.150 ns) = 2.412 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { EN select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.127 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 3.982 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 4 COMB LCCOMB_X48_Y17_N16 1 " "Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 3.982 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.691 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 5 COMB LCCOMB_X48_Y17_N0 8 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.691 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 5.323 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 6 REG LCCOMB_X48_Y18_N14 9 " "Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.323 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.248 ns ( 42.23 % ) " "Info: Total cell delay = 2.248 ns ( 42.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.075 ns ( 57.77 % ) " "Info: Total interconnect delay = 3.075 ns ( 57.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.730 ns - Longest register " "Info: - Longest clock path from clock \"EN\" to source register is 6.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns EN 1 CLK PIN_P23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.414 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { EN select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.288 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.288 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.000 ns) 5.065 ns CORE_DOWN2:inst\|core:inst\|o2~51clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.275 ns) 6.730 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 5 REG LCCOMB_X50_Y18_N24 5 " "Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 6.730 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 21.05 % ) " "Info: Total cell delay = 1.417 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 78.95 % ) " "Info: Total interconnect delay = 5.313 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.844 ns + " "Info: + Micro setup delay of destination is 0.844 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IN\[4\] register CORE_DOWN2:inst\|core:inst\|ocw2\[2\] register CORE_DOWN2:inst\|core:inst\|er\[1\] 249.25 MHz 4.012 ns Internal " "Info: Clock \"IN\[4\]\" has Internal fmax of 249.25 MHz between source register \"CORE_DOWN2:inst\|core:inst\|ocw2\[2\]\" and destination register \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" (period= 4.012 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.922 ns + Longest register register " "Info: + Longest register to register delay is 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 1 REG LCCOMB_X50_Y18_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 0.555 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~776 2 COMB LCCOMB_X50_Y18_N26 2 " "Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~776'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 0.981 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~781 3 COMB LCCOMB_X50_Y18_N10 1 " "Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~781'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.271 ns) 1.922 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 4 REG LCCOMB_X48_Y18_N14 9 " "Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 36.21 % ) " "Info: Total cell delay = 0.696 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 63.79 % ) " "Info: Total interconnect delay = 1.226 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.246 ns - Smallest " "Info: - Smallest clock skew is -1.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] destination 5.944 ns + Shortest register " "Info: + Shortest clock path from clock \"IN\[4\]\" to destination register is 5.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.748 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 4.603 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 4 COMB LCCOMB_X48_Y17_N16 1 " "Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 4.603 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 5.312 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 5 COMB LCCOMB_X48_Y17_N0 8 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 5.312 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 5.944 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 6 REG LCCOMB_X48_Y18_N14 9 " "Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.405 ns ( 40.46 % ) " "Info: Total cell delay = 2.405 ns ( 40.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 59.54 % ) " "Info: Total interconnect delay = 3.539 ns ( 59.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.393ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] source 7.190 ns - Longest register " "Info: - Longest clock path from clock \"IN\[4\]\" to source register is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.748 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.000 ns) 5.525 ns CORE_DOWN2:inst\|core:inst\|o2~51clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.275 ns) 7.190 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 5 REG LCCOMB_X50_Y18_N24 5 " "Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 7.190 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 23.63 % ) " "Info: Total cell delay = 1.699 ns ( 23.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.491 ns ( 76.37 % ) " "Info: Total interconnect delay = 5.491 ns ( 76.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.844 ns + " "Info: + Micro setup delay of destination is 0.844 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.944 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IN\[3\] register CORE_DOWN2:inst\|core:inst\|ocw2\[2\] register CORE_DOWN2:inst\|core:inst\|er\[1\] 249.25 MHz 4.012 ns Internal " "Info: Clock \"IN\[3\]\" has Internal fmax of 249.25 MHz between source register \"CORE_DOWN2:inst\|core:inst\|ocw2\[2\]\" and destination register \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" (period= 4.012 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.922 ns + Longest register register " "Info: + Longest register to register delay is 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 1 REG LCCOMB_X50_Y18_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.275 ns) 0.555 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~776 2 COMB LCCOMB_X50_Y18_N26 2 " "Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~776'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 0.981 ns CORE_DOWN2:inst\|core:inst\|er\[1\]~781 3 COMB LCCOMB_X50_Y18_N10 1 " "Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]~781'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.271 ns) 1.922 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 4 REG LCCOMB_X48_Y18_N14 9 " "Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 36.21 % ) " "Info: Total cell delay = 0.696 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 63.79 % ) " "Info: Total interconnect delay = 1.226 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.246 ns - Smallest " "Info: - Smallest clock skew is -1.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[3\] destination 5.798 ns + Shortest register " "Info: + Shortest clock path from clock \"IN\[3\]\" to destination register is 5.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.275 ns) 2.887 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { IN[3] select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.602 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 4.457 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 4 COMB LCCOMB_X48_Y17_N16 1 " "Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 4.457 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 5.166 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 5 COMB LCCOMB_X48_Y17_N0 8 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 5.166 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 5.798 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 6 REG LCCOMB_X48_Y18_N14 9 " "Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.798 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 43.64 % ) " "Info: Total cell delay = 2.530 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.268 ns ( 56.36 % ) " "Info: Total interconnect delay = 3.268 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.798 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.798 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[3\] source 7.044 ns - Longest register " "Info: - Longest clock path from clock \"IN\[3\]\" to source register is 7.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.275 ns) 2.887 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { IN[3] select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.602 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.000 ns) 5.379 ns CORE_DOWN2:inst\|core:inst\|o2~51clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.275 ns) 7.044 ns CORE_DOWN2:inst\|core:inst\|ocw2\[2\] 5 REG LCCOMB_X50_Y18_N24 5 " "Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 7.044 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 25.89 % ) " "Info: Total cell delay = 1.824 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.220 ns ( 74.11 % ) " "Info: Total interconnect delay = 5.220 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.044 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.798 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.798 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.044 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.844 ns + " "Info: + Micro setup delay of destination is 0.844 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] CORE_DOWN2:inst|core:inst|er[1]~776 CORE_DOWN2:inst|core:inst|er[1]~781 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { CORE_DOWN2:inst|core:inst|ocw2[2] {} CORE_DOWN2:inst|core:inst|er[1]~776 {} CORE_DOWN2:inst|core:inst|er[1]~781 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.280ns 0.276ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.271ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.798 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.798 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.462ns 0.271ns 0.482ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.393ns 0.438ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|o2~51clkctrl CORE_DOWN2:inst|core:inst|ocw2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.044 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|o2~51clkctrl {} CORE_DOWN2:inst|core:inst|ocw2[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 1.777ns 1.390ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "INTA 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"INTA\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CORE_DOWN2:inst\|core:inst\|er\[1\] CORE_DOWN2:inst\|core:inst\|pri\[0\] INTA 5.442 ns " "Info: Found hold time violation between source  pin or register \"CORE_DOWN2:inst\|core:inst\|er\[1\]\" and destination pin or register \"CORE_DOWN2:inst\|core:inst\|pri\[0\]\" for clock \"INTA\" (Hold time is 5.442 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.917 ns + Largest " "Info: + Largest clock skew is 6.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA destination 11.403 ns + Longest register " "Info: + Longest clock path from clock \"INTA\" to destination register is 11.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns INTA 1 CLK PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 368 0 168 384 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.387 ns CORE_DOWN2:inst\|core:inst\|flag2\[1\] 2 REG LCFF_X48_Y17_N15 4 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.387 ns; Loc. = LCFF_X48_Y17_N15; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.275 ns) 4.459 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 3 COMB LCCOMB_X48_Y17_N0 8 " "Info: 3: + IC(0.797 ns) + CELL(0.275 ns) = 4.459 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { CORE_DOWN2:inst|core:inst|flag2[1] CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.420 ns) 5.357 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 4 REG LCCOMB_X48_Y18_N16 8 " "Info: 4: + IC(0.478 ns) + CELL(0.420 ns) = 5.357 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 5.915 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 5 COMB LCCOMB_X48_Y18_N30 3 " "Info: 5: + IC(0.283 ns) + CELL(0.275 ns) = 5.915 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.275 ns) 6.658 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 6 COMB LCCOMB_X49_Y18_N16 1 " "Info: 6: + IC(0.468 ns) + CELL(0.275 ns) = 6.658 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 7.488 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 7 COMB LCCOMB_X48_Y17_N8 1 " "Info: 7: + IC(0.680 ns) + CELL(0.150 ns) = 7.488 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 8.156 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 8 COMB LCCOMB_X48_Y17_N30 1 " "Info: 8: + IC(0.249 ns) + CELL(0.419 ns) = 8.156 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.000 ns) 9.867 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl 9 COMB CLKCTRL_G7 3 " "Info: 9: + IC(1.711 ns) + CELL(0.000 ns) = 9.867 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.150 ns) 11.403 ns CORE_DOWN2:inst\|core:inst\|pri\[0\] 10 REG LCCOMB_X48_Y18_N10 48 " "Info: 10: + IC(1.386 ns) + CELL(0.150 ns) = 11.403 ns; Loc. = LCCOMB_X48_Y18_N10; Fanout = 48; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.613 ns ( 31.68 % ) " "Info: Total cell delay = 3.613 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.790 ns ( 68.32 % ) " "Info: Total interconnect delay = 7.790 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.403 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[1] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.403 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[1] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.738ns 0.797ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.386ns } { 0.000ns 0.862ns 0.787ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INTA source 4.486 ns - Shortest register " "Info: - Shortest clock path from clock \"INTA\" to source register is 4.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns INTA 1 CLK PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INTA } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 368 0 168 384 "INTA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.787 ns) 3.387 ns CORE_DOWN2:inst\|core:inst\|flag2\[0\] 2 REG LCFF_X48_Y17_N3 4 " "Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.387 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst\|core:inst\|flag2\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.150 ns) 3.854 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 3 COMB LCCOMB_X48_Y17_N0 8 " "Info: 3: + IC(0.317 ns) + CELL(0.150 ns) = 3.854 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.150 ns) 4.486 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 4 REG LCCOMB_X48_Y18_N14 9 " "Info: 4: + IC(0.482 ns) + CELL(0.150 ns) = 4.486 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 43.45 % ) " "Info: Total cell delay = 1.949 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.537 ns ( 56.55 % ) " "Info: Total interconnect delay = 2.537 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.738ns 0.317ns 0.482ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.403 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[1] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.403 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[1] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.738ns 0.797ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.386ns } { 0.000ns 0.862ns 0.787ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.738ns 0.317ns 0.482ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.475 ns - Shortest register register " "Info: - Shortest register to register delay is 1.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|er\[1\] 1 REG LCCOMB_X48_Y18_N14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.271 ns) 0.549 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1731 2 COMB LCCOMB_X48_Y18_N26 1 " "Info: 2: + IC(0.278 ns) + CELL(0.271 ns) = 0.549 ns; Loc. = LCCOMB_X48_Y18_N26; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1731'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { CORE_DOWN2:inst|core:inst|er[1] CORE_DOWN2:inst|core:inst|pri[0]~1731 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 0.946 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1734 3 COMB LCCOMB_X48_Y18_N8 1 " "Info: 3: + IC(0.248 ns) + CELL(0.149 ns) = 0.946 ns; Loc. = LCCOMB_X48_Y18_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1734'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1731 CORE_DOWN2:inst|core:inst|pri[0]~1734 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 1.475 ns CORE_DOWN2:inst\|core:inst\|pri\[0\] 4 REG LCCOMB_X48_Y18_N10 48 " "Info: 4: + IC(0.258 ns) + CELL(0.271 ns) = 1.475 ns; Loc. = LCCOMB_X48_Y18_N10; Fanout = 48; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1734 CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.691 ns ( 46.85 % ) " "Info: Total cell delay = 0.691 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.784 ns ( 53.15 % ) " "Info: Total interconnect delay = 0.784 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { CORE_DOWN2:inst|core:inst|er[1] CORE_DOWN2:inst|core:inst|pri[0]~1731 CORE_DOWN2:inst|core:inst|pri[0]~1734 CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.475 ns" { CORE_DOWN2:inst|core:inst|er[1] {} CORE_DOWN2:inst|core:inst|pri[0]~1731 {} CORE_DOWN2:inst|core:inst|pri[0]~1734 {} CORE_DOWN2:inst|core:inst|pri[0] {} } { 0.000ns 0.278ns 0.248ns 0.258ns } { 0.000ns 0.271ns 0.149ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.403 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[1] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.403 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[1] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[0] {} } { 0.000ns 0.000ns 1.738ns 0.797ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.386ns } { 0.000ns 0.862ns 0.787ns 0.275ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { INTA CORE_DOWN2:inst|core:inst|flag2[0] CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { INTA {} INTA~combout {} CORE_DOWN2:inst|core:inst|flag2[0] {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[1] {} } { 0.000ns 0.000ns 1.738ns 0.317ns 0.482ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { CORE_DOWN2:inst|core:inst|er[1] CORE_DOWN2:inst|core:inst|pri[0]~1731 CORE_DOWN2:inst|core:inst|pri[0]~1734 CORE_DOWN2:inst|core:inst|pri[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.475 ns" { CORE_DOWN2:inst|core:inst|er[1] {} CORE_DOWN2:inst|core:inst|pri[0]~1731 {} CORE_DOWN2:inst|core:inst|pri[0]~1734 {} CORE_DOWN2:inst|core:inst|pri[0] {} } { 0.000ns 0.278ns 0.248ns 0.258ns } { 0.000ns 0.271ns 0.149ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WR 64 " "Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock \"WR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "imr_a:inst1\|imr:inst\|imrreg\[3\] pr:inst4\|position.00000000_4351 WR 3.275 ns " "Info: Found hold time violation between source  pin or register \"imr_a:inst1\|imr:inst\|imrreg\[3\]\" and destination pin or register \"pr:inst4\|position.00000000_4351\" for clock \"WR\" (Hold time is 3.275 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.523 ns + Largest " "Info: + Largest clock skew is 5.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 8.078 ns + Longest register " "Info: + Longest clock path from clock \"WR\" to destination register is 8.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.150 ns) 2.434 ns imr_a:inst1\|imr:inst\|imrreg\[6\] 2 REG LCCOMB_X47_Y19_N18 6 " "Info: 2: + IC(1.442 ns) + CELL(0.150 ns) = 2.434 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 6; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { WR imr_a:inst1|imr:inst|imrreg[6] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.420 ns) 3.140 ns pr:inst4\|position.00000101~322 3 COMB LCCOMB_X47_Y19_N4 16 " "Info: 3: + IC(0.286 ns) + CELL(0.420 ns) = 3.140 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 16; COMB Node = 'pr:inst4\|position.00000101~322'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { imr_a:inst1|imr:inst|imrreg[6] pr:inst4|position.00000101~322 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 3.679 ns pr:inst4\|Equal0~93 4 COMB LCCOMB_X47_Y19_N30 8 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 3.679 ns; Loc. = LCCOMB_X47_Y19_N30; Fanout = 8; COMB Node = 'pr:inst4\|Equal0~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { pr:inst4|position.00000101~322 pr:inst4|Equal0~93 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.275 ns) 4.386 ns pr:inst4\|Equal0~95 5 COMB LCCOMB_X48_Y19_N30 21 " "Info: 5: + IC(0.432 ns) + CELL(0.275 ns) = 4.386 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 21; COMB Node = 'pr:inst4\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { pr:inst4|Equal0~93 pr:inst4|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.271 ns) 5.353 ns pr:inst4\|position.00000111~423 6 COMB LCCOMB_X46_Y19_N24 1 " "Info: 6: + IC(0.696 ns) + CELL(0.271 ns) = 5.353 ns; Loc. = LCCOMB_X46_Y19_N24; Fanout = 1; COMB Node = 'pr:inst4\|position.00000111~423'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { pr:inst4|Equal0~95 pr:inst4|position.00000111~423 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.000 ns) 6.582 ns pr:inst4\|position.00000111~423clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(1.229 ns) + CELL(0.000 ns) = 6.582 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'pr:inst4\|position.00000111~423clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { pr:inst4|position.00000111~423 pr:inst4|position.00000111~423clkctrl } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 8.078 ns pr:inst4\|position.00000000_4351 8 REG LCCOMB_X48_Y19_N0 1 " "Info: 8: + IC(1.346 ns) + CELL(0.150 ns) = 8.078 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 1; REG Node = 'pr:inst4\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { pr:inst4|position.00000111~423clkctrl pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 29.50 % ) " "Info: Total cell delay = 2.383 ns ( 29.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 70.50 % ) " "Info: Total interconnect delay = 5.695 ns ( 70.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.078 ns" { WR imr_a:inst1|imr:inst|imrreg[6] pr:inst4|position.00000101~322 pr:inst4|Equal0~93 pr:inst4|Equal0~95 pr:inst4|position.00000111~423 pr:inst4|position.00000111~423clkctrl pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.078 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[6] {} pr:inst4|position.00000101~322 {} pr:inst4|Equal0~93 {} pr:inst4|Equal0~95 {} pr:inst4|position.00000111~423 {} pr:inst4|position.00000111~423clkctrl {} pr:inst4|position.00000000_4351 {} } { 0.000ns 0.000ns 1.442ns 0.286ns 0.264ns 0.432ns 0.696ns 1.229ns 1.346ns } { 0.000ns 0.842ns 0.150ns 0.420ns 0.275ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR source 2.555 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to source register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.555 ns imr_a:inst1\|imr:inst\|imrreg\[3\] 2 REG LCCOMB_X48_Y21_N28 9 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 9; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { WR imr_a:inst1|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 43.72 % ) " "Info: Total cell delay = 1.117 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 56.28 % ) " "Info: Total interconnect delay = 1.438 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[3] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.078 ns" { WR imr_a:inst1|imr:inst|imrreg[6] pr:inst4|position.00000101~322 pr:inst4|Equal0~93 pr:inst4|Equal0~95 pr:inst4|position.00000111~423 pr:inst4|position.00000111~423clkctrl pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.078 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[6] {} pr:inst4|position.00000101~322 {} pr:inst4|Equal0~93 {} pr:inst4|Equal0~95 {} pr:inst4|position.00000111~423 {} pr:inst4|position.00000111~423clkctrl {} pr:inst4|position.00000000_4351 {} } { 0.000ns 0.000ns 1.442ns 0.286ns 0.264ns 0.432ns 0.696ns 1.229ns 1.346ns } { 0.000ns 0.842ns 0.150ns 0.420ns 0.275ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[3] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.248 ns - Shortest register register " "Info: - Shortest register to register delay is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns imr_a:inst1\|imr:inst\|imrreg\[3\] 1 REG LCCOMB_X48_Y21_N28 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 9; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { imr_a:inst1|imr:inst|imrreg[3] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 0.419 ns pr:inst4\|nmr\[3\] 2 COMB LCCOMB_X48_Y21_N24 17 " "Info: 2: + IC(0.269 ns) + CELL(0.150 ns) = 0.419 ns; Loc. = LCCOMB_X48_Y21_N24; Fanout = 17; COMB Node = 'pr:inst4\|nmr\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { imr_a:inst1|imr:inst|imrreg[3] pr:inst4|nmr[3] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 1.301 ns pr:inst4\|Equal0~95 3 COMB LCCOMB_X48_Y19_N30 21 " "Info: 3: + IC(0.732 ns) + CELL(0.150 ns) = 1.301 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 21; COMB Node = 'pr:inst4\|Equal0~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { pr:inst4|nmr[3] pr:inst4|Equal0~95 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 1.721 ns pr:inst4\|position.00000000~271 4 COMB LCCOMB_X48_Y19_N8 1 " "Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 1.721 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 1; COMB Node = 'pr:inst4\|position.00000000~271'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { pr:inst4|Equal0~95 pr:inst4|position.00000000~271 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 2.248 ns pr:inst4\|position.00000000_4351 5 REG LCCOMB_X48_Y19_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 2.248 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 1; REG Node = 'pr:inst4\|position.00000000_4351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { pr:inst4|position.00000000~271 pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.721 ns ( 32.07 % ) " "Info: Total cell delay = 0.721 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.527 ns ( 67.93 % ) " "Info: Total interconnect delay = 1.527 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { imr_a:inst1|imr:inst|imrreg[3] pr:inst4|nmr[3] pr:inst4|Equal0~95 pr:inst4|position.00000000~271 pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { imr_a:inst1|imr:inst|imrreg[3] {} pr:inst4|nmr[3] {} pr:inst4|Equal0~95 {} pr:inst4|position.00000000~271 {} pr:inst4|position.00000000_4351 {} } { 0.000ns 0.269ns 0.732ns 0.270ns 0.256ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.078 ns" { WR imr_a:inst1|imr:inst|imrreg[6] pr:inst4|position.00000101~322 pr:inst4|Equal0~93 pr:inst4|Equal0~95 pr:inst4|position.00000111~423 pr:inst4|position.00000111~423clkctrl pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.078 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[6] {} pr:inst4|position.00000101~322 {} pr:inst4|Equal0~93 {} pr:inst4|Equal0~95 {} pr:inst4|position.00000111~423 {} pr:inst4|position.00000111~423clkctrl {} pr:inst4|position.00000000_4351 {} } { 0.000ns 0.000ns 1.442ns 0.286ns 0.264ns 0.432ns 0.696ns 1.229ns 1.346ns } { 0.000ns 0.842ns 0.150ns 0.420ns 0.275ns 0.275ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[3] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { imr_a:inst1|imr:inst|imrreg[3] pr:inst4|nmr[3] pr:inst4|Equal0~95 pr:inst4|position.00000000~271 pr:inst4|position.00000000_4351 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { imr_a:inst1|imr:inst|imrreg[3] {} pr:inst4|nmr[3] {} pr:inst4|Equal0~95 {} pr:inst4|position.00000000~271 {} pr:inst4|position.00000000_4351 {} } { 0.000ns 0.269ns 0.732ns 0.270ns 0.256ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "EN 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"EN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] CORE_DOWN2:inst\|core:inst\|pri\[2\] EN 5.74 ns " "Info: Found hold time violation between source  pin or register \"CORE_DOWN2:inst\|core:inst\|ocw2\[7\]\" and destination pin or register \"CORE_DOWN2:inst\|core:inst\|pri\[2\]\" for clock \"EN\" (Hold time is 5.74 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.013 ns + Largest " "Info: + Largest clock skew is 8.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 11.874 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to destination register is 11.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns EN 1 CLK PIN_P23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 2.414 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { EN select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.288 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.288 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 3.835 ns CORE_DOWN2:inst\|core:inst\|ocw2\[5\] 4 REG LCCOMB_X48_Y17_N18 1 " "Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 3.835 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.237 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 5 COMB LCCOMB_X48_Y17_N16 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.237 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.946 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 6 COMB LCCOMB_X48_Y17_N0 8 " "Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 4.946 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.420 ns) 5.844 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 7 REG LCCOMB_X48_Y18_N16 8 " "Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 5.844 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 6.402 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 8 COMB LCCOMB_X48_Y18_N30 3 " "Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.402 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.275 ns) 7.145 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 9 COMB LCCOMB_X49_Y18_N16 1 " "Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.145 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 7.975 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 10 COMB LCCOMB_X48_Y17_N8 1 " "Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 8.643 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 11 COMB LCCOMB_X48_Y17_N30 1 " "Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 8.643 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.000 ns) 10.354 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl 12 COMB CLKCTRL_G7 3 " "Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.354 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 11.874 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 13 REG LCCOMB_X49_Y18_N28 18 " "Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 11.874 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 31.11 % ) " "Info: Total cell delay = 3.694 ns ( 31.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.180 ns ( 68.89 % ) " "Info: Total interconnect delay = 8.180 ns ( 68.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 3.861 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to source register is 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns EN 1 CLK PIN_P23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.150 ns) 2.412 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.420 ns) + CELL(0.150 ns) = 2.412 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { EN select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.127 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 3.861 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 4 REG LCCOMB_X49_Y17_N30 8 " "Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 3.861 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 39.94 % ) " "Info: Total cell delay = 1.542 ns ( 39.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.319 ns ( 60.06 % ) " "Info: Total interconnect delay = 2.319 ns ( 60.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.459ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.459ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.273 ns - Shortest register register " "Info: - Shortest register to register delay is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 1 REG LCCOMB_X49_Y17_N30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736 2 COMB LCCOMB_X49_Y18_N6 1 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 1.604 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737 3 COMB LCCOMB_X49_Y18_N18 1 " "Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 2.273 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 4 REG LCCOMB_X49_Y18_N28 18 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 42.32 % ) " "Info: Total cell delay = 0.962 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 57.68 % ) " "Info: Total interconnect delay = 1.311 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.874 ns" { EN select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.874 ns" { EN {} EN~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.422ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.842ns 0.150ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { EN select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.861 ns" { EN {} EN~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.420ns 0.440ns 0.459ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IN\[4\] 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"IN\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] CORE_DOWN2:inst\|core:inst\|pri\[2\] IN\[4\] 5.579 ns " "Info: Found hold time violation between source  pin or register \"CORE_DOWN2:inst\|core:inst\|ocw2\[7\]\" and destination pin or register \"CORE_DOWN2:inst\|core:inst\|pri\[2\]\" for clock \"IN\[4\]\" (Hold time is 5.579 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.852 ns + Largest " "Info: + Largest clock skew is 7.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] destination 12.334 ns + Longest register " "Info: + Longest clock path from clock \"IN\[4\]\" to destination register is 12.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.748 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 4.295 ns CORE_DOWN2:inst\|core:inst\|ocw2\[5\] 4 REG LCCOMB_X48_Y17_N18 1 " "Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.295 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.697 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 5 COMB LCCOMB_X48_Y17_N16 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.697 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 5.406 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 6 COMB LCCOMB_X48_Y17_N0 8 " "Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.406 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.420 ns) 6.304 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 7 REG LCCOMB_X48_Y18_N16 8 " "Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 6.862 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 8 COMB LCCOMB_X48_Y18_N30 3 " "Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.862 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.275 ns) 7.605 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 9 COMB LCCOMB_X49_Y18_N16 1 " "Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.605 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 8.435 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 10 COMB LCCOMB_X48_Y17_N8 1 " "Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.435 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 9.103 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 11 COMB LCCOMB_X48_Y17_N30 1 " "Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 9.103 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.000 ns) 10.814 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl 12 COMB CLKCTRL_G7 3 " "Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.814 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 12.334 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 13 REG LCCOMB_X49_Y18_N28 18 " "Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 12.334 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 32.24 % ) " "Info: Total cell delay = 3.976 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.358 ns ( 67.76 % ) " "Info: Total interconnect delay = 8.358 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.334 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.334 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] source 4.482 ns - Shortest register " "Info: - Shortest clock path from clock \"IN\[4\]\" to source register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.748 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 4.482 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 4 REG LCCOMB_X49_Y17_N30 8 " "Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 4.482 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 37.91 % ) " "Info: Total cell delay = 1.699 ns ( 37.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 62.09 % ) " "Info: Total interconnect delay = 2.783 ns ( 62.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.482 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.334 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.334 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.482 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.273 ns - Shortest register register " "Info: - Shortest register to register delay is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 1 REG LCCOMB_X49_Y17_N30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736 2 COMB LCCOMB_X49_Y18_N6 1 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 1.604 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737 3 COMB LCCOMB_X49_Y18_N18 1 " "Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 2.273 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 4 REG LCCOMB_X49_Y18_N28 18 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 42.32 % ) " "Info: Total cell delay = 0.962 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 57.68 % ) " "Info: Total interconnect delay = 1.311 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.334 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.334 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.482 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.482 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IN\[3\] 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"IN\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] CORE_DOWN2:inst\|core:inst\|pri\[2\] IN\[3\] 5.579 ns " "Info: Found hold time violation between source  pin or register \"CORE_DOWN2:inst\|core:inst\|ocw2\[7\]\" and destination pin or register \"CORE_DOWN2:inst\|core:inst\|pri\[2\]\" for clock \"IN\[3\]\" (Hold time is 5.579 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.852 ns + Largest " "Info: + Largest clock skew is 7.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[3\] destination 12.188 ns + Longest register " "Info: + Longest clock path from clock \"IN\[3\]\" to destination register is 12.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.275 ns) 2.887 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { IN[3] select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.602 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 4.149 ns CORE_DOWN2:inst\|core:inst\|ocw2\[5\] 4 REG LCCOMB_X48_Y17_N18 1 " "Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.149 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.551 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 5 COMB LCCOMB_X48_Y17_N16 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.551 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 5.260 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 6 COMB LCCOMB_X48_Y17_N0 8 " "Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.260 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.420 ns) 6.158 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 7 REG LCCOMB_X48_Y18_N16 8 " "Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.158 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 6.716 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 8 COMB LCCOMB_X48_Y18_N30 3 " "Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.716 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.275 ns) 7.459 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 9 COMB LCCOMB_X49_Y18_N16 1 " "Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.459 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 8.289 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 10 COMB LCCOMB_X48_Y17_N8 1 " "Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 8.957 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 11 COMB LCCOMB_X48_Y17_N30 1 " "Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 8.957 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.000 ns) 10.668 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl 12 COMB CLKCTRL_G7 3 " "Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.668 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.150 ns) 12.188 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 13 REG LCCOMB_X49_Y18_N28 18 " "Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 12.188 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.101 ns ( 33.65 % ) " "Info: Total cell delay = 4.101 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.087 ns ( 66.35 % ) " "Info: Total interconnect delay = 8.087 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.188 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.188 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[3\] source 4.336 ns - Shortest register " "Info: - Shortest clock path from clock \"IN\[3\]\" to source register is 4.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.275 ns) 2.887 ns select2:inst8\|out1\[3\]~92 2 COMB LCCOMB_X47_Y17_N30 5 " "Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8\|out1\[3\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { IN[3] select2:inst8|out1[3]~92 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.275 ns) 3.602 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 4.336 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 4 REG LCCOMB_X49_Y17_N30 8 " "Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 4.336 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 42.07 % ) " "Info: Total cell delay = 1.824 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.512 ns ( 57.93 % ) " "Info: Total interconnect delay = 2.512 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.188 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.188 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.273 ns - Shortest register register " "Info: - Shortest register to register delay is 2.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|ocw2\[7\] 1 REG LCCOMB_X49_Y17_N30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.393 ns) 1.205 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736 2 COMB LCCOMB_X49_Y18_N6 1 " "Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1736'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.149 ns) 1.604 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737 3 COMB LCCOMB_X49_Y18_N18 1 " "Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1737'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 2.273 ns CORE_DOWN2:inst\|core:inst\|pri\[2\] 4 REG LCCOMB_X49_Y18_N28 18 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 42.32 % ) " "Info: Total cell delay = 0.962 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 57.68 % ) " "Info: Total interconnect delay = 1.311 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.188 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.188 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.370ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { IN[3] select2:inst8|out1[3]~92 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { IN[3] {} IN[3]~combout {} select2:inst8|out1[3]~92 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[7] {} } { 0.000ns 0.000ns 1.613ns 0.440ns 0.459ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.275ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] CORE_DOWN2:inst|core:inst|pri[2]~1736 CORE_DOWN2:inst|core:inst|pri[2]~1737 CORE_DOWN2:inst|core:inst|pri[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.273 ns" { CORE_DOWN2:inst|core:inst|ocw2[7] {} CORE_DOWN2:inst|core:inst|pri[2]~1736 {} CORE_DOWN2:inst|core:inst|pri[2]~1737 {} CORE_DOWN2:inst|core:inst|pri[2] {} } { 0.000ns 0.812ns 0.250ns 0.249ns } { 0.000ns 0.393ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "imr_a:inst1\|imr:inst\|imrreg\[4\] CS WR 9.500 ns register " "Info: tsu for register \"imr_a:inst1\|imr:inst\|imrreg\[4\]\" (data pin = \"CS\", clock pin = \"WR\") is 9.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.895 ns + Longest pin register " "Info: + Longest pin to register delay is 10.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 320 0 168 336 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.627 ns) + CELL(0.275 ns) 7.754 ns gdfx_temp0\[6\]~175 2 COMB LCCOMB_X49_Y17_N12 2 " "Info: 2: + IC(6.627 ns) + CELL(0.275 ns) = 7.754 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 2; COMB Node = 'gdfx_temp0\[6\]~175'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { CS gdfx_temp0[6]~175 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 8.159 ns gdfx_temp0\[6\]~176 3 COMB LCCOMB_X49_Y17_N24 12 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 8.159 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 12; COMB Node = 'gdfx_temp0\[6\]~176'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { gdfx_temp0[6]~175 gdfx_temp0[6]~176 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.438 ns) 9.949 ns gdfx_temp0\[4\]~190 4 COMB LCCOMB_X47_Y21_N10 1 " "Info: 4: + IC(1.352 ns) + CELL(0.438 ns) = 9.949 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 1; COMB Node = 'gdfx_temp0\[4\]~190'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { gdfx_temp0[6]~176 gdfx_temp0[4]~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 10.349 ns gdfx_temp0\[4\]~191 5 COMB LCCOMB_X47_Y21_N14 1 " "Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 10.349 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 1; COMB Node = 'gdfx_temp0\[4\]~191'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { gdfx_temp0[4]~190 gdfx_temp0[4]~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 10.895 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 6 REG LCCOMB_X48_Y21_N30 7 " "Info: 6: + IC(0.396 ns) + CELL(0.150 ns) = 10.895 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.015 ns ( 18.49 % ) " "Info: Total cell delay = 2.015 ns ( 18.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.880 ns ( 81.51 % ) " "Info: Total interconnect delay = 8.880 ns ( 81.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.895 ns" { CS gdfx_temp0[6]~175 gdfx_temp0[6]~176 gdfx_temp0[4]~190 gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.895 ns" { CS {} CS~combout {} gdfx_temp0[6]~175 {} gdfx_temp0[6]~176 {} gdfx_temp0[4]~190 {} gdfx_temp0[4]~191 {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 6.627ns 0.255ns 1.352ns 0.250ns 0.396ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.160 ns + " "Info: + Micro setup delay of destination is 1.160 ns" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WR destination 2.555 ns - Shortest register " "Info: - Shortest clock path from clock \"WR\" to destination register is 2.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WR 1 CLK PIN_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 352 0 168 368 "WR" "" } { 136 568 664 152 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.555 ns imr_a:inst1\|imr:inst\|imrreg\[4\] 2 REG LCCOMB_X48_Y21_N30 7 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1\|imr:inst\|imrreg\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 43.72 % ) " "Info: Total cell delay = 1.117 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 56.28 % ) " "Info: Total interconnect delay = 1.438 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.895 ns" { CS gdfx_temp0[6]~175 gdfx_temp0[6]~176 gdfx_temp0[4]~190 gdfx_temp0[4]~191 imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.895 ns" { CS {} CS~combout {} gdfx_temp0[6]~175 {} gdfx_temp0[6]~176 {} gdfx_temp0[4]~190 {} gdfx_temp0[4]~191 {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 6.627ns 0.255ns 1.352ns 0.250ns 0.396ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.438ns 0.150ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { WR imr_a:inst1|imr:inst|imrreg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.555 ns" { WR {} WR~combout {} imr_a:inst1|imr:inst|imrreg[4] {} } { 0.000ns 0.000ns 1.438ns } { 0.000ns 0.842ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN\[4\] HEX4\[0\] CORE_DOWN2:inst\|core:inst\|pri\[1\] 26.608 ns register " "Info: tco from clock \"IN\[4\]\" to destination pin \"HEX4\[0\]\" through register \"CORE_DOWN2:inst\|core:inst\|pri\[1\]\" is 26.608 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] source 12.349 ns + Longest register " "Info: + Longest clock path from clock \"IN\[4\]\" to source register is 12.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.150 ns) 3.748 ns CORE_DOWN2:inst\|core:inst\|o2~51 3 COMB LCCOMB_X48_Y17_N20 13 " "Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst\|core:inst\|o2~51'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 4.295 ns CORE_DOWN2:inst\|core:inst\|ocw2\[5\] 4 REG LCCOMB_X48_Y17_N18 1 " "Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.295 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw2\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 4.697 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~767 5 COMB LCCOMB_X48_Y17_N16 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.697 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~767'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 5.406 ns CORE_DOWN2:inst\|core:inst\|er\[7\]~768 6 COMB LCCOMB_X48_Y17_N0 8 " "Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.406 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst\|core:inst\|er\[7\]~768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.420 ns) 6.304 ns CORE_DOWN2:inst\|core:inst\|er\[6\] 7 REG LCCOMB_X48_Y18_N16 8 " "Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst\|core:inst\|er\[6\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.275 ns) 6.862 ns CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722 8 COMB LCCOMB_X48_Y18_N30 3 " "Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.862 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[0\]~1722'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.275 ns) 7.605 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723 9 COMB LCCOMB_X49_Y18_N16 1 " "Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.605 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1723'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.150 ns) 8.435 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724 10 COMB LCCOMB_X48_Y17_N8 1 " "Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.435 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 9.103 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729 11 COMB LCCOMB_X48_Y17_N30 1 " "Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 9.103 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.000 ns) 10.814 ns CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl 12 COMB CLKCTRL_G7 3 " "Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.814 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|pri\[2\]~1729clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.150 ns) 12.349 ns CORE_DOWN2:inst\|core:inst\|pri\[1\] 13 REG LCCOMB_X48_Y18_N24 44 " "Info: 13: + IC(1.385 ns) + CELL(0.150 ns) = 12.349 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 44; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 32.20 % ) " "Info: Total cell delay = 3.976 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.373 ns ( 67.80 % ) " "Info: Total interconnect delay = 8.373 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.349 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.349 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.385ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.259 ns + Longest register pin " "Info: + Longest register to pin delay is 14.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CORE_DOWN2:inst\|core:inst\|pri\[1\] 1 REG LCCOMB_X48_Y18_N24 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 44; REG Node = 'CORE_DOWN2:inst\|core:inst\|pri\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CORE_DOWN2:inst|core:inst|pri[1] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.419 ns) 1.494 ns pr:inst4\|Mux0~217 2 COMB LCCOMB_X47_Y20_N10 2 " "Info: 2: + IC(1.075 ns) + CELL(0.419 ns) = 1.494 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'pr:inst4\|Mux0~217'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CORE_DOWN2:inst|core:inst|pri[1] pr:inst4|Mux0~217 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.437 ns) 2.205 ns pr:inst4\|Mux0~213 3 COMB LCCOMB_X47_Y20_N6 1 " "Info: 3: + IC(0.274 ns) + CELL(0.437 ns) = 2.205 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 1; COMB Node = 'pr:inst4\|Mux0~213'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { pr:inst4|Mux0~217 pr:inst4|Mux0~213 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 2.917 ns pr:inst4\|Mux0~214 4 COMB LCCOMB_X47_Y20_N20 1 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 2.917 ns; Loc. = LCCOMB_X47_Y20_N20; Fanout = 1; COMB Node = 'pr:inst4\|Mux0~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { pr:inst4|Mux0~213 pr:inst4|Mux0~214 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.150 ns) 3.783 ns pr:inst4\|hp_nmr\[0\] 5 COMB LCCOMB_X46_Y19_N2 1 " "Info: 5: + IC(0.716 ns) + CELL(0.150 ns) = 3.783 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 1; COMB Node = 'pr:inst4\|hp_nmr\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { pr:inst4|Mux0~214 pr:inst4|hp_nmr[0] } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.275 ns) 4.722 ns pr:inst4\|LessThan0~656 6 COMB LCCOMB_X50_Y19_N4 1 " "Info: 6: + IC(0.664 ns) + CELL(0.275 ns) = 4.722 ns; Loc. = LCCOMB_X50_Y19_N4; Fanout = 1; COMB Node = 'pr:inst4\|LessThan0~656'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { pr:inst4|hp_nmr[0] pr:inst4|LessThan0~656 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 5.248 ns pr:inst4\|LessThan0~657 7 COMB LCCOMB_X50_Y19_N8 1 " "Info: 7: + IC(0.251 ns) + CELL(0.275 ns) = 5.248 ns; Loc. = LCCOMB_X50_Y19_N8; Fanout = 1; COMB Node = 'pr:inst4\|LessThan0~657'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { pr:inst4|LessThan0~656 pr:inst4|LessThan0~657 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.271 ns) 6.300 ns pr:inst4\|LessThan0~659 8 COMB LCCOMB_X49_Y20_N10 1 " "Info: 8: + IC(0.781 ns) + CELL(0.271 ns) = 6.300 ns; Loc. = LCCOMB_X49_Y20_N10; Fanout = 1; COMB Node = 'pr:inst4\|LessThan0~659'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { pr:inst4|LessThan0~657 pr:inst4|LessThan0~659 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 7.031 ns pr:inst4\|LessThan0~660 9 COMB LCCOMB_X49_Y20_N6 9 " "Info: 9: + IC(0.293 ns) + CELL(0.438 ns) = 7.031 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 9; COMB Node = 'pr:inst4\|LessThan0~660'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { pr:inst4|LessThan0~659 pr:inst4|LessThan0~660 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 7.487 ns pr:inst4\|intr~37 10 COMB LCCOMB_X49_Y20_N22 4 " "Info: 10: + IC(0.306 ns) + CELL(0.150 ns) = 7.487 ns; Loc. = LCCOMB_X49_Y20_N22; Fanout = 4; COMB Node = 'pr:inst4\|intr~37'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { pr:inst4|LessThan0~660 pr:inst4|intr~37 } "NODE_NAME" } } { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.140 ns) + CELL(2.632 ns) 14.259 ns HEX4\[0\] 11 PIN PIN_U9 0 " "Info: 11: + IC(4.140 ns) + CELL(2.632 ns) = 14.259 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'HEX4\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.772 ns" { pr:inst4|intr~37 HEX4[0] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.485 ns ( 38.47 % ) " "Info: Total cell delay = 5.485 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.774 ns ( 61.53 % ) " "Info: Total interconnect delay = 8.774 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.259 ns" { CORE_DOWN2:inst|core:inst|pri[1] pr:inst4|Mux0~217 pr:inst4|Mux0~213 pr:inst4|Mux0~214 pr:inst4|hp_nmr[0] pr:inst4|LessThan0~656 pr:inst4|LessThan0~657 pr:inst4|LessThan0~659 pr:inst4|LessThan0~660 pr:inst4|intr~37 HEX4[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.259 ns" { CORE_DOWN2:inst|core:inst|pri[1] {} pr:inst4|Mux0~217 {} pr:inst4|Mux0~213 {} pr:inst4|Mux0~214 {} pr:inst4|hp_nmr[0] {} pr:inst4|LessThan0~656 {} pr:inst4|LessThan0~657 {} pr:inst4|LessThan0~659 {} pr:inst4|LessThan0~660 {} pr:inst4|intr~37 {} HEX4[0] {} } { 0.000ns 1.075ns 0.274ns 0.274ns 0.716ns 0.664ns 0.251ns 0.781ns 0.293ns 0.306ns 4.140ns } { 0.000ns 0.419ns 0.437ns 0.438ns 0.150ns 0.275ns 0.275ns 0.271ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.349 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|o2~51 CORE_DOWN2:inst|core:inst|ocw2[5] CORE_DOWN2:inst|core:inst|er[7]~767 CORE_DOWN2:inst|core:inst|er[7]~768 CORE_DOWN2:inst|core:inst|er[6] CORE_DOWN2:inst|core:inst|pri[0]~1722 CORE_DOWN2:inst|core:inst|pri[2]~1723 CORE_DOWN2:inst|core:inst|pri[2]~1724 CORE_DOWN2:inst|core:inst|pri[2]~1729 CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl CORE_DOWN2:inst|core:inst|pri[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "12.349 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|o2~51 {} CORE_DOWN2:inst|core:inst|ocw2[5] {} CORE_DOWN2:inst|core:inst|er[7]~767 {} CORE_DOWN2:inst|core:inst|er[7]~768 {} CORE_DOWN2:inst|core:inst|er[6] {} CORE_DOWN2:inst|core:inst|pri[0]~1722 {} CORE_DOWN2:inst|core:inst|pri[2]~1723 {} CORE_DOWN2:inst|core:inst|pri[2]~1724 {} CORE_DOWN2:inst|core:inst|pri[2]~1729 {} CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl {} CORE_DOWN2:inst|core:inst|pri[1] {} } { 0.000ns 0.000ns 1.600ns 0.724ns 0.272ns 0.252ns 0.271ns 0.478ns 0.283ns 0.468ns 0.680ns 0.249ns 1.711ns 1.385ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.275ns 0.150ns 0.438ns 0.420ns 0.275ns 0.275ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.259 ns" { CORE_DOWN2:inst|core:inst|pri[1] pr:inst4|Mux0~217 pr:inst4|Mux0~213 pr:inst4|Mux0~214 pr:inst4|hp_nmr[0] pr:inst4|LessThan0~656 pr:inst4|LessThan0~657 pr:inst4|LessThan0~659 pr:inst4|LessThan0~660 pr:inst4|intr~37 HEX4[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.259 ns" { CORE_DOWN2:inst|core:inst|pri[1] {} pr:inst4|Mux0~217 {} pr:inst4|Mux0~213 {} pr:inst4|Mux0~214 {} pr:inst4|hp_nmr[0] {} pr:inst4|LessThan0~656 {} pr:inst4|LessThan0~657 {} pr:inst4|LessThan0~659 {} pr:inst4|LessThan0~660 {} pr:inst4|intr~37 {} HEX4[0] {} } { 0.000ns 1.075ns 0.274ns 0.274ns 0.716ns 0.664ns 0.251ns 0.781ns 0.293ns 0.306ns 4.140ns } { 0.000ns 0.419ns 0.437ns 0.438ns 0.150ns 0.275ns 0.275ns 0.271ns 0.438ns 0.150ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CS HEX0\[2\] 16.833 ns Longest " "Info: Longest tpd from source pin \"CS\" to destination pin \"HEX0\[2\]\" is 16.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CS 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'CS'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 320 0 168 336 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.627 ns) + CELL(0.275 ns) 7.754 ns gdfx_temp0\[6\]~175 2 COMB LCCOMB_X49_Y17_N12 2 " "Info: 2: + IC(6.627 ns) + CELL(0.275 ns) = 7.754 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 2; COMB Node = 'gdfx_temp0\[6\]~175'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { CS gdfx_temp0[6]~175 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.160 ns CORE_DOWN2:inst\|core:inst\|dataout~526 3 COMB LCCOMB_X49_Y17_N16 9 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 8.160 ns; Loc. = LCCOMB_X49_Y17_N16; Fanout = 9; COMB Node = 'CORE_DOWN2:inst\|core:inst\|dataout~526'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { gdfx_temp0[6]~175 CORE_DOWN2:inst|core:inst|dataout~526 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.378 ns) 9.244 ns CORE_DOWN2:inst\|core:inst\|dataout\[2\]~536 4 COMB LCCOMB_X48_Y16_N28 3 " "Info: 4: + IC(0.706 ns) + CELL(0.378 ns) = 9.244 ns; Loc. = LCCOMB_X48_Y16_N28; Fanout = 3; COMB Node = 'CORE_DOWN2:inst\|core:inst\|dataout\[2\]~536'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { CORE_DOWN2:inst|core:inst|dataout~526 CORE_DOWN2:inst|core:inst|dataout[2]~536 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.437 ns) 10.442 ns CORE_DOWN2:inst\|core:inst\|dataout\[1\]~529 5 COMB LCCOMB_X48_Y12_N10 7 " "Info: 5: + IC(0.761 ns) + CELL(0.437 ns) = 10.442 ns; Loc. = LCCOMB_X48_Y12_N10; Fanout = 7; COMB Node = 'CORE_DOWN2:inst\|core:inst\|dataout\[1\]~529'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { CORE_DOWN2:inst|core:inst|dataout[2]~536 CORE_DOWN2:inst|core:inst|dataout[1]~529 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.438 ns) 11.368 ns segout:inst3\|WideOr4~15 6 COMB LCCOMB_X49_Y12_N8 1 " "Info: 6: + IC(0.488 ns) + CELL(0.438 ns) = 11.368 ns; Loc. = LCCOMB_X49_Y12_N8; Fanout = 1; COMB Node = 'segout:inst3\|WideOr4~15'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { CORE_DOWN2:inst|core:inst|dataout[1]~529 segout:inst3|WideOr4~15 } "NODE_NAME" } } { "segout.v" "" { Text "D:/download/接口/8259/segout.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(2.778 ns) 16.833 ns HEX0\[2\] 7 PIN PIN_AC12 0 " "Info: 7: + IC(2.687 ns) + CELL(2.778 ns) = 16.833 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.465 ns" { segout:inst3|WideOr4~15 HEX0[2] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 608 408 584 624 "HEX0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.308 ns ( 31.53 % ) " "Info: Total cell delay = 5.308 ns ( 31.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.525 ns ( 68.47 % ) " "Info: Total interconnect delay = 11.525 ns ( 68.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.833 ns" { CS gdfx_temp0[6]~175 CORE_DOWN2:inst|core:inst|dataout~526 CORE_DOWN2:inst|core:inst|dataout[2]~536 CORE_DOWN2:inst|core:inst|dataout[1]~529 segout:inst3|WideOr4~15 HEX0[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.833 ns" { CS {} CS~combout {} gdfx_temp0[6]~175 {} CORE_DOWN2:inst|core:inst|dataout~526 {} CORE_DOWN2:inst|core:inst|dataout[2]~536 {} CORE_DOWN2:inst|core:inst|dataout[1]~529 {} segout:inst3|WideOr4~15 {} HEX0[2] {} } { 0.000ns 0.000ns 6.627ns 0.256ns 0.706ns 0.761ns 0.488ns 2.687ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.378ns 0.437ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "CORE_DOWN2:inst\|core:inst\|ocw3\[0\] IN\[0\] IN\[4\] 4.097 ns register " "Info: th for register \"CORE_DOWN2:inst\|core:inst\|ocw3\[0\]\" (data pin = \"IN\[0\]\", clock pin = \"IN\[4\]\") is 4.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN\[4\] destination 7.400 ns + Longest register " "Info: + Longest clock path from clock \"IN\[4\]\" to destination register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[4\] 1 CLK PIN_AF14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 2.874 ns select2:inst8\|out1\[4\]~93 2 COMB LCCOMB_X47_Y16_N0 4 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8\|out1\[4\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { IN[4] select2:inst8|out1[4]~93 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.150 ns) 3.747 ns CORE_DOWN2:inst\|core:inst\|ocw3~36 3 COMB LCCOMB_X48_Y17_N22 1 " "Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 1; COMB Node = 'CORE_DOWN2:inst\|core:inst\|ocw3~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|ocw3~36 } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 5.900 ns CORE_DOWN2:inst\|core:inst\|ocw3~36clkctrl 4 COMB CLKCTRL_G14 4 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 5.900 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'CORE_DOWN2:inst\|core:inst\|ocw3~36clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { CORE_DOWN2:inst|core:inst|ocw3~36 CORE_DOWN2:inst|core:inst|ocw3~36clkctrl } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.150 ns) 7.400 ns CORE_DOWN2:inst\|core:inst\|ocw3\[0\] 5 REG LCCOMB_X49_Y17_N20 1 " "Info: 5: + IC(1.350 ns) + CELL(0.150 ns) = 7.400 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw3\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CORE_DOWN2:inst|core:inst|ocw3~36clkctrl CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 21.27 % ) " "Info: Total cell delay = 1.574 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 78.73 % ) " "Info: Total interconnect delay = 5.826 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|ocw3~36 CORE_DOWN2:inst|core:inst|ocw3~36clkctrl CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|ocw3~36 {} CORE_DOWN2:inst|core:inst|ocw3~36clkctrl {} CORE_DOWN2:inst|core:inst|ocw3[0] {} } { 0.000ns 0.000ns 1.600ns 0.723ns 2.153ns 1.350ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns IN\[0\] 1 PIN PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'IN\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 856 48 216 872 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.275 ns) 2.416 ns select2:inst8\|out1\[0\]~98 2 COMB LCCOMB_X50_Y17_N18 4 " "Info: 2: + IC(1.142 ns) + CELL(0.275 ns) = 2.416 ns; Loc. = LCCOMB_X50_Y17_N18; Fanout = 4; COMB Node = 'select2:inst8\|out1\[0\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { IN[0] select2:inst8|out1[0]~98 } "NODE_NAME" } } { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.415 ns) 3.303 ns CORE_DOWN2:inst\|core:inst\|ocw3\[0\] 3 REG LCCOMB_X49_Y17_N20 1 " "Info: 3: + IC(0.472 ns) + CELL(0.415 ns) = 3.303 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; REG Node = 'CORE_DOWN2:inst\|core:inst\|ocw3\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { select2:inst8|out1[0]~98 CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 51.14 % ) " "Info: Total cell delay = 1.689 ns ( 51.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.614 ns ( 48.86 % ) " "Info: Total interconnect delay = 1.614 ns ( 48.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { IN[0] select2:inst8|out1[0]~98 CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { IN[0] {} IN[0]~combout {} select2:inst8|out1[0]~98 {} CORE_DOWN2:inst|core:inst|ocw3[0] {} } { 0.000ns 0.000ns 1.142ns 0.472ns } { 0.000ns 0.999ns 0.275ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { IN[4] select2:inst8|out1[4]~93 CORE_DOWN2:inst|core:inst|ocw3~36 CORE_DOWN2:inst|core:inst|ocw3~36clkctrl CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { IN[4] {} IN[4]~combout {} select2:inst8|out1[4]~93 {} CORE_DOWN2:inst|core:inst|ocw3~36 {} CORE_DOWN2:inst|core:inst|ocw3~36clkctrl {} CORE_DOWN2:inst|core:inst|ocw3[0] {} } { 0.000ns 0.000ns 1.600ns 0.723ns 2.153ns 1.350ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { IN[0] select2:inst8|out1[0]~98 CORE_DOWN2:inst|core:inst|ocw3[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.303 ns" { IN[0] {} IN[0]~combout {} select2:inst8|out1[0]~98 {} CORE_DOWN2:inst|core:inst|ocw3[0] {} } { 0.000ns 0.000ns 1.142ns 0.472ns } { 0.000ns 0.999ns 0.275ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 82 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 17:10:11 2011 " "Info: Processing ended: Tue May 10 17:10:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 273 s " "Info: Quartus II Full Compilation was successful. 0 errors, 273 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
