Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May 23 15:35:37 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.621    -5342.711                   2781                13149        0.022        0.000                      0                13149        3.000        0.000                       0                  2559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -37.621    -5225.870                   2685                12287        0.042        0.000                      0                12287        3.750        0.000                       0                  2265  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.346        0.000                      0                  575        0.152        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.311     -116.841                     96                  862        0.022        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2685  Failing Endpoints,  Worst Slack      -37.621ns,  Total Violation    -5225.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.621ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.978ns  (logic 15.851ns (35.242%)  route 29.127ns (64.758%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.608 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    44.428    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X46Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    44.978 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.978    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                4.854     7.357    
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                         -44.978    
  -------------------------------------------------------------------
                         slack                                -37.621    

Slack (VIOLATED) :        -37.391ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.992ns  (logic 15.865ns (35.262%)  route 29.127ns (64.738%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.608 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    44.428    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X46Y94         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    44.992 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.992    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.098     7.601    
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                         -44.992    
  -------------------------------------------------------------------
                         slack                                -37.391    

Slack (VIOLATED) :        -37.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.916ns  (logic 15.789ns (35.152%)  route 29.127ns (64.848%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.608 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    44.428    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X46Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    44.916 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.916    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.098     7.601    
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                         -44.916    
  -------------------------------------------------------------------
                         slack                                -37.315    

Slack (VIOLATED) :        -37.220ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.821ns  (logic 15.694ns (35.015%)  route 29.127ns (64.985%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.608 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.820    44.428    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X46Y94         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    44.821 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.821    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.098     7.601    
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                         -44.821    
  -------------------------------------------------------------------
                         slack                                -37.220    

Slack (VIOLATED) :        -36.063ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.622ns  (logic 15.315ns (35.108%)  route 28.307ns (64.892%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.622 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.622    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -43.622    
  -------------------------------------------------------------------
                         slack                                -36.063    

Slack (VIOLATED) :        -35.988ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.547ns  (logic 15.240ns (34.996%)  route 28.307ns (65.003%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.547 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.547    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -43.547    
  -------------------------------------------------------------------
                         slack                                -35.988    

Slack (VIOLATED) :        -35.957ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.608ns  (logic 15.301ns (35.087%)  route 28.307ns (64.913%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.608 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.608    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.149     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -43.608    
  -------------------------------------------------------------------
                         slack                                -35.957    

Slack (VIOLATED) :        -35.902ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.461ns  (logic 15.154ns (34.868%)  route 28.307ns (65.132%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.303 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.082    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X45Y94         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.461 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.461    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -43.461    
  -------------------------------------------------------------------
                         slack                                -35.902    

Slack (VIOLATED) :        -34.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.317ns  (logic 14.789ns (34.948%)  route 27.528ns (65.052%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.317 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.317    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X45Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -42.317    
  -------------------------------------------------------------------
                         slack                                -34.757    

Slack (VIOLATED) :        -34.682ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.242ns  (logic 14.714ns (34.833%)  route 27.528ns (65.167%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.144     3.438    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.562 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.716    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.124     3.840 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.451     4.291    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.415 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     4.577    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.701 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.279     4.980    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.104 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     5.416    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.540 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.691    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.969    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X43Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.093 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.302     6.395    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     6.684    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     6.808 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.442     7.250    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.374 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.529    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     7.653 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.940    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.064 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.349    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.473 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.627    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X45Y89         LUT1 (Prop_lut1_I0_O)        0.124     8.751 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.035    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.159 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.308    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X47Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.432 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351     9.782    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124     9.906 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.162    10.068    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.124    10.192 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    10.483    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    10.607 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.282    10.890    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.014 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    11.165    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.289 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.154    11.443    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X45Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.567 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    11.851    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.975 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.351    12.326    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.450 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    12.611    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X46Y90         LUT1 (Prop_lut1_I0_O)        0.124    12.735 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.289    13.024    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.148 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    13.430    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.554 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.298    13.852    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    13.976 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.130    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    14.254 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.557    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X42Y90         LUT1 (Prop_lut1_I0_O)        0.124    14.681 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    14.973    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.097 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.301    15.397    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.521 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.287    15.809    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    15.933 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.302    16.235    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.359 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.521    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.645 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.171    16.816    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X46Y92         LUT1 (Prop_lut1_I0_O)        0.124    16.940 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    17.280    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.404 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.558    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    17.682 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    17.945    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.124    18.069 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.299    18.367    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.491 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.645    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X45Y91         LUT1 (Prop_lut1_I0_O)        0.124    18.769 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.284    19.053    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X47Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.177 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    19.477    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.601 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.750    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X49Y91         LUT1 (Prop_lut1_I0_O)        0.124    19.874 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    20.164    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.288 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.151    20.439    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.563 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.717    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y92         LUT1 (Prop_lut1_I0_O)        0.124    20.841 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.409    21.250    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.374 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.525    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.649 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.803    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124    21.927 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434    22.361    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.485 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.158    22.643    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    22.767 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.929    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.053 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.338    23.391    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.515 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.666    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y93         LUT1 (Prop_lut1_I0_O)        0.124    23.790 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.300    24.090    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.214 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.366    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.490 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.643    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.124    24.767 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.455    25.222    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X47Y94         LUT1 (Prop_lut1_I0_O)        0.124    25.346 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.292    25.638    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    25.762 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.911    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.035 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X47Y95         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.333    26.647    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.197 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.642    27.840    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X45Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.366 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.795    29.161    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.687 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.785    30.472    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.998 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.789    31.787    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.313 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.638    32.952    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.478 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.840    34.318    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X44Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.844 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.635    35.479    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.005 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.661    36.666    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.192 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.649    37.841    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X43Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.367 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    39.005    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.531 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.840    40.372    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.898 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    41.777    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    42.242 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.242    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X45Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -42.242    
  -------------------------------------------------------------------
                         slack                                -34.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.788%)  route 0.258ns (53.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.258     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.158ns (42.143%)  route 0.217ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         LDCE (EnToQ_ldce_G_Q)        0.158     1.050 r  design_1_i/top_0/inst/tdc1/latches_reg[51]/Q
                         net (fo=1, routed)           0.217     1.267    design_1_i/top_0/inst/tdc1/latches[51]
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[51]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_i/top_0/inst/tdc1/delay_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.158ns (41.879%)  route 0.219ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         LDCE (EnToQ_ldce_G_Q)        0.158     1.050 r  design_1_i/top_0/inst/tdc1/latches_reg[54]/Q
                         net (fo=1, routed)           0.219     1.269    design_1_i/top_0/inst/tdc1/latches[54]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[54]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/top_0/inst/tdc1/delay_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.122     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.019     1.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.043%)  route 0.227ns (58.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y95         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[61]/Q
                         net (fo=1, routed)           0.227     1.276    design_1_i/top_0/inst/tdc1/latches[61]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[61]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_i/top_0/inst/tdc1/delay_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[4]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.158ns (42.482%)  route 0.214ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y93         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         LDCE (EnToQ_ldce_G_Q)        0.158     1.050 r  design_1_i/top_0/inst/tdc1/latches_reg[4]/Q
                         net (fo=1, routed)           0.214     1.264    design_1_i/top_0/inst/tdc1/latches[4]
    SLICE_X50Y92         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y92         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.052     1.202    design_1_i/top_0/inst/tdc1/delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[8]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.178ns (44.520%)  route 0.222ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y93         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         LDCE (EnToQ_ldce_G_Q)        0.178     1.070 r  design_1_i/top_0/inst/tdc1/latches_reg[8]/Q
                         net (fo=1, routed)           0.222     1.291    design_1_i/top_0/inst/tdc1/latches[8]
    SLICE_X52Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/top_0/inst/tdc1/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[5]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.178ns (45.565%)  route 0.213ns (54.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y93         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         LDCE (EnToQ_ldce_G_Q)        0.178     1.070 r  design_1_i/top_0/inst/tdc1/latches_reg[5]/Q
                         net (fo=1, routed)           0.213     1.282    design_1_i/top_0/inst/tdc1/latches[5]
    SLICE_X50Y92         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.819     1.185    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y92         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.063     1.213    design_1_i/top_0/inst/tdc1/delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.178ns (44.045%)  route 0.226ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     1.070 r  design_1_i/top_0/inst/tdc1/latches_reg[57]/Q
                         net (fo=1, routed)           0.226     1.296    design_1_i/top_0/inst/tdc1/latches[57]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[57]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/top_0/inst/tdc1/delay_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.178ns (43.617%)  route 0.230ns (56.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X46Y94         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         LDCE (EnToQ_ldce_G_Q)        0.178     1.070 r  design_1_i/top_0/inst/tdc1/latches_reg[60]/Q
                         net (fo=1, routed)           0.230     1.300    design_1_i/top_0/inst/tdc1/latches[60]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y94         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[60]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/top_0/inst/tdc1/delay_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y82    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y84    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y84    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y85    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y85    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y85    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y85    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y105   design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y105   design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y105   design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y105   design_1_i/top_0/inst/ram1/ram_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y107   design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y101   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y101   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y101   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y101   design_1_i/top_0/inst/ram1/ram_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y115   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y115   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y115   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y115   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 2.470ns (27.602%)  route 6.479ns (72.398%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.869    10.861    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]/C
                         clock pessimism              0.014    11.486    
                         clock uncertainty           -0.074    11.411    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.206    design_1_i/top_0/inst/virusEnQ_reg[0]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[15]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 2.470ns (27.602%)  route 6.479ns (72.398%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.869    10.861    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[15]_rep/C
                         clock pessimism              0.014    11.486    
                         clock uncertainty           -0.074    11.411    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.206    design_1_i/top_0/inst/virusEnQ_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 2.470ns (27.602%)  route 6.479ns (72.398%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.869    10.861    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[16]/C
                         clock pessimism              0.014    11.486    
                         clock uncertainty           -0.074    11.411    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.206    design_1_i/top_0/inst/virusEnQ_reg[16]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 2.470ns (27.602%)  route 6.479ns (72.398%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.869    10.861    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.469    11.472    design_1_i/top_0/inst/clk2
    SLICE_X53Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[1]_rep/C
                         clock pessimism              0.014    11.486    
                         clock uncertainty           -0.074    11.411    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205    11.206    design_1_i/top_0/inst/virusEnQ_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.470ns (27.793%)  route 6.417ns (72.207%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.807    10.799    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X61Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[18]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[19]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.470ns (27.793%)  route 6.417ns (72.207%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.807    10.799    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X61Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[19]_rep
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.470ns (27.793%)  route 6.417ns (72.207%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.807    10.799    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X61Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[22]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 2.470ns (27.793%)  route 6.417ns (72.207%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.807    10.799    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X61Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 2.470ns (28.398%)  route 6.228ns (71.602%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.618    10.610    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X60Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X60Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X60Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 2.470ns (28.398%)  route 6.228ns (71.602%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.909     1.912    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     2.368 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=4, routed)           1.291     3.659    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X60Y101        LUT4 (Prop_lut4_I0_O)        0.124     3.783 r  design_1_i/top_0/inst/virusEnQ[127]_i_172/O
                         net (fo=1, routed)           0.000     3.783    design_1_i/top_0/inst/virusEnQ[127]_i_172_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.181 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.181    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.295    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.409    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.523    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.637    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.751    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.865    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X60Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.979    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X60Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.093    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X60Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.207    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.321    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.435    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.319     6.868    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X53Y109        LUT5 (Prop_lut5_I1_O)        0.124     6.992 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.618    10.610    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X60Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.543    11.546    design_1_i/top_0/inst/clk2
    SLICE_X60Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]_rep/C
                         clock pessimism              0.014    11.560    
                         clock uncertainty           -0.074    11.485    
    SLICE_X60Y94         FDRE (Setup_fdre_C_CE)      -0.205    11.280    design_1_i/top_0/inst/virusEnQ_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X63Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/Q
                         net (fo=4, routed)           0.099     0.905    design_1_i/top_0/inst/virusEnQ_reg[56]_rep_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.950 r  design_1_i/top_0/inst/virusEnQ[57]_i_1/O
                         net (fo=1, routed)           0.000     0.950    design_1_i/top_0/inst/virusEnQ[57]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/C
                         clock pessimism             -0.260     0.678    
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.120     0.798    design_1_i/top_0/inst/virusEnQ_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[92]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X62Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[92]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164     0.828 r  design_1_i/top_0/inst/virusEnQ_reg[92]_rep/Q
                         net (fo=4, routed)           0.061     0.889    design_1_i/top_0/inst/virusEnQ_reg[92]_rep_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.934 r  design_1_i/top_0/inst/virusEnQ[93]_i_1/O
                         net (fo=1, routed)           0.000     0.934    design_1_i/top_0/inst/virusEnQ[93]_i_1_n_0
    SLICE_X63Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X63Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/C
                         clock pessimism             -0.260     0.677    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092     0.769    design_1_i/top_0/inst/virusEnQ_reg[93]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X63Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     0.806 r  design_1_i/top_0/inst/virusEnQ_reg[31]/Q
                         net (fo=4, routed)           0.118     0.924    design_1_i/top_0/inst/virusEnQ[31]
    SLICE_X62Y102        LUT6 (Prop_lut6_I1_O)        0.045     0.969 r  design_1_i/top_0/inst/virusEnQ[32]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.969    design_1_i/top_0/inst/virusEnQ[32]_rep_i_1_n_0
    SLICE_X62Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.937     0.939    design_1_i/top_0/inst/clk2
    SLICE_X62Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]_rep/C
                         clock pessimism             -0.257     0.682    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.121     0.803    design_1_i/top_0/inst/virusEnQ_reg[32]_rep
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.078%)  route 0.073ns (25.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X62Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.164     0.829 r  design_1_i/top_0/inst/virusEnQ_reg[59]/Q
                         net (fo=5, routed)           0.073     0.902    design_1_i/top_0/inst/virusEnQ[59]
    SLICE_X63Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.947 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.000     0.947    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism             -0.260     0.678    
    SLICE_X63Y105        FDRE (Hold_fdre_C_D)         0.092     0.770    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[90]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.827%)  route 0.160ns (46.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.660     0.662    design_1_i/top_0/inst/clk2
    SLICE_X59Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[90]_rep/Q
                         net (fo=4, routed)           0.160     0.963    design_1_i/top_0/inst/virusEnQ_reg[90]_rep_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I1_O)        0.045     1.008 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.000     1.008    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X62Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X62Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism             -0.238     0.699    
    SLICE_X62Y109        FDRE (Hold_fdre_C_D)         0.120     0.819    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.968%)  route 0.109ns (37.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.657     0.659    design_1_i/top_0/inst/clk2
    SLICE_X57Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/top_0/inst/virusEnQ_reg[90]/Q
                         net (fo=257, routed)         0.109     0.909    design_1_i/top_0/inst/virusEnQ[90]
    SLICE_X56Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.954 r  design_1_i/top_0/inst/virusEnQ[91]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.954    design_1_i/top_0/inst/virusEnQ[91]_rep_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.930     0.932    design_1_i/top_0/inst/clk2
    SLICE_X56Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/C
                         clock pessimism             -0.260     0.672    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.092     0.764    design_1_i/top_0/inst/virusEnQ_reg[91]_rep
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.942%)  route 0.141ns (43.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.657     0.659    design_1_i/top_0/inst/clk2
    SLICE_X59Y114        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  design_1_i/top_0/inst/virusEnQ_reg[123]/Q
                         net (fo=5, routed)           0.141     0.941    design_1_i/top_0/inst/virusEnQ[123]
    SLICE_X58Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.986 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.000     0.986    design_1_i/top_0/inst/virusEnQ[124]_i_1_n_0
    SLICE_X58Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.930     0.932    design_1_i/top_0/inst/clk2
    SLICE_X58Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism             -0.258     0.674    
    SLICE_X58Y113        FDRE (Hold_fdre_C_D)         0.120     0.794    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[49]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.209ns (70.457%)  route 0.088ns (29.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.663     0.665    design_1_i/top_0/inst/clk2
    SLICE_X66Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     0.829 r  design_1_i/top_0/inst/virusEnQ_reg[48]/Q
                         net (fo=257, routed)         0.088     0.917    design_1_i/top_0/inst/virusEnQ[48]
    SLICE_X67Y104        LUT6 (Prop_lut6_I1_O)        0.045     0.962 r  design_1_i/top_0/inst/virusEnQ[49]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.962    design_1_i/top_0/inst/virusEnQ[49]_rep_i_1_n_0
    SLICE_X67Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X67Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[49]_rep/C
                         clock pessimism             -0.260     0.678    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.091     0.769    design_1_i/top_0/inst/virusEnQ_reg[49]_rep
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[95]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.736%)  route 0.154ns (45.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.660     0.662    design_1_i/top_0/inst/clk2
    SLICE_X64Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[95]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y112        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q
                         net (fo=257, routed)         0.154     0.957    design_1_i/top_0/inst/virusEnQ_reg[95]_rep_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I1_O)        0.045     1.002 r  design_1_i/top_0/inst/virusEnQ[96]_i_1/O
                         net (fo=1, routed)           0.000     1.002    design_1_i/top_0/inst/virusEnQ[96]_i_1_n_0
    SLICE_X66Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.932     0.934    design_1_i/top_0/inst/clk2
    SLICE_X66Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]/C
                         clock pessimism             -0.257     0.677    
    SLICE_X66Y112        FDRE (Hold_fdre_C_D)         0.121     0.798    design_1_i/top_0/inst/virusEnQ_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.072%)  route 0.124ns (39.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.581     0.583    design_1_i/top_0/inst/clk2
    SLICE_X60Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q
                         net (fo=257, routed)         0.124     0.847    design_1_i/top_0/inst/virusEnQ_reg[21]_rep_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.892 r  design_1_i/top_0/inst/virusEnQ[22]_i_1/O
                         net (fo=1, routed)           0.000     0.892    design_1_i/top_0/inst/virusEnQ[22]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X61Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[22]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.092     0.688    design_1_i/top_0/inst/virusEnQ_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y100    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y101    design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y100    design_1_i/top_0/inst/virusCounterQ_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/top_0/inst/virusCounterQ_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -2.311ns,  Total Violation     -116.841ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[17]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[20]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[23]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X41Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[25]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[25]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[2]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 1.324ns (12.577%)  route 9.203ns (87.423%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.679     2.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]_replica_1/Q
                         net (fo=1, routed)           0.591     4.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]_repN_1
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.144 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_2/O
                         net (fo=12, routed)          1.822     5.966    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.090 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[0]_INST_0/O
                         net (fo=1, routed)           1.585     7.675    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[0]
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.124     7.799 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13/O
                         net (fo=1, routed)           0.637     8.436    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_13_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.560 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8/O
                         net (fo=2, routed)           0.740     9.300    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_8_n_0
    SLICE_X32Y87         LUT4 (Prop_lut4_I3_O)        0.124     9.424 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=36, routed)          0.661    10.085    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.124    10.209 f  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6/O
                         net (fo=66, routed)          2.657    12.865    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.510    13.500    design_1_i/top_0/inst/AxiSupporter1_n_376
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.657    11.660    design_1_i/top_0/inst/clk2
    SLICE_X40Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    11.660    
                         clock uncertainty           -0.266    11.394    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.189    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                 -2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.556%)  route 0.161ns (46.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.578     0.914    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/top_0/inst/virusMaskQ_reg[2]/Q
                         net (fo=5, routed)           0.161     1.216    design_1_i/top_0/inst/virusMaskQ[2]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  design_1_i/top_0/inst/virusEnQ[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/top_0/inst/virusEnQ[2]_rep_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X58Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.266     1.118    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     1.239    design_1_i/top_0/inst/virusEnQ_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.735%)  route 0.174ns (48.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.578     0.914    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/top_0/inst/virusMaskQ_reg[6]/Q
                         net (fo=5, routed)           0.174     1.228    design_1_i/top_0/inst/virusMaskQ[6]
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.273 r  design_1_i/top_0/inst/virusEnQ[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/top_0/inst/virusEnQ[6]_rep_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X58Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[6]_rep/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.266     1.118    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     1.239    design_1_i/top_0/inst/virusEnQ_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.989%)  route 0.159ns (46.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.580     0.916    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X63Y99         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/top_0/inst/virusMaskQ_reg[10]/Q
                         net (fo=5, routed)           0.159     1.215    design_1_i/top_0/inst/virusMaskQ[10]
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.260 r  design_1_i/top_0/inst/virusEnQ[10]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/top_0/inst/virusEnQ[10]_rep_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.851     0.853    design_1_i/top_0/inst/clk2
    SLICE_X61Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]_rep/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.266     1.119    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.091     1.210    design_1_i/top_0/inst/virusEnQ_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[44]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.459%)  route 0.175ns (48.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X63Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[44]/Q
                         net (fo=5, routed)           0.175     1.313    design_1_i/top_0/inst/virusMaskQ[44]
    SLICE_X64Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.358 r  design_1_i/top_0/inst/virusEnQ[44]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/top_0/inst/virusEnQ[44]_rep_i_1_n_0
    SLICE_X64Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X64Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]_rep/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.091     1.295    design_1_i/top_0/inst/virusEnQ_reg[44]_rep
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.287%)  route 0.207ns (52.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X57Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[114]/Q
                         net (fo=5, routed)           0.207     1.342    design_1_i/top_0/inst/virusMaskQ[114]
    SLICE_X58Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.387 r  design_1_i/top_0/inst/virusEnQ[114]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/top_0/inst/virusEnQ[114]_i_1_n_0
    SLICE_X58Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.933     0.935    design_1_i/top_0/inst/clk2
    SLICE_X58Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.266     1.201    
    SLICE_X58Y110        FDRE (Hold_fdre_C_D)         0.120     1.321    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.385%)  route 0.215ns (53.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X57Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[53]/Q
                         net (fo=5, routed)           0.215     1.350    design_1_i/top_0/inst/virusMaskQ[53]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.395 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X58Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121     1.324    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[96]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.643%)  route 0.189ns (50.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X63Y110        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/top_0/inst/virusMaskQ_reg[96]/Q
                         net (fo=5, routed)           0.189     1.325    design_1_i/top_0/inst/virusMaskQ[96]
    SLICE_X59Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.370 r  design_1_i/top_0/inst/virusEnQ[96]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/top_0/inst/virusEnQ[96]_rep_i_1_n_0
    SLICE_X59Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.933     0.935    design_1_i/top_0/inst/clk2
    SLICE_X59Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[96]_rep/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.266     1.201    
    SLICE_X59Y110        FDRE (Hold_fdre_C_D)         0.091     1.292    design_1_i/top_0/inst/virusEnQ_reg[96]_rep
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.592%)  route 0.174ns (45.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.661     0.997    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X62Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  design_1_i/top_0/inst/virusMaskQ_reg[63]/Q
                         net (fo=5, routed)           0.174     1.335    design_1_i/top_0/inst/virusMaskQ[63]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.380 r  design_1_i/top_0/inst/virusEnQ[63]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/top_0/inst/virusEnQ[63]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X63Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.266     1.204    
    SLICE_X63Y105        FDRE (Hold_fdre_C_D)         0.092     1.296    design_1_i/top_0/inst/virusEnQ_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.383%)  route 0.233ns (55.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.660     0.996    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X64Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/top_0/inst/virusMaskQ_reg[126]/Q
                         net (fo=5, routed)           0.233     1.370    design_1_i/top_0/inst/virusMaskQ[126]
    SLICE_X62Y113        LUT6 (Prop_lut6_I1_O)        0.045     1.415 r  design_1_i/top_0/inst/virusEnQ[126]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/top_0/inst/virusEnQ[126]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.931     0.933    design_1_i/top_0/inst/clk2
    SLICE_X62Y113        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/C
                         clock pessimism              0.000     0.933    
                         clock uncertainty            0.266     1.199    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.120     1.319    design_1_i/top_0/inst/virusEnQ_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[38]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.718%)  route 0.239ns (56.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[38]/Q
                         net (fo=5, routed)           0.239     1.374    design_1_i/top_0/inst/virusMaskQ[38]
    SLICE_X58Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.419 r  design_1_i/top_0/inst/virusEnQ[38]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/top_0/inst/virusEnQ[38]_rep_i_1_n_0
    SLICE_X58Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X58Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]_rep/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X58Y103        FDRE (Hold_fdre_C_D)         0.120     1.323    design_1_i/top_0/inst/virusEnQ_reg[38]_rep
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.096    





