// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using System.Runtime.CompilerServices;
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_SUBS_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_32s_addsub_ext_0()
    {
        TestInst(SUBS(W0, W2, W2, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, W2, UXTW #1");
        TestInst(SUBS(W15, W2, W2, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, W2, UXTW #1");
        TestInst(SUBS(WZR, W2, W2, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, W2, UXTW #1");
        TestInst(SUBS(W0, W18, W2, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, W2, UXTW #1");
        TestInst(SUBS(W15, W18, W2, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, W2, UXTW #1");
        TestInst(SUBS(WZR, W18, W2, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, W2, UXTW #1");
        TestInst(SUBS(W0, WSP, W2, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, W2, LSL #1");
        TestInst(SUBS(W15, WSP, W2, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, W2, LSL #1");
        TestInst(SUBS(WZR, WSP, W2, _LSL, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, W2, LSL #1");
        TestInst(SUBS(W0, W2, W17, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, W17, UXTW #1");
        TestInst(SUBS(W15, W2, W17, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, W17, UXTW #1");
        TestInst(SUBS(WZR, W2, W17, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, W17, UXTW #1");
        TestInst(SUBS(W0, W18, W17, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, W17, UXTW #1");
        TestInst(SUBS(W15, W18, W17, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, W17, UXTW #1");
        TestInst(SUBS(WZR, W18, W17, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, W17, UXTW #1");
        TestInst(SUBS(W0, WSP, W17, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, W17, LSL #1");
        TestInst(SUBS(W15, WSP, W17, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, W17, LSL #1");
        TestInst(SUBS(WZR, WSP, W17, _LSL, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, W17, LSL #1");
        TestInst(SUBS(W0, W2, WZR, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, WZR, UXTW #1");
        TestInst(SUBS(W15, W2, WZR, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, WZR, UXTW #1");
        TestInst(SUBS(WZR, W2, WZR, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, WZR, UXTW #1");
        TestInst(SUBS(W0, W18, WZR, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, WZR, UXTW #1");
        TestInst(SUBS(W15, W18, WZR, _UXTW, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, WZR, UXTW #1");
        TestInst(SUBS(WZR, W18, WZR, _UXTW, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, WZR, UXTW #1");
        TestInst(SUBS(W0, WSP, WZR, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, WZR, LSL #1");
        TestInst(SUBS(W15, WSP, WZR, _LSL, 1), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, WZR, LSL #1");
        TestInst(SUBS(WZR, WSP, WZR, _LSL, 1), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, WZR, LSL #1");
        TestInst(SUBS(W0, W2, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, W2, UXTB #2");
        TestInst(SUBS(W15, W2, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, W2, UXTB #2");
        TestInst(SUBS(WZR, W2, W2, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, W2, UXTB #2");
        TestInst(SUBS(W0, W18, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, W2, UXTB #2");
        TestInst(SUBS(W15, W18, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, W2, UXTB #2");
        TestInst(SUBS(WZR, W18, W2, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, W2, UXTB #2");
        TestInst(SUBS(W0, WSP, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, W2, UXTB #2");
        TestInst(SUBS(W15, WSP, W2, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, W2, UXTB #2");
        TestInst(SUBS(WZR, WSP, W2, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, W2, UXTB #2");
        TestInst(SUBS(W0, W2, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, W17, UXTB #2");
        TestInst(SUBS(W15, W2, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, W17, UXTB #2");
        TestInst(SUBS(WZR, W2, W17, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, W17, UXTB #2");
        TestInst(SUBS(W0, W18, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, W17, UXTB #2");
        TestInst(SUBS(W15, W18, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, W17, UXTB #2");
        TestInst(SUBS(WZR, W18, W17, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, W17, UXTB #2");
        TestInst(SUBS(W0, WSP, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, W17, UXTB #2");
        TestInst(SUBS(W15, WSP, W17, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, W17, UXTB #2");
        TestInst(SUBS(WZR, WSP, W17, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, W17, UXTB #2");
        TestInst(SUBS(W0, W2, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W2, WZR, UXTB #2");
        TestInst(SUBS(W15, W2, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W2, WZR, UXTB #2");
        TestInst(SUBS(WZR, W2, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W2, WZR, UXTB #2");
        TestInst(SUBS(W0, W18, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, W18, WZR, UXTB #2");
        TestInst(SUBS(W15, W18, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, W18, WZR, UXTB #2");
        TestInst(SUBS(WZR, W18, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP W18, WZR, UXTB #2");
        TestInst(SUBS(W0, WSP, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W0, WSP, WZR, UXTB #2");
        TestInst(SUBS(W15, WSP, WZR, _UXTB, 2), Arm64InstructionId.SUBS_32s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS W15, WSP, WZR, UXTB #2");
        TestInst(SUBS(WZR, WSP, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_32s_addsub_ext, Arm64Mnemonic.CMP, "CMP WSP, WZR, UXTB #2");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_64s_addsub_ext_1()
    {
        TestInst(SUBS(X0, X2, X3, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, X3, UXTX #1");
        TestInst(SUBS(X15, X2, X3, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, X3, UXTX #1");
        TestInst(SUBS(XZR, X2, X3, _UXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, X3, UXTX #1");
        TestInst(SUBS(X0, X18, X3, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, X3, UXTX #1");
        TestInst(SUBS(X15, X18, X3, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, X3, UXTX #1");
        TestInst(SUBS(XZR, X18, X3, _UXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, X3, UXTX #1");
        TestInst(SUBS(X0, SP, X3, _LSL, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, X3, LSL #1");
        TestInst(SUBS(X15, SP, X3, _LSL, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, X3, LSL #1");
        TestInst(SUBS(XZR, SP, X3, _LSL, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, X3, LSL #1");
        TestInst(SUBS(X0, X2, XZR, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, XZR, UXTX #1");
        TestInst(SUBS(X15, X2, XZR, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, XZR, UXTX #1");
        TestInst(SUBS(XZR, X2, XZR, _UXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, XZR, UXTX #1");
        TestInst(SUBS(X0, X18, XZR, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, XZR, UXTX #1");
        TestInst(SUBS(X15, X18, XZR, _UXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, XZR, UXTX #1");
        TestInst(SUBS(XZR, X18, XZR, _UXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, XZR, UXTX #1");
        TestInst(SUBS(X0, SP, XZR, _LSL, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, XZR, LSL #1");
        TestInst(SUBS(X15, SP, XZR, _LSL, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, XZR, LSL #1");
        TestInst(SUBS(XZR, SP, XZR, _LSL, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, XZR, LSL #1");
        TestInst(SUBS(X0, X2, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, X3, SXTX #1");
        TestInst(SUBS(X15, X2, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, X3, SXTX #1");
        TestInst(SUBS(XZR, X2, X3, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, X3, SXTX #1");
        TestInst(SUBS(X0, X18, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, X3, SXTX #1");
        TestInst(SUBS(X15, X18, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, X3, SXTX #1");
        TestInst(SUBS(XZR, X18, X3, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, X3, SXTX #1");
        TestInst(SUBS(X0, SP, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, X3, SXTX #1");
        TestInst(SUBS(X15, SP, X3, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, X3, SXTX #1");
        TestInst(SUBS(XZR, SP, X3, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, X3, SXTX #1");
        TestInst(SUBS(X0, X2, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, XZR, SXTX #1");
        TestInst(SUBS(X15, X2, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, XZR, SXTX #1");
        TestInst(SUBS(XZR, X2, XZR, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, XZR, SXTX #1");
        TestInst(SUBS(X0, X18, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, XZR, SXTX #1");
        TestInst(SUBS(X15, X18, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, XZR, SXTX #1");
        TestInst(SUBS(XZR, X18, XZR, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, XZR, SXTX #1");
        TestInst(SUBS(X0, SP, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, XZR, SXTX #1");
        TestInst(SUBS(X15, SP, XZR, _SXTX, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, XZR, SXTX #1");
        TestInst(SUBS(XZR, SP, XZR, _SXTX, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, XZR, SXTX #1");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_64s_addsub_ext_2()
    {
        TestInst(SUBS(X0, X2, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, W3, UXTW #1");
        TestInst(SUBS(X15, X2, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, W3, UXTW #1");
        TestInst(SUBS(XZR, X2, W3, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, W3, UXTW #1");
        TestInst(SUBS(X0, X18, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, W3, UXTW #1");
        TestInst(SUBS(X15, X18, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, W3, UXTW #1");
        TestInst(SUBS(XZR, X18, W3, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, W3, UXTW #1");
        TestInst(SUBS(X0, SP, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, W3, UXTW #1");
        TestInst(SUBS(X15, SP, W3, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, W3, UXTW #1");
        TestInst(SUBS(XZR, SP, W3, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, W3, UXTW #1");
        TestInst(SUBS(X0, X2, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, WZR, UXTW #1");
        TestInst(SUBS(X15, X2, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, WZR, UXTW #1");
        TestInst(SUBS(XZR, X2, WZR, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, WZR, UXTW #1");
        TestInst(SUBS(X0, X18, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, WZR, UXTW #1");
        TestInst(SUBS(X15, X18, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, WZR, UXTW #1");
        TestInst(SUBS(XZR, X18, WZR, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, WZR, UXTW #1");
        TestInst(SUBS(X0, SP, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, WZR, UXTW #1");
        TestInst(SUBS(X15, SP, WZR, _UXTW, 1), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, WZR, UXTW #1");
        TestInst(SUBS(XZR, SP, WZR, _UXTW, 1), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, WZR, UXTW #1");
        TestInst(SUBS(X0, X2, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, W3, UXTB #2");
        TestInst(SUBS(X15, X2, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, W3, UXTB #2");
        TestInst(SUBS(XZR, X2, W3, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, W3, UXTB #2");
        TestInst(SUBS(X0, X18, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, W3, UXTB #2");
        TestInst(SUBS(X15, X18, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, W3, UXTB #2");
        TestInst(SUBS(XZR, X18, W3, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, W3, UXTB #2");
        TestInst(SUBS(X0, SP, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, W3, UXTB #2");
        TestInst(SUBS(X15, SP, W3, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, W3, UXTB #2");
        TestInst(SUBS(XZR, SP, W3, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, W3, UXTB #2");
        TestInst(SUBS(X0, X2, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X2, WZR, UXTB #2");
        TestInst(SUBS(X15, X2, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X2, WZR, UXTB #2");
        TestInst(SUBS(XZR, X2, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X2, WZR, UXTB #2");
        TestInst(SUBS(X0, X18, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, X18, WZR, UXTB #2");
        TestInst(SUBS(X15, X18, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, X18, WZR, UXTB #2");
        TestInst(SUBS(XZR, X18, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP X18, WZR, UXTB #2");
        TestInst(SUBS(X0, SP, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X0, SP, WZR, UXTB #2");
        TestInst(SUBS(X15, SP, WZR, _UXTB, 2), Arm64InstructionId.SUBS_64s_addsub_ext, Arm64Mnemonic.SUBS, "SUBS X15, SP, WZR, UXTB #2");
        TestInst(SUBS(XZR, SP, WZR, _UXTB, 2), Arm64InstructionId.CMP_subs_64s_addsub_ext, Arm64Mnemonic.CMP, "CMP SP, WZR, UXTB #2");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_32s_addsub_imm_3()
    {
        TestInst(SUBS(W0, W2, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, W2, #5");
        TestInst(SUBS(W15, W2, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, W2, #5");
        TestInst(SUBS(WZR, W2, 5, _LSL, 0), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP W2, #5");
        TestInst(SUBS(W0, W18, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, W18, #5");
        TestInst(SUBS(W15, W18, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, W18, #5");
        TestInst(SUBS(WZR, W18, 5, _LSL, 0), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP W18, #5");
        TestInst(SUBS(W0, WSP, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, WSP, #5");
        TestInst(SUBS(W15, WSP, 5, _LSL, 0), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, WSP, #5");
        TestInst(SUBS(WZR, WSP, 5, _LSL, 0), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP WSP, #5");
        TestInst(SUBS(W0, W2, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, W2, #5, LSL #12");
        TestInst(SUBS(W15, W2, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, W2, #5, LSL #12");
        TestInst(SUBS(WZR, W2, 5, _LSL, 12), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP W2, #5, LSL #12");
        TestInst(SUBS(W0, W18, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, W18, #5, LSL #12");
        TestInst(SUBS(W15, W18, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, W18, #5, LSL #12");
        TestInst(SUBS(WZR, W18, 5, _LSL, 12), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP W18, #5, LSL #12");
        TestInst(SUBS(W0, WSP, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W0, WSP, #5, LSL #12");
        TestInst(SUBS(W15, WSP, 5, _LSL, 12), Arm64InstructionId.SUBS_32s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS W15, WSP, #5, LSL #12");
        TestInst(SUBS(WZR, WSP, 5, _LSL, 12), Arm64InstructionId.CMP_subs_32s_addsub_imm, Arm64Mnemonic.CMP, "CMP WSP, #5, LSL #12");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_64s_addsub_imm_4()
    {
        TestInst(SUBS(X0, X2, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, X2, #5");
        TestInst(SUBS(X15, X2, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, X2, #5");
        TestInst(SUBS(XZR, X2, 5, _LSL, 0), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP X2, #5");
        TestInst(SUBS(X0, X18, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, X18, #5");
        TestInst(SUBS(X15, X18, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, X18, #5");
        TestInst(SUBS(XZR, X18, 5, _LSL, 0), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP X18, #5");
        TestInst(SUBS(X0, SP, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, SP, #5");
        TestInst(SUBS(X15, SP, 5, _LSL, 0), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, SP, #5");
        TestInst(SUBS(XZR, SP, 5, _LSL, 0), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP SP, #5");
        TestInst(SUBS(X0, X2, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, X2, #5, LSL #12");
        TestInst(SUBS(X15, X2, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, X2, #5, LSL #12");
        TestInst(SUBS(XZR, X2, 5, _LSL, 12), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP X2, #5, LSL #12");
        TestInst(SUBS(X0, X18, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, X18, #5, LSL #12");
        TestInst(SUBS(X15, X18, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, X18, #5, LSL #12");
        TestInst(SUBS(XZR, X18, 5, _LSL, 12), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP X18, #5, LSL #12");
        TestInst(SUBS(X0, SP, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X0, SP, #5, LSL #12");
        TestInst(SUBS(X15, SP, 5, _LSL, 12), Arm64InstructionId.SUBS_64s_addsub_imm, Arm64Mnemonic.SUBS, "SUBS X15, SP, #5, LSL #12");
        TestInst(SUBS(XZR, SP, 5, _LSL, 12), Arm64InstructionId.CMP_subs_64s_addsub_imm, Arm64Mnemonic.CMP, "CMP SP, #5, LSL #12");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_32_addsub_shift_5()
    {
        TestInst(SUBS(W0, W1, W2, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W2");
        TestInst(SUBS(W15, W1, W2, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W2");
        TestInst(SUBS(WZR, W1, W2, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W2");
        TestInst(SUBS(W0, W16, W2, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W2");
        TestInst(SUBS(W15, W16, W2, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W2");
        TestInst(SUBS(WZR, W16, W2, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W2");
        TestInst(SUBS(W0, WZR, W2, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W2");
        TestInst(SUBS(W15, WZR, W2, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W2");
        TestInst(SUBS(WZR, WZR, W2, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W2");
        TestInst(SUBS(W0, W1, W17, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W17");
        TestInst(SUBS(W15, W1, W17, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W17");
        TestInst(SUBS(WZR, W1, W17, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W17");
        TestInst(SUBS(W0, W16, W17, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W17");
        TestInst(SUBS(W15, W16, W17, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W17");
        TestInst(SUBS(WZR, W16, W17, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W17");
        TestInst(SUBS(W0, WZR, W17, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W17");
        TestInst(SUBS(W15, WZR, W17, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W17");
        TestInst(SUBS(WZR, WZR, W17, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W17");
        TestInst(SUBS(W0, W1, WZR, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, WZR");
        TestInst(SUBS(W15, W1, WZR, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, WZR");
        TestInst(SUBS(WZR, W1, WZR, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, WZR");
        TestInst(SUBS(W0, W16, WZR, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, WZR");
        TestInst(SUBS(W15, W16, WZR, _LSL, 0), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, WZR");
        TestInst(SUBS(WZR, W16, WZR, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, WZR");
        TestInst(SUBS(W0, WZR, WZR, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, WZR");
        TestInst(SUBS(W15, WZR, WZR, _LSL, 0), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, WZR");
        TestInst(SUBS(WZR, WZR, WZR, _LSL, 0), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, WZR");
        TestInst(SUBS(W0, W1, W2, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W2, LSL #1");
        TestInst(SUBS(W15, W1, W2, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W2, LSL #1");
        TestInst(SUBS(WZR, W1, W2, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W2, LSL #1");
        TestInst(SUBS(W0, W16, W2, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W2, LSL #1");
        TestInst(SUBS(W15, W16, W2, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W2, LSL #1");
        TestInst(SUBS(WZR, W16, W2, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W2, LSL #1");
        TestInst(SUBS(W0, WZR, W2, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W2, LSL #1");
        TestInst(SUBS(W15, WZR, W2, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W2, LSL #1");
        TestInst(SUBS(WZR, WZR, W2, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W2, LSL #1");
        TestInst(SUBS(W0, W1, W17, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W17, LSL #1");
        TestInst(SUBS(W15, W1, W17, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W17, LSL #1");
        TestInst(SUBS(WZR, W1, W17, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W17, LSL #1");
        TestInst(SUBS(W0, W16, W17, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W17, LSL #1");
        TestInst(SUBS(W15, W16, W17, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W17, LSL #1");
        TestInst(SUBS(WZR, W16, W17, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W17, LSL #1");
        TestInst(SUBS(W0, WZR, W17, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W17, LSL #1");
        TestInst(SUBS(W15, WZR, W17, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W17, LSL #1");
        TestInst(SUBS(WZR, WZR, W17, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W17, LSL #1");
        TestInst(SUBS(W0, W1, WZR, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, WZR, LSL #1");
        TestInst(SUBS(W15, W1, WZR, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, WZR, LSL #1");
        TestInst(SUBS(WZR, W1, WZR, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, WZR, LSL #1");
        TestInst(SUBS(W0, W16, WZR, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, WZR, LSL #1");
        TestInst(SUBS(W15, W16, WZR, _LSL, 1), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, WZR, LSL #1");
        TestInst(SUBS(WZR, W16, WZR, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, WZR, LSL #1");
        TestInst(SUBS(W0, WZR, WZR, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, WZR, LSL #1");
        TestInst(SUBS(W15, WZR, WZR, _LSL, 1), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, WZR, LSL #1");
        TestInst(SUBS(WZR, WZR, WZR, _LSL, 1), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, WZR, LSL #1");
        TestInst(SUBS(W0, W1, W2, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W2, LSR #10");
        TestInst(SUBS(W15, W1, W2, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W2, LSR #10");
        TestInst(SUBS(WZR, W1, W2, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W2, LSR #10");
        TestInst(SUBS(W0, W16, W2, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W2, LSR #10");
        TestInst(SUBS(W15, W16, W2, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W2, LSR #10");
        TestInst(SUBS(WZR, W16, W2, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W2, LSR #10");
        TestInst(SUBS(W0, WZR, W2, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W2, LSR #10");
        TestInst(SUBS(W15, WZR, W2, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W2, LSR #10");
        TestInst(SUBS(WZR, WZR, W2, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W2, LSR #10");
        TestInst(SUBS(W0, W1, W17, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W17, LSR #10");
        TestInst(SUBS(W15, W1, W17, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W17, LSR #10");
        TestInst(SUBS(WZR, W1, W17, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W17, LSR #10");
        TestInst(SUBS(W0, W16, W17, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W17, LSR #10");
        TestInst(SUBS(W15, W16, W17, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W17, LSR #10");
        TestInst(SUBS(WZR, W16, W17, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W17, LSR #10");
        TestInst(SUBS(W0, WZR, W17, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W17, LSR #10");
        TestInst(SUBS(W15, WZR, W17, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W17, LSR #10");
        TestInst(SUBS(WZR, WZR, W17, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W17, LSR #10");
        TestInst(SUBS(W0, W1, WZR, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, WZR, LSR #10");
        TestInst(SUBS(W15, W1, WZR, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, WZR, LSR #10");
        TestInst(SUBS(WZR, W1, WZR, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, WZR, LSR #10");
        TestInst(SUBS(W0, W16, WZR, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, WZR, LSR #10");
        TestInst(SUBS(W15, W16, WZR, _LSR, 10), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, WZR, LSR #10");
        TestInst(SUBS(WZR, W16, WZR, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, WZR, LSR #10");
        TestInst(SUBS(W0, WZR, WZR, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, WZR, LSR #10");
        TestInst(SUBS(W15, WZR, WZR, _LSR, 10), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, WZR, LSR #10");
        TestInst(SUBS(WZR, WZR, WZR, _LSR, 10), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, WZR, LSR #10");
        TestInst(SUBS(W0, W1, W2, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W2, ASR #12");
        TestInst(SUBS(W15, W1, W2, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W2, ASR #12");
        TestInst(SUBS(WZR, W1, W2, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W2, ASR #12");
        TestInst(SUBS(W0, W16, W2, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W2, ASR #12");
        TestInst(SUBS(W15, W16, W2, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W2, ASR #12");
        TestInst(SUBS(WZR, W16, W2, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W2, ASR #12");
        TestInst(SUBS(W0, WZR, W2, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W2, ASR #12");
        TestInst(SUBS(W15, WZR, W2, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W2, ASR #12");
        TestInst(SUBS(WZR, WZR, W2, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W2, ASR #12");
        TestInst(SUBS(W0, W1, W17, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, W17, ASR #12");
        TestInst(SUBS(W15, W1, W17, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, W17, ASR #12");
        TestInst(SUBS(WZR, W1, W17, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, W17, ASR #12");
        TestInst(SUBS(W0, W16, W17, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, W17, ASR #12");
        TestInst(SUBS(W15, W16, W17, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, W17, ASR #12");
        TestInst(SUBS(WZR, W16, W17, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, W17, ASR #12");
        TestInst(SUBS(W0, WZR, W17, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, W17, ASR #12");
        TestInst(SUBS(W15, WZR, W17, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, W17, ASR #12");
        TestInst(SUBS(WZR, WZR, W17, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, W17, ASR #12");
        TestInst(SUBS(W0, W1, WZR, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W1, WZR, ASR #12");
        TestInst(SUBS(W15, W1, WZR, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W1, WZR, ASR #12");
        TestInst(SUBS(WZR, W1, WZR, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W1, WZR, ASR #12");
        TestInst(SUBS(W0, W16, WZR, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W0, W16, WZR, ASR #12");
        TestInst(SUBS(W15, W16, WZR, _ASR, 12), Arm64InstructionId.SUBS_32_addsub_shift, Arm64Mnemonic.SUBS, "SUBS W15, W16, WZR, ASR #12");
        TestInst(SUBS(WZR, W16, WZR, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP W16, WZR, ASR #12");
        TestInst(SUBS(W0, WZR, WZR, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W0, WZR, ASR #12");
        TestInst(SUBS(W15, WZR, WZR, _ASR, 12), Arm64InstructionId.NEGS_subs_32_addsub_shift, Arm64Mnemonic.NEGS, "NEGS W15, WZR, ASR #12");
        TestInst(SUBS(WZR, WZR, WZR, _ASR, 12), Arm64InstructionId.CMP_subs_32_addsub_shift, Arm64Mnemonic.CMP, "CMP WZR, WZR, ASR #12");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SUBS"/>.
    /// </summary>
    [TestMethod]
    public void Test_SUBS_64_addsub_shift_6()
    {
        TestInst(SUBS(X0, X1, X2, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X2");
        TestInst(SUBS(X15, X1, X2, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X2");
        TestInst(SUBS(XZR, X1, X2, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X2");
        TestInst(SUBS(X0, X16, X2, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X2");
        TestInst(SUBS(X15, X16, X2, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X2");
        TestInst(SUBS(XZR, X16, X2, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X2");
        TestInst(SUBS(X0, XZR, X2, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X2");
        TestInst(SUBS(X15, XZR, X2, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X2");
        TestInst(SUBS(XZR, XZR, X2, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X2");
        TestInst(SUBS(X0, X1, X17, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X17");
        TestInst(SUBS(X15, X1, X17, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X17");
        TestInst(SUBS(XZR, X1, X17, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X17");
        TestInst(SUBS(X0, X16, X17, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X17");
        TestInst(SUBS(X15, X16, X17, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X17");
        TestInst(SUBS(XZR, X16, X17, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X17");
        TestInst(SUBS(X0, XZR, X17, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X17");
        TestInst(SUBS(X15, XZR, X17, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X17");
        TestInst(SUBS(XZR, XZR, X17, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X17");
        TestInst(SUBS(X0, X1, XZR, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, XZR");
        TestInst(SUBS(X15, X1, XZR, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, XZR");
        TestInst(SUBS(XZR, X1, XZR, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, XZR");
        TestInst(SUBS(X0, X16, XZR, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, XZR");
        TestInst(SUBS(X15, X16, XZR, _LSL, 0), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, XZR");
        TestInst(SUBS(XZR, X16, XZR, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, XZR");
        TestInst(SUBS(X0, XZR, XZR, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, XZR");
        TestInst(SUBS(X15, XZR, XZR, _LSL, 0), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, XZR");
        TestInst(SUBS(XZR, XZR, XZR, _LSL, 0), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, XZR");
        TestInst(SUBS(X0, X1, X2, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X2, LSL #1");
        TestInst(SUBS(X15, X1, X2, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X2, LSL #1");
        TestInst(SUBS(XZR, X1, X2, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X2, LSL #1");
        TestInst(SUBS(X0, X16, X2, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X2, LSL #1");
        TestInst(SUBS(X15, X16, X2, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X2, LSL #1");
        TestInst(SUBS(XZR, X16, X2, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X2, LSL #1");
        TestInst(SUBS(X0, XZR, X2, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X2, LSL #1");
        TestInst(SUBS(X15, XZR, X2, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X2, LSL #1");
        TestInst(SUBS(XZR, XZR, X2, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X2, LSL #1");
        TestInst(SUBS(X0, X1, X17, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X17, LSL #1");
        TestInst(SUBS(X15, X1, X17, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X17, LSL #1");
        TestInst(SUBS(XZR, X1, X17, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X17, LSL #1");
        TestInst(SUBS(X0, X16, X17, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X17, LSL #1");
        TestInst(SUBS(X15, X16, X17, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X17, LSL #1");
        TestInst(SUBS(XZR, X16, X17, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X17, LSL #1");
        TestInst(SUBS(X0, XZR, X17, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X17, LSL #1");
        TestInst(SUBS(X15, XZR, X17, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X17, LSL #1");
        TestInst(SUBS(XZR, XZR, X17, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X17, LSL #1");
        TestInst(SUBS(X0, X1, XZR, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, XZR, LSL #1");
        TestInst(SUBS(X15, X1, XZR, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, XZR, LSL #1");
        TestInst(SUBS(XZR, X1, XZR, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, XZR, LSL #1");
        TestInst(SUBS(X0, X16, XZR, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, XZR, LSL #1");
        TestInst(SUBS(X15, X16, XZR, _LSL, 1), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, XZR, LSL #1");
        TestInst(SUBS(XZR, X16, XZR, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, XZR, LSL #1");
        TestInst(SUBS(X0, XZR, XZR, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, XZR, LSL #1");
        TestInst(SUBS(X15, XZR, XZR, _LSL, 1), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, XZR, LSL #1");
        TestInst(SUBS(XZR, XZR, XZR, _LSL, 1), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, XZR, LSL #1");
        TestInst(SUBS(X0, X1, X2, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X2, LSR #10");
        TestInst(SUBS(X15, X1, X2, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X2, LSR #10");
        TestInst(SUBS(XZR, X1, X2, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X2, LSR #10");
        TestInst(SUBS(X0, X16, X2, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X2, LSR #10");
        TestInst(SUBS(X15, X16, X2, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X2, LSR #10");
        TestInst(SUBS(XZR, X16, X2, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X2, LSR #10");
        TestInst(SUBS(X0, XZR, X2, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X2, LSR #10");
        TestInst(SUBS(X15, XZR, X2, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X2, LSR #10");
        TestInst(SUBS(XZR, XZR, X2, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X2, LSR #10");
        TestInst(SUBS(X0, X1, X17, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X17, LSR #10");
        TestInst(SUBS(X15, X1, X17, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X17, LSR #10");
        TestInst(SUBS(XZR, X1, X17, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X17, LSR #10");
        TestInst(SUBS(X0, X16, X17, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X17, LSR #10");
        TestInst(SUBS(X15, X16, X17, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X17, LSR #10");
        TestInst(SUBS(XZR, X16, X17, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X17, LSR #10");
        TestInst(SUBS(X0, XZR, X17, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X17, LSR #10");
        TestInst(SUBS(X15, XZR, X17, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X17, LSR #10");
        TestInst(SUBS(XZR, XZR, X17, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X17, LSR #10");
        TestInst(SUBS(X0, X1, XZR, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, XZR, LSR #10");
        TestInst(SUBS(X15, X1, XZR, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, XZR, LSR #10");
        TestInst(SUBS(XZR, X1, XZR, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, XZR, LSR #10");
        TestInst(SUBS(X0, X16, XZR, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, XZR, LSR #10");
        TestInst(SUBS(X15, X16, XZR, _LSR, 10), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, XZR, LSR #10");
        TestInst(SUBS(XZR, X16, XZR, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, XZR, LSR #10");
        TestInst(SUBS(X0, XZR, XZR, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, XZR, LSR #10");
        TestInst(SUBS(X15, XZR, XZR, _LSR, 10), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, XZR, LSR #10");
        TestInst(SUBS(XZR, XZR, XZR, _LSR, 10), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, XZR, LSR #10");
        TestInst(SUBS(X0, X1, X2, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X2, ASR #12");
        TestInst(SUBS(X15, X1, X2, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X2, ASR #12");
        TestInst(SUBS(XZR, X1, X2, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X2, ASR #12");
        TestInst(SUBS(X0, X16, X2, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X2, ASR #12");
        TestInst(SUBS(X15, X16, X2, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X2, ASR #12");
        TestInst(SUBS(XZR, X16, X2, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X2, ASR #12");
        TestInst(SUBS(X0, XZR, X2, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X2, ASR #12");
        TestInst(SUBS(X15, XZR, X2, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X2, ASR #12");
        TestInst(SUBS(XZR, XZR, X2, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X2, ASR #12");
        TestInst(SUBS(X0, X1, X17, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, X17, ASR #12");
        TestInst(SUBS(X15, X1, X17, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, X17, ASR #12");
        TestInst(SUBS(XZR, X1, X17, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, X17, ASR #12");
        TestInst(SUBS(X0, X16, X17, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, X17, ASR #12");
        TestInst(SUBS(X15, X16, X17, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, X17, ASR #12");
        TestInst(SUBS(XZR, X16, X17, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, X17, ASR #12");
        TestInst(SUBS(X0, XZR, X17, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, X17, ASR #12");
        TestInst(SUBS(X15, XZR, X17, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, X17, ASR #12");
        TestInst(SUBS(XZR, XZR, X17, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, X17, ASR #12");
        TestInst(SUBS(X0, X1, XZR, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X1, XZR, ASR #12");
        TestInst(SUBS(X15, X1, XZR, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X1, XZR, ASR #12");
        TestInst(SUBS(XZR, X1, XZR, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X1, XZR, ASR #12");
        TestInst(SUBS(X0, X16, XZR, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X0, X16, XZR, ASR #12");
        TestInst(SUBS(X15, X16, XZR, _ASR, 12), Arm64InstructionId.SUBS_64_addsub_shift, Arm64Mnemonic.SUBS, "SUBS X15, X16, XZR, ASR #12");
        TestInst(SUBS(XZR, X16, XZR, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP X16, XZR, ASR #12");
        TestInst(SUBS(X0, XZR, XZR, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X0, XZR, ASR #12");
        TestInst(SUBS(X15, XZR, XZR, _ASR, 12), Arm64InstructionId.NEGS_subs_64_addsub_shift, Arm64Mnemonic.NEGS, "NEGS X15, XZR, ASR #12");
        TestInst(SUBS(XZR, XZR, XZR, _ASR, 12), Arm64InstructionId.CMP_subs_64_addsub_shift, Arm64Mnemonic.CMP, "CMP XZR, XZR, ASR #12");
    }
}
