{
  "design": {
    "design_info": {
      "boundary_crc": "0x6BED691D7ACA783E",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../Laborator2.gen/sources_1/bd/full_adder_1bit",
      "name": "full_adder_1bit",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "util_vector_logic_4": ""
    },
    "ports": {
      "C_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "A": {
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "B": {
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "C_IN": {
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "Z": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "full_adder_1bit_util_vector_logic_0_0",
        "xci_path": "ip\\full_adder_1bit_util_vector_logic_0_0\\full_adder_1bit_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "full_adder_1bit_util_vector_logic_1_0",
        "xci_path": "ip\\full_adder_1bit_util_vector_logic_1_0\\full_adder_1bit_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "full_adder_1bit_util_vector_logic_2_0",
        "xci_path": "ip\\full_adder_1bit_util_vector_logic_2_0\\full_adder_1bit_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "full_adder_1bit_util_vector_logic_3_0",
        "xci_path": "ip\\full_adder_1bit_util_vector_logic_3_0\\full_adder_1bit_util_vector_logic_3_0.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "xor"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "full_adder_1bit_util_vector_logic_4_0",
        "xci_path": "ip\\full_adder_1bit_util_vector_logic_4_0\\full_adder_1bit_util_vector_logic_4_0.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "C_OUT"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_4/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_4/Op2"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "A",
          "util_vector_logic_2/Op1",
          "util_vector_logic_1/Op1"
        ]
      },
      "Op2_0_1": {
        "ports": [
          "B",
          "util_vector_logic_2/Op2",
          "util_vector_logic_1/Op2"
        ]
      },
      "Op2_1_1": {
        "ports": [
          "C_IN",
          "util_vector_logic_3/Op2",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "Z"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_3/Op1",
          "util_vector_logic_0/Op2"
        ]
      }
    }
  }
}