# ⚙️ Hardware

- [VLSI-I](https://github.com/GiorgosNtakos/VLSI-I)
<<<<<<< HEAD
- [Computer-Architecture-Laboratory](https://github.com/GiorgosNtakos/Computer-Architecture-Laboratory)
- [Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog](https://github.com/GiorgosNtakos/Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog)
- [Logic-Design-I](https://github.com/GiorgosNtakos/Logic-Design-I)
- [COMPUTER-AID-SYSTEMS-DESIGN-CAD](https://github.com/GiorgosNtakos/COMPUTER-AID-SYSTEMS-DESIGN-CAD)
- [Quantum-Modular-Systems](https://github.com/GiorgosNtakos/Quantum-Modular-Systems)
- [Advanced-Microprocessors](https://github.com/GiorgosNtakos/Advanced-Microprocessors)
- [VLSI-Systems-Design](https://github.com/GiorgosNtakos/VLSI-Systems-Design)
- [Embedded-Systems](https://github.com/GiorgosNtakos/Embedded-Systems)
=======
- [Computer-Architecture-Laboratory](https://github.com/YOUR_USERNAME/Computer-Architecture-Laboratory)
- [Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog](https://github.com/YOUR_USERNAME/Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog)
- [Logic-Design-I](https://github.com/YOUR_USERNAME/Logic-Design-I)
- [COMPUTER-AID-SYSTEMS-DESIGN-CAD](https://github.com/YOUR_USERNAME/COMPUTER-AID-SYSTEMS-DESIGN-CAD)
- [Quantum-Modular-Systems](https://github.com/YOUR_USERNAME/Quantum-Modular-Systems)
- [Proigmenoi-Mikroep(ejergastes)](https://github.com/YOUR_USERNAME/Proigmenoi-Mikroep...)
- [Sxediasmos-Systhmatwn-VLSI](https://github.com/YOUR_USERNAME/Sxediasmos-Systhmatwn-VLSI)
- [Enswmatwmena-Systhmata](https://github.com/YOUR_USERNAME/Enswmatwmena-Systhmata)
>>>>>>> 2eb58536a8bbd457fbe4d73c1be0981f4758d0cd
