<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>urjc.es</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>TFM_ZYNQ_4_not_irq_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>in_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IN_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>not_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>not_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.NOT_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.NOT_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>not_irq_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 18 20:20:59 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c5e5893b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c5e5893b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TFM_ZYNQ_4_not_irq_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 18 20:20:59 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c5e5893b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>not_irq_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 18 20:20:59 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4628fa09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TFM_ZYNQ_4_not_irq_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 18 20:20:59 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4628fa09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Apr 18 20:40:03 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c5e5893b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>not_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/28a3/hdl/not_irq_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/TFM_ZYNQ_4_not_irq_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/28a3/hdl/not_irq_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/TFM_ZYNQ_4_not_irq_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_4_not_irq_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_4_not_irq_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_4_not_irq_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_4_not_irq_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_4_not_irq_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TFM_ZYNQ_4_not_irq_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>not_irq_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770917ba_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc5274a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7489bdab_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f83bf1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58491ec2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ddee48_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e355dd1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262dcacb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a2117b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c3a023_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfd079c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494b8e2a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fe65c9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eac0444_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c16261_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e170134_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73125bf6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be832f1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efdd7db_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8eb02d7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d839c4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527cb174_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c13c8d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ccd86f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d93e275_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477c1019_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d27ba7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1790882f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb31d04_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/not_irq_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IN_IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IN_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.NOT_IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.NOT_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="80f78f0d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="de7b8562"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="041099e5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f65c7d66"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
