

================================================================
== Vivado HLS Report for 'Mat2AXIvideo'
================================================================
* Date:           Sun Feb 16 09:36:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution5_partial_pipeline
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  482401|    1|  482401|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  482400|  3 ~ 804 |          -|          -| 0 ~ 600 |    no    |
        | + loop_width  |    0|     801|         3|          1|          1| 0 ~ 800 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i8* @img_0_data_stream_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i8* @img_0_data_stream_V_1, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i8* @img_0_data_stream_V_s, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @img_0_data_stream_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i32* @img_0_rows_V, i32* @img_0_cols_V, i8* @img_0_data_stream_V_s, i8* @img_0_data_stream_V_1, i8* @img_0_data_stream_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rows_V = load i32* @img_0_rows_V, align 4" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120]   --->   Operation 19 'load' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_V to i10" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:120]   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cols_V = load i32* @img_0_cols_V, align 4" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:121]   --->   Operation 21 'load' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_116 = trunc i32 %cols_V to i10" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:121]   --->   Operation 22 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i32 %cols_V to i11" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 23 'trunc' 'trunc_ln1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.12ns)   --->   "%ret_V = add i11 -1, %trunc_ln1354" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 24 'add' 'ret_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "store i1 true, i1* %tmp_user_V" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "br label %.preheader.i" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ %i_V, %loop_height_end ], [ 0, %entry ]"   --->   Operation 27 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.70ns)   --->   "%icmp_ln125 = icmp eq i10 %t_V, %empty" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 28 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 600, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 30 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %"Mat2AXIvideo<24, 600, 800, 4096>.exit", label %loop_height_begin" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str14) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 33 'specregionbegin' 'tmp_21_i' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "br label %0" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 34 'br' <Predicate = (!icmp_ln125)> <Delay = 1.66>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_V_1 = phi i10 [ 0, %loop_height_begin ], [ %j_V, %loop_width_begin ]"   --->   Operation 36 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.70ns)   --->   "%icmp_ln126 = icmp eq i10 %t_V_1, %empty_116" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 37 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 800, i64 0)"   --->   Operation 38 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.12ns)   --->   "%j_V = add i10 %t_V_1, 1" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 39 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %loop_height_end, label %loop_width_begin" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i10 %t_V_1 to i11" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 41 'zext' 'zext_ln879' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.81ns)   --->   "%axi_last_V = icmp eq i11 %zext_ln879, %ret_V" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135]   --->   Operation 42 'icmp' 'axi_last_V' <Predicate = (!icmp_ln126)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 43 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 44 'specregionbegin' 'tmp_23_i' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 45 'specprotocol' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.90ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @img_0_data_stream_V_s)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 46 'read' 'tmp_1' <Predicate = (!icmp_ln126)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (3.90ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @img_0_data_stream_V_1)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 47 'read' 'tmp_2' <Predicate = (!icmp_ln126)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 48 [1/1] (3.90ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @img_0_data_stream_V_2)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 48 'read' 'tmp' <Predicate = (!icmp_ln126)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_23_i)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140]   --->   Operation 49 'specregionend' 'empty_119' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp, i8 %tmp_2, i8 %tmp_1)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:78->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:100->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:143]   --->   Operation 50 'bitconcatenate' 'tmp_data_V' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 51 'write' <Predicate = (!icmp_ln126)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 52 [1/1] (1.66ns)   --->   "store i1 false, i1* %tmp_user_V" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 52 'store' <Predicate = (!icmp_ln126)> <Delay = 1.66>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str15)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 54 'specregionbegin' 'tmp_22_i' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:128]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:146]   --->   Operation 56 'write' <Predicate = (!icmp_ln126)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str15, i32 %tmp_22_i)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:147]   --->   Operation 57 'specregionend' 'empty_120' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %0" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126]   --->   Operation 58 'br' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_21_i)" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:148]   --->   Operation 59 'specregionend' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader.i" [/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.13ns
The critical path consists of the following:
	'load' operation ('cols.V', /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:121) on static variable 'img_0_cols_V' [27]  (0 ns)
	'add' operation ('ret.V', /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:135) [30]  (2.13 ns)

 <State 2>: 2.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln125', /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:125) [35]  (1.7 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln126', /opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:126) [45]  (1.7 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 3.91ns
The critical path consists of the following:
	fifo read on port 'img_0_data_stream_V_s' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:140) [58]  (3.91 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
