// Seed: 32529175
module module_0 (
    id_1,
    id_2,
    access,
    id_4,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout tri id_4;
  output supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_20;
  ;
  assign id_3 = id_10 & id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_12,
      id_10,
      id_1,
      id_7,
      id_5,
      id_10,
      id_5,
      id_10,
      id_7,
      id_7,
      id_8,
      id_8,
      id_12,
      id_1,
      id_1,
      id_15
  );
  inout wire id_5;
  inout reg id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge -1 or id_10) id_4 = #id_16 -id_3;
endmodule
