didnt mention whether cost issue exactly running digital side ttl ecl run ic test equipment day long ecl domain use dips along plccs pitch qfps name dont see problem packaging long adhere sound engineering practices good source information motorolas mecl system design handbook latest ed dated considered one bibles highspeed design fact need build test fixture means youre likely going need socket far inductance per pin package testing mention impedance discontinuities dont see big concern packaging probably isnt going make much difference youre trying get ttl run fun ttl never designed run environment aaron