============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Dec 05 2018  10:58:48 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YS                                      HAX1              2  6.5   26   +64     651 F 
g420/B                                                                        +0     651   
g420/YC                                      HAX1              2  7.7   32   +60     712 F 
g414/B                                                                        +0     712   
g414/Y                                       OAI21X1           2  7.0   62   +60     771 R 
g412/B                                                                        +0     771   
g412/Y                                       NAND2X1           1  1.5   16   +26     797 F 
drc_bufs527/A                                                                 +0     797   
drc_bufs527/Y                                BUFX2             1  1.9    2   +34     830 F 
g409/A                                                                        +0     830   
g409/Y                                       AND2X1            1  3.4   20   +33     864 F 
g405/B                                                                        +0     864   
g405/YC                                      HAX1              1  3.4   20   +50     914 F 
g401/B                                                                        +0     914   
g401/YC                                      HAX1              1  3.4   20   +50     964 F 
g397/B                                                                        +0     964   
g397/YC                                      HAX1              1  3.4   20   +50    1014 F 
g393/B                                                                        +0    1014   
g393/YC                                      HAX1              1  4.6   23   +53    1067 F 
g391/A                                                                        +0    1067   
g391/Y                                       XNOR2X1           1  2.6   19   +29    1096 F 
g387/B                                                                        +0    1096   
g387/Y                                       OAI21X1           1  2.0   32   +41    1137 R 
stoch2bin_out_stoch2bin_out_out_reg[7]/D     DFFSR                            +0    1137   
stoch2bin_out_stoch2bin_out_out_reg[7]/CLK   setup                       0   +81    1218 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3732ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[7]/D

path   2:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YS                                      HAX1              2  6.5   26   +64     651 F 
g420/B                                                                        +0     651   
g420/YC                                      HAX1              2  7.7   32   +60     712 F 
g414/B                                                                        +0     712   
g414/Y                                       OAI21X1           2  7.0   62   +60     771 R 
g412/B                                                                        +0     771   
g412/Y                                       NAND2X1           1  1.5   16   +26     797 F 
drc_bufs527/A                                                                 +0     797   
drc_bufs527/Y                                BUFX2             1  1.9    2   +34     830 F 
g409/A                                                                        +0     830   
g409/Y                                       AND2X1            1  3.4   20   +33     864 F 
g405/B                                                                        +0     864   
g405/YC                                      HAX1              1  3.4   20   +50     914 F 
g401/B                                                                        +0     914   
g401/YC                                      HAX1              1  3.4   20   +50     964 F 
g397/B                                                                        +0     964   
g397/YC                                      HAX1              1  3.4   20   +50    1014 F 
g393/B                                                                        +0    1014   
g393/YS                                      HAX1              1  2.7   18   +50    1065 R 
g390/B                                                                        +0    1065   
g390/Y                                       MUX2X1            1  1.5   18   +19    1084 F 
g389/A                                                                        +0    1084   
g389/Y                                       INVX1             1  2.0    0    +3    1087 R 
stoch2bin_out_stoch2bin_out_out_reg[6]/D     DFFSR                            +0    1087   
stoch2bin_out_stoch2bin_out_out_reg[6]/CLK   setup                       0   +70    1158 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3792ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[6]/D

path   3:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YS                                      HAX1              2  6.5   26   +64     651 F 
g420/B                                                                        +0     651   
g420/YC                                      HAX1              2  7.7   32   +60     712 F 
g414/B                                                                        +0     712   
g414/Y                                       OAI21X1           2  7.0   62   +60     771 R 
g412/B                                                                        +0     771   
g412/Y                                       NAND2X1           1  1.5   16   +26     797 F 
drc_bufs527/A                                                                 +0     797   
drc_bufs527/Y                                BUFX2             1  1.9    2   +34     830 F 
g409/A                                                                        +0     830   
g409/Y                                       AND2X1            1  3.4   20   +33     864 F 
g405/B                                                                        +0     864   
g405/YC                                      HAX1              1  3.4   20   +50     914 F 
g401/B                                                                        +0     914   
g401/YC                                      HAX1              1  3.4   20   +50     964 F 
g397/B                                                                        +0     964   
g397/YS                                      HAX1              1  2.7   18   +50    1015 R 
g395/B                                                                        +0    1015   
g395/Y                                       MUX2X1            1  1.5   18   +19    1034 F 
g394/A                                                                        +0    1034   
g394/Y                                       INVX1             1  2.0    0    +3    1037 R 
stoch2bin_out_stoch2bin_out_out_reg[5]/D     DFFSR                            +0    1037   
stoch2bin_out_stoch2bin_out_out_reg[5]/CLK   setup                       0   +70    1107 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3843ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[5]/D

path   4:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YS                                      HAX1              2  6.5   26   +64     651 F 
g420/B                                                                        +0     651   
g420/YC                                      HAX1              2  7.7   32   +60     712 F 
g414/B                                                                        +0     712   
g414/Y                                       OAI21X1           2  7.0   62   +60     771 R 
g412/B                                                                        +0     771   
g412/Y                                       NAND2X1           1  1.5   16   +26     797 F 
drc_bufs527/A                                                                 +0     797   
drc_bufs527/Y                                BUFX2             1  1.9    2   +34     830 F 
g409/A                                                                        +0     830   
g409/Y                                       AND2X1            1  3.4   20   +33     864 F 
g405/B                                                                        +0     864   
g405/YC                                      HAX1              1  3.4   20   +50     914 F 
g401/B                                                                        +0     914   
g401/YS                                      HAX1              1  2.7   18   +50     964 R 
g399/B                                                                        +0     964   
g399/Y                                       MUX2X1            1  1.5   18   +19     984 F 
g398/A                                                                        +0     984   
g398/Y                                       INVX1             1  2.0    0    +3     987 R 
stoch2bin_out_stoch2bin_out_out_reg[4]/D     DFFSR                            +0     987   
stoch2bin_out_stoch2bin_out_out_reg[4]/CLK   setup                       0   +70    1057 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3893ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[4]/D

path   5:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YS                                      HAX1              2  6.5   26   +64     651 F 
g420/B                                                                        +0     651   
g420/YC                                      HAX1              2  7.7   32   +60     712 F 
g414/B                                                                        +0     712   
g414/Y                                       OAI21X1           2  7.0   62   +60     771 R 
g412/B                                                                        +0     771   
g412/Y                                       NAND2X1           1  1.5   16   +26     797 F 
drc_bufs527/A                                                                 +0     797   
drc_bufs527/Y                                BUFX2             1  1.9    2   +34     830 F 
g409/A                                                                        +0     830   
g409/Y                                       AND2X1            1  3.4   20   +33     864 F 
g405/B                                                                        +0     864   
g405/YS                                      HAX1              1  2.7   18   +51     914 R 
g403/B                                                                        +0     914   
g403/Y                                       MUX2X1            1  1.5   18   +19     933 F 
g402/A                                                                        +0     933   
g402/Y                                       INVX1             1  2.0    0    +3     937 R 
stoch2bin_out_stoch2bin_out_out_reg[3]/D     DFFSR                            +0     937   
stoch2bin_out_stoch2bin_out_out_reg[3]/CLK   setup                       0   +70    1007 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3943ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[3]/D

path   6:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YC                                      HAX1              1  4.6   23   +52     639 F 
g421/A                                                                        +0     639   
g421/Y                                       XNOR2X1           3  9.7   36   +42     680 F 
g419/C                                                                        +0     680   
g419/Y                                       NOR3X1            9 33.4  201  +133     814 R 
g408/S                                                                        +0     814   
g408/Y                                       MUX2X1            1  2.0   40   +65     878 R 
stoch2bin_out_stoch2bin_out_out_reg[1]/D     DFFSR                            +0     878   
stoch2bin_out_stoch2bin_out_out_reg[1]/CLK   setup                       0   +84     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3988ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[1]/D

path   7:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YC                                      HAX1              1  4.6   23   +52     639 F 
g421/A                                                                        +0     639   
g421/Y                                       XNOR2X1           3  9.7   36   +42     680 F 
g419/C                                                                        +0     680   
g419/Y                                       NOR3X1            9 33.4  201  +133     814 R 
g407/S                                                                        +0     814   
g407/Y                                       MUX2X1            1  2.0   40   +65     878 R 
stoch2bin_out_stoch2bin_out_out_reg[2]/D     DFFSR                            +0     878   
stoch2bin_out_stoch2bin_out_out_reg[2]/CLK   setup                       0   +84     962 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3988ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[2]/D

path   8:

                   Pin                         Type       Fanout Load Slew Delay Arrival   
                                                                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk_int)                              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                                    0             0 R 
  ctr4_out_reg[2]/Q                          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                                               +0     109   
  drc_bufs137/Y                              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                                      +0     156   
  g202/Y                                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                                      +0     177   
  g198/Y                                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                                      +0     222   
  g196/Y                                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                                               +0     254   
  drc_bufs207/Y                              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                                      +0     289   
  g193/Y                                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                                      +0     302   
  g192/Y                                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                                               +0     346   
  drc_bufs208/Y                              BUFX2             2  3.6   14   +38     383 R 
  g190/C                                                                      +0     383   
  g190/Y                                     OAI21X1           3  6.2   14   +21     404 F 
prg_b/sn_out0 
g438/B                                                                        +0     404   
g438/Y                                       AND2X1            1  4.0   22   +48     452 F 
g428/A                                                                        +0     452   
g428/YS                                      HAX1              1  1.9   13   +60     512 F 
g425/A                                                                        +0     512   
g425/Y                                       AND2X1            1  2.3   17   +33     544 F 
g423/A                                                                        +0     544   
g423/Y                                       OR2X1             1  3.4   15   +43     587 F 
g422/B                                                                        +0     587   
g422/YC                                      HAX1              1  4.6   23   +52     639 F 
g421/A                                                                        +0     639   
g421/Y                                       XNOR2X1           3  9.7   36   +42     680 F 
g419/C                                                                        +0     680   
g419/Y                                       NOR3X1            9 33.4  201  +133     814 R 
g416/S                                                                        +0     814   
g416/Y                                       MUX2X1            1  1.5   18   +62     876 F 
g415/A                                                                        +0     876   
g415/Y                                       INVX1             1  2.0    0    +3     879 R 
stoch2bin_out_stoch2bin_out_out_reg[0]/D     DFFSR                            +0     879   
stoch2bin_out_stoch2bin_out_out_reg[0]/CLK   setup                       0   +70     949 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                5000 R 
                                             uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4001ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : stoch2bin_out_stoch2bin_out_out_reg[0]/D

path   9:

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int)              launch                                    0 R 
prg_b
  ctr4_out_reg[2]/CLK                                    0             0 R 
  ctr4_out_reg[2]/Q          DFFSR             1  1.5   10  +109     109 R 
  drc_bufs137/A                                               +0     109   
  drc_bufs137/Y              BUFX2             4 11.7   29   +47     156 R 
  g202/A                                                      +0     156   
  g202/Y                     INVX1             1  2.3   11   +21     177 F 
  g198/A                                                      +0     177   
  g198/Y                     OR2X1             2  4.5   19   +45     222 F 
  g196/B                                                      +0     222   
  g196/Y                     NAND3X1           1  1.5   34   +33     254 R 
  drc_bufs207/A                                               +0     254   
  drc_bufs207/Y              BUFX2             1  2.0    8   +34     289 R 
  g193/C                                                      +0     289   
  g193/Y                     OAI21X1           1  2.7    5   +14     302 F 
  g192/A                                                      +0     302   
  g192/Y                     AOI22X1           1  1.5   44   +43     346 R 
  drc_bufs208/A                                               +0     346   
  drc_bufs208/Y              BUFX2             2  3.6   14   +38     383 R 
  drc_bufs204/A                                               +0     383   
  drc_bufs204/Y              INVX1             3  6.3   24   +25     408 F 
prg_b/sn_out1 
g70/A                                                         +0     408   
g70/Y                        OAI21X1           1 10.0   78   +70     479 R 
ov                           out port                         +0     479 R 
(dsc_mul.sdc_line_15_28_1)   ext delay                      +100     579 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4371ps 
Start-point  : prg_b/ctr4_out_reg[2]/CLK
End-point    : ov

path  10:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
prg_a_ctr4_out_reg[2]/CLK                               0             0 R 
prg_a_ctr4_out_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
drc_bufs536/A                                                +0     115   
drc_bufs536/Y               BUFX2             4 10.0   13   +41     156 F 
g452/A                                                       +0     156   
g452/YC                     HAX1              1  3.4   20   +52     207 F 
g442/B                                                       +0     207   
g442/YS                     HAX1              1  2.8   18   +51     258 R 
g432/A                                                       +0     258   
g432/Y                      MUX2X1            1  1.5   10   +22     280 F 
g431/A                                                       +0     280   
g431/Y                      INVX1             1  2.0    0    +0     281 R 
prg_a_ctr4_out_reg[3]/D     DFFSR                            +0     281   
prg_a_ctr4_out_reg[3]/CLK   setup                       0   +70     351 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4599ps 
Start-point  : prg_a_ctr4_out_reg[2]/CLK
End-point    : prg_a_ctr4_out_reg[3]/D
