[
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|State",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|Decode",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|BufReg",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|Control",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|SerialShift",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|Alu",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|RegisterFileInterface",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|MemoryInterface",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|Csr",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|ServTop",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|RamInterface",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|Ram",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.legacy.backends.verilator.OrderedCoverPointsAnnotation",
    "target":"~ServTopWithRam|ServTopWithRam",
    "covers":[
      
    ]
  },
  {
    "class":"chiseltest.coverage.ModuleInstancesAnnotation",
    "instanceToModule":[
      {
        "":"ServTopWithRam"
      },
      {
        "top":"ServTop"
      },
      {
        "top.state":"State"
      },
      {
        "top.decode":"Decode"
      },
      {
        "top.bufreg":"BufReg"
      },
      {
        "top.control":"Control"
      },
      {
        "top.alu":"Alu"
      },
      {
        "top.alu.shift":"SerialShift"
      },
      {
        "top.rfInterface":"RegisterFileInterface"
      },
      {
        "top.mem":"MemoryInterface"
      },
      {
        "top.csr":"Csr"
      },
      {
        "ramInterface":"RamInterface"
      },
      {
        "ram":"Ram"
      }
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ServTopWithRam.Alu.io_decode_boolOp",
    "enumTypeName":"serv.BooleanOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ServTopWithRam.Alu.io_decode_rdSelect",
    "enumTypeName":"serv.Result"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"serv.BooleanOperation",
    "definition":{
      "Xor":0,
      "Eq":1,
      "Or":2,
      "And":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ServTopWithRam.Decode.io_alu_boolOp",
    "enumTypeName":"serv.BooleanOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"serv.Result",
    "definition":{
      "Add":1,
      "Lt":4,
      "None":0,
      "Shift":2,
      "Bool":8
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"ServTopWithRam.Decode.io_alu_rdSelect",
    "enumTypeName":"serv.Result"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/should_not_crash_during_some_fuzz_testing"
  },
  {
    "class":"firrtl.annotations.MemoryScalarInitAnnotation",
    "target":"~ServTopWithRam|Ram>memory",
    "value":0
  }
]