#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f784aaa330 .scope module, "tb_main" "tb_main" 2 3;
 .timescale -9 -12;
v000001f784aff7b0_0 .var "E", 0 0;
v000001f784aff850_0 .net "LD_AC", 0 0, v000001f784a9a6b0_0;  1 drivers
v000001f784aff8f0_0 .net "LD_DR1", 0 0, v000001f784a9a750_0;  1 drivers
v000001f784affb70_0 .net "LD_DR2", 0 0, v000001f784a9a7f0_0;  1 drivers
v000001f784affc10_0 .net "LD_R1", 0 0, v000001f784afdda0_0;  1 drivers
v000001f784affd50_0 .net "LD_R2", 0 0, v000001f784afd6c0_0;  1 drivers
v000001f784afe130_0 .net "LD_R3", 0 0, v000001f784afde40_0;  1 drivers
v000001f784afe1d0_0 .net "LD_outr", 0 0, v000001f784afd620_0;  1 drivers
v000001f784b09410_0 .net "T", 1 0, v000001f784afff30_0;  1 drivers
v000001f784b08650_0 .var "clk", 0 0;
v000001f784b09f50_0 .net "outr", 3 0, v000001f784affe90_0;  1 drivers
v000001f784b092d0_0 .var "rst", 0 0;
v000001f784b09550_0 .net "sel_A", 2 0, v000001f784afd8a0_0;  1 drivers
v000001f784b09870_0 .net "sel_B", 0 0, v000001f784afd260_0;  1 drivers
v000001f784b09eb0_0 .net "sel_DR1", 0 0, v000001f784afd4e0_0;  1 drivers
v000001f784b09370_0 .net "sel_DR2", 0 0, v000001f784afd940_0;  1 drivers
S_000001f784aa1ee0 .scope module, "uut" "main" 2 21, 3 1 0, S_000001f784aaa330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 2 "T";
    .port_info 4 /OUTPUT 1 "LD_R1";
    .port_info 5 /OUTPUT 1 "LD_R2";
    .port_info 6 /OUTPUT 1 "LD_R3";
    .port_info 7 /OUTPUT 1 "LD_DR1";
    .port_info 8 /OUTPUT 1 "LD_DR2";
    .port_info 9 /OUTPUT 1 "LD_AC";
    .port_info 10 /OUTPUT 1 "LD_outr";
    .port_info 11 /OUTPUT 3 "sel_A";
    .port_info 12 /OUTPUT 1 "sel_B";
    .port_info 13 /OUTPUT 4 "outr";
    .port_info 14 /OUTPUT 1 "sel_DR1";
    .port_info 15 /OUTPUT 1 "sel_DR2";
v000001f784aff5d0_0 .net "E", 0 0, v000001f784aff7b0_0;  1 drivers
v000001f784afee50_0 .net "LD_AC", 0 0, v000001f784a9a6b0_0;  alias, 1 drivers
v000001f784affdf0_0 .net "LD_DR1", 0 0, v000001f784a9a750_0;  alias, 1 drivers
v000001f784affad0_0 .net "LD_DR2", 0 0, v000001f784a9a7f0_0;  alias, 1 drivers
v000001f784afeb30_0 .net "LD_R1", 0 0, v000001f784afdda0_0;  alias, 1 drivers
v000001f784afef90_0 .net "LD_R2", 0 0, v000001f784afd6c0_0;  alias, 1 drivers
v000001f784aff670_0 .net "LD_R3", 0 0, v000001f784afde40_0;  alias, 1 drivers
v000001f784afe310_0 .net "LD_outr", 0 0, v000001f784afd620_0;  alias, 1 drivers
v000001f784afea90_0 .net "T", 1 0, v000001f784afff30_0;  alias, 1 drivers
v000001f784afec70_0 .net "clk", 0 0, v000001f784b08650_0;  1 drivers
v000001f784afebd0_0 .net "outr", 3 0, v000001f784affe90_0;  alias, 1 drivers
v000001f784aff210_0 .net "rst", 0 0, v000001f784b092d0_0;  1 drivers
v000001f784aff710_0 .net "sel_A", 2 0, v000001f784afd8a0_0;  alias, 1 drivers
v000001f784aff2b0_0 .net "sel_B", 0 0, v000001f784afd260_0;  alias, 1 drivers
v000001f784aff350_0 .net "sel_DR1", 0 0, v000001f784afd4e0_0;  alias, 1 drivers
v000001f784affcb0_0 .net "sel_DR2", 0 0, v000001f784afd940_0;  alias, 1 drivers
S_000001f784aa2180 .scope module, "cu_inst" "cu" 3 21, 4 1 0, S_000001f784aa1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 2 "T";
    .port_info 2 /OUTPUT 3 "sel_A";
    .port_info 3 /OUTPUT 1 "sel_B";
    .port_info 4 /OUTPUT 1 "LD_R1";
    .port_info 5 /OUTPUT 1 "LD_R2";
    .port_info 6 /OUTPUT 1 "LD_R3";
    .port_info 7 /OUTPUT 1 "LD_DR1";
    .port_info 8 /OUTPUT 1 "LD_DR2";
    .port_info 9 /OUTPUT 1 "LD_AC";
    .port_info 10 /OUTPUT 1 "LD_outr";
    .port_info 11 /OUTPUT 1 "sel_DR1";
    .port_info 12 /OUTPUT 1 "sel_DR2";
v000001f784a36bf0_0 .net "E", 0 0, v000001f784aff7b0_0;  alias, 1 drivers
v000001f784a9a6b0_0 .var "LD_AC", 0 0;
v000001f784a9a750_0 .var "LD_DR1", 0 0;
v000001f784a9a7f0_0 .var "LD_DR2", 0 0;
v000001f784afdda0_0 .var "LD_R1", 0 0;
v000001f784afd6c0_0 .var "LD_R2", 0 0;
v000001f784afde40_0 .var "LD_R3", 0 0;
v000001f784afd620_0 .var "LD_outr", 0 0;
v000001f784afda80_0 .net "T", 1 0, v000001f784afff30_0;  alias, 1 drivers
v000001f784afd8a0_0 .var "sel_A", 2 0;
v000001f784afd260_0 .var "sel_B", 0 0;
v000001f784afd4e0_0 .var "sel_DR1", 0 0;
v000001f784afd940_0 .var "sel_DR2", 0 0;
E_000001f784a81400 .event anyedge, v000001f784a36bf0_0, v000001f784afda80_0;
S_000001f784a9a890 .scope module, "dp_inst" "datapath" 3 30, 5 1 0, S_000001f784aa1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "LD_R1";
    .port_info 4 /INPUT 1 "LD_R2";
    .port_info 5 /INPUT 1 "LD_R3";
    .port_info 6 /INPUT 1 "LD_DR1";
    .port_info 7 /INPUT 1 "LD_DR2";
    .port_info 8 /INPUT 1 "LD_AC";
    .port_info 9 /INPUT 1 "LD_outr";
    .port_info 10 /INPUT 3 "sel_A";
    .port_info 11 /INPUT 1 "sel_B";
    .port_info 12 /OUTPUT 4 "outr";
L_000001f784aa2a40 .functor BUFZ 4, v000001f784afd440_0, C4<0000>, C4<0000>, C4<0000>;
v000001f784afd760_0 .var "AC", 3 0;
v000001f784afd800_0 .net "ALU_out", 3 0, L_000001f784b08290;  1 drivers
v000001f784afd580_0 .net "B1", 3 0, L_000001f784b08150;  1 drivers
v000001f784afdee0_0 .net "B2", 3 0, L_000001f784aa2a40;  1 drivers
v000001f784afdb20_0 .var "DR1", 3 0;
v000001f784afd9e0_0 .var "DR2", 3 0;
v000001f784afdd00_0 .net "E", 0 0, v000001f784aff7b0_0;  alias, 1 drivers
v000001f784afdbc0_0 .net "LD_AC", 0 0, v000001f784a9a6b0_0;  alias, 1 drivers
v000001f784afdc60_0 .net "LD_DR1", 0 0, v000001f784a9a750_0;  alias, 1 drivers
v000001f784afdf80_0 .net "LD_DR2", 0 0, v000001f784a9a7f0_0;  alias, 1 drivers
v000001f784afd080_0 .net "LD_R1", 0 0, v000001f784afdda0_0;  alias, 1 drivers
v000001f784afd120_0 .net "LD_R2", 0 0, v000001f784afd6c0_0;  alias, 1 drivers
v000001f784afd1c0_0 .net "LD_R3", 0 0, v000001f784afde40_0;  alias, 1 drivers
v000001f784afd300_0 .net "LD_outr", 0 0, v000001f784afd620_0;  alias, 1 drivers
v000001f784afd3a0_0 .var "R1", 3 0;
v000001f784afd440_0 .var "R2", 3 0;
v000001f784aff490_0 .var "R3", 3 0;
L_000001f784b40118 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001f784afe810_0 .net/2u *"_ivl_10", 2 0, L_000001f784b40118;  1 drivers
v000001f784afe270_0 .net *"_ivl_12", 0 0, L_000001f784b09c30;  1 drivers
L_000001f784b40160 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001f784afe4f0_0 .net/2u *"_ivl_14", 2 0, L_000001f784b40160;  1 drivers
v000001f784afed10_0 .net *"_ivl_16", 0 0, L_000001f784b086f0;  1 drivers
L_000001f784b401a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001f784aff030_0 .net/2u *"_ivl_18", 2 0, L_000001f784b401a8;  1 drivers
L_000001f784b40088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f784aff170_0 .net/2u *"_ivl_2", 2 0, L_000001f784b40088;  1 drivers
v000001f784aff3f0_0 .net *"_ivl_20", 0 0, L_000001f784b08d30;  1 drivers
L_000001f784b401f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f784afedb0_0 .net/2u *"_ivl_22", 3 0, L_000001f784b401f0;  1 drivers
v000001f784afe6d0_0 .net *"_ivl_24", 3 0, L_000001f784b08830;  1 drivers
v000001f784aff530_0 .net *"_ivl_26", 3 0, L_000001f784b09cd0;  1 drivers
v000001f784aff0d0_0 .net *"_ivl_28", 3 0, L_000001f784b080b0;  1 drivers
v000001f784afe450_0 .net *"_ivl_30", 3 0, L_000001f784b083d0;  1 drivers
v000001f784afe090_0 .net *"_ivl_4", 0 0, L_000001f784b085b0;  1 drivers
L_000001f784b400d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001f784afe8b0_0 .net/2u *"_ivl_6", 2 0, L_000001f784b400d0;  1 drivers
v000001f784afe3b0_0 .net *"_ivl_8", 0 0, L_000001f784b08f10;  1 drivers
v000001f784aff990_0 .net "clk", 0 0, v000001f784b08650_0;  alias, 1 drivers
v000001f784affe90_0 .var "outr", 3 0;
v000001f784afe9f0_0 .net "rst", 0 0, v000001f784b092d0_0;  alias, 1 drivers
v000001f784affa30_0 .net "sel_A", 2 0, v000001f784afd8a0_0;  alias, 1 drivers
v000001f784afe950_0 .net "sel_B", 0 0, v000001f784afd260_0;  alias, 1 drivers
E_000001f784a81b00 .event posedge, v000001f784aff990_0;
L_000001f784b08290 .arith/sum 4, v000001f784afdb20_0, v000001f784afd9e0_0;
L_000001f784b085b0 .cmp/eq 3, v000001f784afd8a0_0, L_000001f784b40088;
L_000001f784b08f10 .cmp/eq 3, v000001f784afd8a0_0, L_000001f784b400d0;
L_000001f784b09c30 .cmp/eq 3, v000001f784afd8a0_0, L_000001f784b40118;
L_000001f784b086f0 .cmp/eq 3, v000001f784afd8a0_0, L_000001f784b40160;
L_000001f784b08d30 .cmp/eq 3, v000001f784afd8a0_0, L_000001f784b401a8;
L_000001f784b08830 .functor MUXZ 4, L_000001f784b401f0, v000001f784affe90_0, L_000001f784b08d30, C4<>;
L_000001f784b09cd0 .functor MUXZ 4, L_000001f784b08830, v000001f784afd760_0, L_000001f784b086f0, C4<>;
L_000001f784b080b0 .functor MUXZ 4, L_000001f784b09cd0, v000001f784aff490_0, L_000001f784b09c30, C4<>;
L_000001f784b083d0 .functor MUXZ 4, L_000001f784b080b0, v000001f784afd440_0, L_000001f784b08f10, C4<>;
L_000001f784b08150 .functor MUXZ 4, L_000001f784b083d0, v000001f784afd3a0_0, L_000001f784b085b0, C4<>;
S_000001f784a93320 .scope module, "sequence_inst" "sequence_counter" 3 18, 6 1 0, S_000001f784aa1ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 2 "T";
v000001f784afe590_0 .net "E", 0 0, v000001f784aff7b0_0;  alias, 1 drivers
v000001f784afe770_0 .var "E_prev", 0 0;
v000001f784afff30_0 .var "T", 1 0;
v000001f784afeef0_0 .net "clk", 0 0, v000001f784b08650_0;  alias, 1 drivers
v000001f784afe630_0 .net "rst", 0 0, v000001f784b092d0_0;  alias, 1 drivers
    .scope S_000001f784a93320;
T_0 ;
    %wait E_000001f784a81b00;
    %load/vec4 v000001f784afe630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f784afff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f784afe770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f784afe770_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v000001f784afe590_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f784afff30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f784afe590_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v000001f784afff30_0;
    %assign/vec4 v000001f784afff30_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001f784afff30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f784afff30_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001f784afff30_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001f784afff30_0, 0;
T_0.8 ;
T_0.6 ;
T_0.3 ;
    %load/vec4 v000001f784afe590_0;
    %assign/vec4 v000001f784afe770_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f784aa2180;
T_1 ;
    %wait E_000001f784a81400;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784afd260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784afdda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784afd6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784afde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784a9a750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784a9a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784a9a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784afd620_0, 0, 1;
    %load/vec4 v000001f784a36bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784afd620_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f784afda80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784afd260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784a9a750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784a9a7f0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f784afda80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784afdda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784a9a6b0_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f784afda80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784afde40_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001f784afda80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f784afd8a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784afd6c0_0, 0, 1;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f784a9a890;
T_2 ;
    %wait E_000001f784a81b00;
    %load/vec4 v000001f784afe9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784afd3a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784afd440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784aff490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784afdb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784afd9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784afd760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f784affe90_0, 0;
T_2.0 ;
    %load/vec4 v000001f784afdd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001f784afd580_0;
    %assign/vec4 v000001f784affe90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001f784afdc60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.6, 4;
    %load/vec4 v000001f784afdf80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001f784afd580_0;
    %assign/vec4 v000001f784afdb20_0, 0;
    %load/vec4 v000001f784afdee0_0;
    %assign/vec4 v000001f784afd9e0_0, 0;
T_2.4 ;
    %load/vec4 v000001f784afd080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v000001f784afdbc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000001f784afd800_0;
    %assign/vec4 v000001f784afd760_0, 0;
    %load/vec4 v000001f784afd580_0;
    %assign/vec4 v000001f784afd3a0_0, 0;
T_2.7 ;
    %load/vec4 v000001f784afd1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000001f784afd580_0;
    %assign/vec4 v000001f784aff490_0, 0;
T_2.10 ;
    %load/vec4 v000001f784afd120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001f784afd580_0;
    %assign/vec4 v000001f784afd440_0, 0;
T_2.12 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f784aaa330;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001f784b08650_0;
    %inv;
    %store/vec4 v000001f784b08650_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f784aaa330;
T_4 ;
    %vpi_call 2 41 "$dumpfile", "main_wave.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f784aaa330 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784b08650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784b092d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784aff7b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784b092d0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f784afd3a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f784afd440_0, 0, 4;
    %delay 70000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f784aff7b0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f784aff7b0_0, 0, 1;
    %delay 60000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_main.v";
    "main.v";
    "control_unit.v";
    "datapath.v";
    "sequence_counter.v";
