#######################################################################################################
#
# format:   <4 bit op> <fsb packet>
#   op = 0000: wait one cycle
#   op = 0001: send
#   op = 0010: receive & check
#   op = 0011: done; disable but do not stop
#   op = 0100: finish; stop simulation
#   op = 0101: wait for cycle ctr to reach 0
#   op = 0110: set cycle ctr
#
# fsb packet (data)
# 1 bit    75 bits
#   0       data
#
# fsb packet (control)
# 1 bit    7 bits    4 bits   64 bits
#   1      opcode    srcid    data
#
# opcodes
#   1: 0000_001 = disable
#   2: 0000_010 = enable
#   5: 0000_101 = assert reset
#   6: 0000_110 = deassert reset
#

#send:  s  rst=0    src   data
0001____1__0000110__0001__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000

#send:  s  en=1     src   data
0001____1__0000010__0001__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000




## TODO - Add Test Cases Here!

0001____0__0000000__0001__00000000_00000000_00000000_10000000_00000000_00000000_10000000_00000000
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_10000000

0001____0__0000000__0001__00000000_00000000_00000000_11111010_00000000_00000000_00000000_01100100
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00110010

0001____0__0000000__0001__00000000_00000000_00000000_00110001_00000000_00000000_00000000_00111000
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000111

0001____0__0000000__0001__00000000_00000000_00000000_01100100_00000000_00000000_00000100_00000001
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00011001

0001____0__0000000__0001__00000000_00000000_00000000_01000100_00000000_00000000_00000100_00000100
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000100

0001____0__0000000__0001__00000000_00000000_00000000_00000111_00000000_00000000_00000000_10000000
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000001





0001____0__0000000__0001__00000000_00000000_00011111_00101011_00000000_00000000_00000011_00010110
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_01001111

0001____0__0000000__0001__00000000_00000000_00000011_00010110_00000000_00000000_00011111_00101011
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_01001111

0001____0__0000000__0001__00000000_00000000_00100000_01010010_00000000_00000000_00010010_01011110
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000010

0001____0__0000000__0001__00000000_00000000_00100010_10001101_00000000_00000000_00011000_10111000
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000001

0001____0__0000000__0001__00000000_00000000_00000011_00000010_00000000_00000000_00001000_11001000
0010____0__0000000__0000__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000010

#done:  indicated done, when all trace-replays are done, the
#       simulation will finish.
0011____1__0000000__0001__00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000

