================================================================================ 
Commit: 4f17e6ebefb2f774eff1e29a41833463aebacb44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:34:41 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4413_00

[Feature Description]
Update BIOS version to 4413_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Oct 11 15:46:54 2023 +0800
Change-Id: I1aee1016196c4f54318050c25668b8d1db790799
Original commit hash: d8d462159180e472826d4e6092d5099e62d301df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eb1aaf02eaa4aee01485f2e62438fbde2d05a90e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:34:24 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.199

Hsd-es-id: N/A
Original commit date: Wed Oct 11 00:05:58 2023 -0700
Original commit hash: 1110bb8fcd3e20bb557085657e71d15b4a3be04a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48e2689fec88d29496d95b83398aa1d085c606a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:34:06 2023 +0800 
-------------------------------------------------------------------------------- 
None power of two dram size ecc clean support correctly

[Feature Description]
Memory scrubbing didn't cover non-power of 2 capacity.
Add non-power of two size DRAM ECC clean support.

Package/Module: MemoryInit

[Impacted Platform]
DDR5 ECC

Hsd-es-id: 14020558007
Original commit date: Wed Sep 6 13:46:07 2023 +0800
Change-Id: I85dba3621de66e36865930bbda05dbc550c4aac0
Original commit hash: 5f14957b461e9cfe6a56ae8f25e8a862d1e57e58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: e265ef0383dd48cfe4eb79a6c302f5c2c22ca96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:33:44 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4411_00

[Feature Description]
Update BIOS version to 4411_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC5
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Oct 10 17:56:18 2023 +0800
Change-Id: I8c8a08992fccbb65965bdff131237e080c602fc0
Original commit hash: 3e05acd151e3837193400a776e7e64cf768ea896

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ed948e73f47524c43048ae0bce9453d0e00a2cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:33:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.198

Hsd-es-id: N/A
Original commit date: Mon Oct 9 23:57:49 2023 -0700
Original commit hash: 295878fc52ea2c5d856dbf8958e17db5cf86adc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45f936714b7110bed62cc46710ac45f3256b2eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:33:05 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 SODIMM 1R 5600 and 2R 5600

[Feature Description]
DDR5 SODIMM 1R 5600 and 2R 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15014426946
Original commit date: Tue Oct 10 04:36:27 2023 +0800
Change-Id: I1c7531fd4ec5cefc48cb6f483dc29602d9081686
Original commit hash: e8362718773ee97577af1695560cba4c8b0cd540

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6bb8327c13be0d7f80c114b1567a386cfd7f4e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:32:43 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.197

Hsd-es-id: N/A
Original commit date: Tue Sep 26 17:52:53 2023 -0700
Original commit hash: 24fd1653b9c676408f9b2f93b4ce34f81b222577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6adfb1f708116ad6bbd62fc22a5b58bb5b33027b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:32:31 2023 +0800 
-------------------------------------------------------------------------------- 
Memory TotalWidth of Smbios field not match with SPD data

[Issue Description]
SPD data and Smbios Memory Total Width not matched when using DDR5 ECC
UDIMM.

[Resolution]
Do not double the bus width extension when reporting the combined
data width of DDR5

Package/Module: MemoryInit

[Impacted Platform]
DDR5 ECC

Hsd-es-id: 15014244976
Original commit date: Thu Sep 14 14:39:27 2023 +0800
Change-Id: I374f20c281fabb959476ae10e41bc8b6f3a0b8e0
Original commit hash: f8c96ae31bcb8578484a86df8c410fa017203d21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: f867c7f74174cf9400f001b995da434eb91dc8c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:32:18 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.196

Hsd-es-id: N/A
Original commit date: Thu Sep 21 23:13:06 2023 -0700
Original commit hash: 498920ca1ed572def66e26115146b195ccfe6e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef2b36b58cd1570fb22ec8511ea542b573c465a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:32:06 2023 +0800 
-------------------------------------------------------------------------------- 
skip the FLL change for DDR5

[Feature Description]
skip the FLL change for DDR5

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 14020076596
Original commit date: Thu Jun 1 02:10:55 2023 +0800
Change-Id: Ibbcc36b17df4a95cc20c432510843bdac4931b92
Original commit hash: 271cf60d3c1b0895d8f63db29a900efb23c2118f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9878cd4dde3cc548dbfab49d8cf50abd265538d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:25:30 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4393_00

[Feature Description]
Update BIOS version to 4393_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x30

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Sep 27 14:15:51 2023 +0800
Change-Id: Ibdbb32d7f68b4eae7fff4c5dc68ec05e7d5992da
Original commit hash: 87401139a723016801ab22d37125be6734d423b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f73fcc9a156ed933a88ab7e58eaff6114fdc6809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:25:21 2023 +0800 
-------------------------------------------------------------------------------- 
Setting PCIe Present Detect State Policy.

[Feature Description]
Setting PCIe Present Detect State Policy as per BWG.

Package/Module: ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
All.

Hsd-es-id: 15014346325
Original commit date: Tue Sep 26 15:40:37 2023 +0530
Change-Id: I9fb68f0750191f12ab2d8dd289e693e81f0028db
Original commit hash: 829930e8aacff5b96794bbb0b0df6838360797ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 55482700b0e2a60f56c6ca68572b5c98d1a7af97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:24:47 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] CapsuleUpdate: Extend the WDT timer to 55s

[Issue Description]
EC WDT timer has no chance to reset board when ACM corrupted
due to CSME extend ACM_ACTIVE_TIMEOUT from 2.5s->25s.
CSME will prevent EC reset if it is waiting response from ACM during
ACM_ACTIVE_TIMEOUT.

[Resolution]
Extend the WDT timer to 55s to make sure EC have chance to reset
board when ACM corrupted.

Package/Module:AlderLakePlatSamplePkg/Features

[Impacted Platform]
ALL

Hsd-es-id: 16021521745
Original commit date: Thu Sep 14 13:27:22 2023 +0800
Change-Id: I2ae4897d488824020aa4c3acd51206a9406e1214
Original commit hash: fb3fa93787576325930e2e779e0382c5d3b94a1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: baca30d6b89892bd7758ff050d56f2846c2e74bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:24:29 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4391_00

[Feature Description]
Update BIOS version to 4391_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC3
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Sep 25 14:31:02 2023 +0800
Change-Id: I1d1961a2684c128506f15c261eab97186d4f349e
Original commit hash: 3ff2a3cd9faa4f7a917f3267278b120e740514d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ad21ea4844d32a5db294f9459d4be3944c6670ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:24:15 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate GOP V1066

[Feature Description]
Integrate GOP V1066

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16021973932
Original commit date: Wed Sep 20 10:34:59 2023 +0530
Change-Id: I86258183632edd861fb024172c6d59fe2e6ef16b
Original commit hash: 9a1f14929b21f570a795490bf220da5ef7b4d7b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlN.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 082528d7d4043fdf2861667dfa9200767ec0ffda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:23:56 2023 +0800 
-------------------------------------------------------------------------------- 
[CNVi] Adding SGOM support as part of GaP

[Feature Description]
Add Uefi Variable SGOM support as part of GaP.

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL-refresh

Hsd-es-id: 15014274632
Original commit date: Fri Sep 15 10:57:35 2023 +0800
Change-Id: I2ba8457fcdcca87acaf10d86a73ca2bf76c13e26
Original commit hash: 92a8601fe0ebee813a6d5395718366ab6bd85ee1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Include/CnvVariables.h

================================================================================ 
Commit: 79bd8a32d463ba41cc78f97588e5107a9535269b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:23:39 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Processor Family field to support Intel Processor

[Feature Description]
Update Processor Family field to support Intel Processor
from Smbios v3.7

Package/Module:
ClientOneSiliconPkg/Cpu

[Impacted Platform]
RPL

Hsd-es-id: 15014256920
Original commit date: Tue Sep 12 17:37:44 2023 +0800
Change-Id: I09ab8c8034d1b17833fb78a19c444975ca06ce92
Original commit hash: cf5b39595a10610d1844eb7a8d717dbfe5fc8a1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 7f56fd995f1d0b678ce7f517a368f87a9b4821a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:23:24 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate VBT for FSP SampleCode

[Feature Description]
Integrate VBT to SampleCode

Package/Module: GOP

[Impacted Platform]
ADL-N

Hsd-es-id: 16020478458
Original commit date: Mon Apr 24 22:11:55 2023 +0530
Change-Id: Iec88a6aed403bf2d1a765dfbd2386304fa1e35f6
Original commit hash: 01baf35db67f101910a84d5628ad56a97570184d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlN.bin

================================================================================ 
Commit: cd0a03b38404f503d5d583ce4b52595a53d855b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:23:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4382_00

[Issue Description]
Update BIOS version to 4382_00
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Sep 19 09:46:16 2023 +0800
Change-Id: I1e309793bb198ada8f058e5a12c1a4177db5b9d5
Original commit hash: ace365ec18373d383aa04b47d82a81828637c189

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7bfec8cb6a0352dd07fbbd7e187d84e802c379e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:22:53 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Update Crypto binaries and OpenSSL tools to 1.1.1u

[Issue Description]
New vulnerabilities in OpenSSL were announced that affect the
OpenSSL 1.1.1 branch.
The BDBA tool is now identifying these new (public) CVEs:
BDSA-2023-1337 (CVE-2023-2650).
Analysis done by EDK2 CryptoPkg maintainers has determined that
at least one of these CVEs impacts the EDK2 CryptoPkg.
The fix is to update to OpenSSL 1.1.1u.

[Resolution]
Update Crypto binaries and OpenSSL tools to OpenSSL 1.1.1u.

Package/Module: AlderLakeBoardPkg/CryptoLibWpa3
AlderLakeBoardPkg/CryptoLib

[Impacted Platform]
ALL

Hsd-es-id: 15014092767
Original commit date: Mon Aug 21 17:25:26 2023 +0800
Change-Id: Idf3d28ad5b930c28409d56ccae48d1f1cb9eb6fd
Original commit hash: c9feac2cbcd06c92af8ae709bcbd54d9930974da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Tools/OpenSSL/Readme.md
AlderLakePlatSamplePkg/Tools/OpenSSL/libcrypto-1_1.dll
AlderLakePlatSamplePkg/Tools/OpenSSL/libssl-1_1.dll
AlderLakePlatSamplePkg/Tools/OpenSSL/openssl.exe

================================================================================ 
Commit: f5117a050a6fe699d1b3f4f44b3bd90ced7353f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:22:37 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4381_00

[Issue Description]
Update BIOS version to 4381_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xC2

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Sep 18 13:07:56 2023 +0800
Change-Id: I90aaf53e8a60fcbf98d1ee8ae685849951d33737
Original commit hash: 6a30b3bc58d525e341147d1072fcdfacafcb88be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4d411ec5bef2c12d81f43b980ae816f8eacd0323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:22:20 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Extra reset during Windows reboot when AMT disabled in BIOS.

[Issue Description]
If change the default value of BIOS Amt to Disable,
SUT would do extra reset every time when user reboot in Windows.
In this case, BIOS would not handle MEBx invocation cause with
InvokeMEBx bit set.

[Resolution]
Add invocation code handing in AmtReadyToBootProtocol when
BIOS Amt is disabled.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 16021588359
Original commit date: Thu Sep 7 17:07:54 2023 +0800
Change-Id: Iac26fd3a1f344f1eed640171970f321ecdbd2e4f
Original commit hash: 37af5dc6bbd2296d93fcadc187aae2b3936c0bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.h

================================================================================ 
Commit: e19bf545fea6e6a333d6bb977fe0f6f03f108e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:22:06 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x411d

[Feature Description]
Add uCode m_e0_b06a2_0000411d.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014220973
Original commit date: Wed Sep 6 22:41:06 2023 +0800
Change-Id: I6adb39f25670b5f36bb0b191ab4afef55bc3e5f2
Original commit hash: 976fd32c4302844e34912cacb53a736e921c6f42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cab8df11178cedefe7cc9f71ec5b0f1f697a649c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:21:53 2023 +0800 
-------------------------------------------------------------------------------- 
Discrete BT offload can not disable when SSP interface enabled

[Issue Description]
Discrete BT offload can not disable when SSP interface enabled

[Resolution]
Modify AND rule for Discrete BT offload variable

Package/Module:
C1SPkg

[Impacted Platform]
ALL

Hsd-es-id: 15014214228
Original commit date: Wed Sep 6 14:12:10 2023 +0800
Change-Id: Iea377a7ee722208128545408b832e3bafabca712
Original commit hash: 30470423f07889e5cc677e42071139f9409cf2ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl

================================================================================ 
Commit: d5d55e4b29af1ecd03ebcbe0a1a397ffefce0615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:21:39 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x11e

[Feature Description]
Add uCode m_32_b0671_0000011e.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15014197788
Original commit date: Mon Sep 4 16:30:15 2023 +0800
Change-Id: I07e2838b1c0e616ab8bb1e8551d0e3e9569ca0f1
Original commit hash: 9eb377800e05667377bc2e2cfb89a5e9ef218379

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9bbd617ea8e1391f2bc5f1a90b7652ecba6b4a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:21:24 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x411c

[Feature Description]
Add uCode m_e0_b06a2_0000411c.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15014196738
Original commit date: Wed May 3 18:58:03 2023 +0800
Change-Id: Ib7ef08df401512a50cc40343a7affd8b4e354358
Original commit hash: d79a8f5365a614f22b000899b60dde867877402a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1aa3ee6950b8c303801decf7336007b4c846363d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:21:10 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-R]Report MRC version in FSP header

[Feature Description]
Adding MRC version to FSP Header

Package/Module:
AlderLakeFspPkg, ClientOneSiliconPkg

[Impacted Platform]
Default ALL.

Hsd-es-id: 16021690755
Original commit date: Wed Aug 23 15:58:48 2023 +0530
Change-Id: Ia168e4cc68698a8524f212b1d0aacc88e2a705f6
Original commit hash: 0ad5e8340372e969a72a4701774cb5505508d8ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
ClientOneSiliconPkg/Fsp/Library/FspInfoLib/FspInfoLib.c

================================================================================ 
Commit: c2ba6f1760a89ebccc0c76e5e216a2bebcd343f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:20:55 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x11d

[Feature Description]
Add uCode m_32_b0671_0000011d.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15014179165
Original commit date: Thu Aug 31 16:19:38 2023 +0800
Change-Id: I90af98d630388c80372e9f2a0f392afafbe26252
Original commit hash: 1671b34ad2c1503cf3ed4f9ab402b92d331feb9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a2e4f54b22708e2b5470b399247f5ba06df60227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:20:43 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.195

Hsd-es-id: N/A
Original commit date: Mon Sep 11 10:27:53 2023 -0700
Original commit hash: d820f3fcd1ac7dab45481ec59d4cf5a3ccdb22d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12c3373169d51cf4ed67c118b61bf5d6deb66371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:20:33 2023 +0800 
-------------------------------------------------------------------------------- 
Cross MC mix dimm check update

[Feature Description]
Cross MC mix dimm check update

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 14020312100
Original commit date: Fri Sep 8 06:10:37 2023 +0800
Change-Id: I2b98b5a8963e5eb6f25da8502b07855be8646a20
Original commit hash: d106d9d9ec06be0f9d08e52c91a7d255d51cc875

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fe4de88522d283d31c34f07d483a9c886dc70895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:20:20 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.194

Hsd-es-id: N/A
Original commit date: Mon Aug 28 11:06:41 2023 -0700
Original commit hash: f0ba3933ef0e39a63e25a9c94e4eca7ba45584d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7d57da992dc3bc39224f79bcdfafc1f2b2deb12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:20:09 2023 +0800 
-------------------------------------------------------------------------------- 
PPR deals with LastFail well when cpgcErrRank does not exist

[Issue Description]
PPR takes a long time to finish.
Log shows PPR repeats to detect the same bad row when it hits
the row, until reaching too many failure.

[Resolution]
On 2DPC board, keep slot 0 free and install memory to slot 1.
When PPR detects the bad row of slot 1, PPR doesn't update
RawFailList because CPGC ErrRank is 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
S.

Hsd-es-id: 15014122961
Original commit date: Fri Aug 25 11:17:36 2023 +0800
Change-Id: Ifc0af5139383a1a684dfc0c4acb457c0434437e6
Original commit hash: 351c54368026c5a9018369bf9edb1b4298da98af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: d38a9c10467f3fb955bf16c00397fface92a076e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:56 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID for 4351_00

[Issue Description]
Update BIOS version to 4351_00
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xBF
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Aug 28 16:06:18 2023 +0800
Change-Id: Ia92821ad4efbdfe1e19fc3a93c36ec5fada652da
Original commit hash: 233c26833d266ff9ae039df54fe059300b6d017c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 12b7eab159cc8bc05045d0e14b39a9c3440987b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:49 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL HX] Add GaP support on RPL-HX Legacy platform

[Feature Description]
[CNVi] add GaP support on RPL-HX Legacy platforms

Package/Module:
AlderLakeBoardPkg/AlderLakePBoards
AlderLakeBoardPkg/AlderLakeSBoards
AlderLakeBoardPkg/Include
AlderLakeBoardPkg/Library
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-HX

Hsd-es-id: 15014072387
Original commit date: Fri Aug 18 11:11:18 2023 +0800
Change-Id: I2702721ce63d1eb029db12784cd2fce52b816bfc
Original commit hash: a68688b3c26807f94254c9d245c869681bccf9bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/Include/Library/SiliconInitLib.h
AlderLakeBoardPkg/Library/SiliconInitLib/SiliconInit.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 1d6ce55ab28392efa155afbe171d53510ca77754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:42 2023 +0800 
-------------------------------------------------------------------------------- 
Code Inspection and Improve the code quality

[Issue Description]
Some stored values are overwritten before it can be used

[Resolution]
Remove the assignment of value.

Package/Module:
AlderLakePlatSamplePkg
ClientOneSiliconPkg
Features

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15014098619
Original commit date: Tue Aug 22 13:10:21 2023 +0800
Change-Id: I0265238e23a5c54db7616c53c27e48f552ccc157
Original commit hash: 1f5460635fac931af0c441a8bd11d625d6024864

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: d4d81289bea73bf32db0e43a9a4d7260fe964620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:33 2023 +0800 
-------------------------------------------------------------------------------- 
Help string mentioned wrongly for TPM Clear under Local Platform Erase .

[Issue Description]
Help string mentioned as Platform Storage Erase when TPM Clear is
selected under Local Platform Erase .

[Resolution]
Modified the correct help string

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
RPL

Hsd-es-id: 16021657530
Original commit date: Tue Aug 22 11:55:11 2023 +0530
Change-Id: Idb3cba7685092628ec2c4e5daa36cd3b8d20dd6d
Original commit hash: 33911cb0cc5b07d42a71322f4c8eec3e0f84d360

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: 807b7dbef7d38a535c6dc05ded4892c7f762ed29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.193

Hsd-es-id: N/A
Original commit date: Wed Aug 16 23:46:26 2023 -0700
Original commit hash: fc0a96e1492bcbc3fdd371d05e04716fba9cf7f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: efe8bd5dddbc2cd2ec802595cdfafcd51a1a55b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:19:01 2023 +0800 
-------------------------------------------------------------------------------- 
Comments and name update

[Feature Description]
Comments and name update

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22018730060
Original commit date: Thu Aug 17 08:41:42 2023 +0800
Change-Id: Ifaad28047f54de9dd1d98a50ce7c651625bceaee
Original commit hash: 5605d83d62dd2e21a48359e014c016fc220ee79d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8b9a19d6d5a275256dbfd082f12744ffa709c51a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:18:38 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.192

Hsd-es-id: N/A
Original commit date: Mon Aug 14 21:06:26 2023 -0700
Original commit hash: a9a573e9d24f7cae935f9d8f582f84940aac7c3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12ea36a5feb4aacb8656e8c2cd64e9bfe88ea463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:18:23 2023 +0800 
-------------------------------------------------------------------------------- 
set dqrx_cmn_rxmpdqdlycode with value 0

[Feature Description]
set dqrx_cmn_rxmpdqdlycode with value 0

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018708857
Original commit date: Tue Apr 4 00:13:16 2023 +0800
Change-Id: I1187034675a701ea2a5155ef7a41ab2d9f1bdb9f
Original commit hash: 32ff97521be9d5c0247152c86eab874185888073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 52b3f869093f0a4af644ad4097f82d4a2863506e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 13 11:18:13 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4334_01

[Issue Description]
Revert the BIOS version to 4334_01

[Resolution]
Update the BIOS version to 4334_01

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Mon Aug 28 15:59:25 2023 +0800
Change-Id: I189ce1962fb1fe040cc78bfea41a66d01b75e5f7
Original commit hash: 7b765d13fff60ae3c9bbb77f97376ba25dceb991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
