# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl" --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_PL_PS_BRAM/sim/DP_PL_PS_BRAM.v" \
"../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v" \
"../../../../../source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../../source/perceptron/rtl/perceptron.v" \
"../../../../../source/perceptron/tb/perceptron_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
