
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040032                       # Number of seconds simulated
sim_ticks                                 40031711000                       # Number of ticks simulated
final_tick                                40031711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136551                       # Simulator instruction rate (inst/s)
host_op_rate                                   138442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14211335                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886124                       # Number of bytes of host memory used
host_seconds                                  2816.89                       # Real time elapsed on the host
sim_insts                                   384648375                       # Number of instructions simulated
sim_ops                                     389975421                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           20928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           68416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            5824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          195712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            1408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          167360                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst             576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          182464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            3264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          152192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            3392                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          140096                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst            1920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          135552                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          143232                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          135232                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst             896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          153792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          157312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst            1728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          154944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst            1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          161344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          125504                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst            1024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          129856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst            2176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          184384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            6592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          141312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2584192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        20928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         5824                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst          576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         3264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         3392                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst         1728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst         1024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         6592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           55488                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       364160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            364160                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              327                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data             1069                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               91                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             3058                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               22                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             2615                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst                9                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             2851                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               51                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             2378                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               53                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             2189                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               30                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             2118                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             2238                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             2113                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             2403                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             2458                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst               27                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             2421                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst               17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             2521                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst               11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             1961                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst               16                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             2029                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               34                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             2881                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst              103                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             2208                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40378                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5690                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5690                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             522786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data            1709045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst             145485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            4888924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              35172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            4180686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              14389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            4557987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              81535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            3801786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              84733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3499626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              47962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3386116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              43166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            3577963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst              30376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            3378122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              22382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            3841754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              25580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            3929685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst              43166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3870532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst              27178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            4030405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst              17586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            3135115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst              25580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            3243828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              54357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            4605949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst             164669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            3530002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64553624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        522786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst        145485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         35172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         14389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         81535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         84733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         47962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         43166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst         30376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         22382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         25580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst         43166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst         27178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst         17586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst         25580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         54357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst        164669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1386101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9096788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9096788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9096788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            522786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data           1709045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst            145485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           4888924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             35172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           4180686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             14389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           4557987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             81535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           3801786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             84733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3499626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             47962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3386116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             43166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           3577963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst             30376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           3378122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             22382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           3841754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             25580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           3929685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst             43166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3870532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst             27178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           4030405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst             17586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           3135115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst             25580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           3243828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             54357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           4605949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst            164669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           3530002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               73650412                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              20004187                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        19998732                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             765                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           19997482                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              19996986                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.997520                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  2545                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               59                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls             525945                       # Number of system calls
system.cpu00.numCycles                       40031712                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            13524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    100012151                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  20004187                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         19999531                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    40009965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  1786                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          165                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7327                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 277                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         40024547                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.498911                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.502877                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  18278      0.05%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   2930      0.01%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               19995157     49.96%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               20008182     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           40024547                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499709                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.498323                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  12479                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6769                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                40003891                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 700                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  708                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               2526                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 205                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            100013674                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 417                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  708                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  13238                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   585                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3812                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                40003751                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2453                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            100012288                       # Number of instructions processed by rename
system.cpu00.rename.SQFullEvents                 2349                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         100014109                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           460042796                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      100014284                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           100004397                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                   9685                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               79                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1140                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           39989004                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          19998309                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        19991727                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       19991667                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                100009845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               103                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               100007612                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             369                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          6304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        15401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     40024547                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.498657                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.706868                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             17906      0.04%      0.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           4942631     12.35%     12.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          10127049     25.30%     37.70% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          24936961     62.30%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      40024547                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            40020948     40.02%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.02% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           39988636     39.99%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          19998017     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            100007612                       # Type of FU issued
system.cpu00.iq.rate                         2.498210                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        240040106                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       100016325                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    100006255                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            100007596                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       19991876                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         1696                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          661                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  708                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   475                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 115                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         100009968                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             454                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            39989004                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           19998309                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          535                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                616                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           100006829                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            39988409                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             781                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          20                       # number of nop insts executed
system.cpu00.iew.exec_refs                   59986240                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               20002206                       # Number of branches executed
system.cpu00.iew.exec_stores                 19997831                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.498190                       # Inst execution rate
system.cpu00.iew.wb_sent                    100006390                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   100006271                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                59998934                       # num instructions producing a value
system.cpu00.iew.wb_consumers                60010563                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.498176                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999806                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          6324                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             580                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     40023389                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.498630                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.580573                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        19163      0.05%      0.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     20000401     49.97%     50.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         3538      0.01%     50.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      4941400     12.35%     62.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     10123070     25.29%     87.67% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      4935535     12.33%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6           82      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          100      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          100      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     40023389                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          100000002                       # Number of instructions committed
system.cpu00.commit.committedOps            100003624                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     59984944                       # Number of memory references committed
system.cpu00.commit.loads                    39987300                       # Number of loads committed
system.cpu00.commit.membars                        28                       # Number of memory barriers committed
system.cpu00.commit.branches                 20001763                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                80006402                       # Number of committed integer instructions.
system.cpu00.commit.function_calls               2228                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       40018669     40.02%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      39987300     39.99%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     19997644     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       100003624                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 100                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  140032716                       # The number of ROB reads
system.cpu00.rob.rob_writes                 200021081                       # The number of ROB writes
system.cpu00.timesIdled                           228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          7165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 100000002                       # Number of Instructions Simulated
system.cpu00.committedOps                   100003624                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400317                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400317                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.498020                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.498020                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              100006182                       # number of integer regfile reads
system.cpu00.int_regfile_writes              40011688                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               419984125                       # number of cc regfile reads
system.cpu00.cc_regfile_writes               59995646                       # number of cc regfile writes
system.cpu00.misc_regfile_reads              62346402                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             618                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          79.938657                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          39987872                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             680                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        58805.694118                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26861000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    79.938657                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.156130                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.156130                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        79989050                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       79989050                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     19996109                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      19996109                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     19993004                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     19993004                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           25                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           27                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     39989113                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       39989113                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     39989113                       # number of overall hits
system.cpu00.dcache.overall_hits::total      39989113                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          214                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         4568                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         4568                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.demand_misses::cpu00.data         4782                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         4782                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         4782                       # number of overall misses
system.cpu00.dcache.overall_misses::total         4782                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data      8633487                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total      8633487                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    230049999                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    230049999                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    238683486                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    238683486                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    238683486                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    238683486                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     19996323                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     19996323                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     19997572                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     19997572                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     39993895                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     39993895                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     39993895                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     39993895                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000011                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000228                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000228                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000120                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000120                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 40343.397196                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 40343.397196                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 50361.208187                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 50361.208187                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 49912.899624                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 49912.899624                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 49912.899624                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 49912.899624                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          540                       # number of writebacks
system.cpu00.dcache.writebacks::total             540                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           59                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         3575                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         3575                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3634                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3634                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3634                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3634                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          155                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          993                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          993                       # number of WriteReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         1148                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         1148                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         1148                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         1148                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6091009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6091009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     54514000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     54514000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     60605009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     60605009                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     60605009                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     60605009                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000029                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000029                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 39296.832258                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 39296.832258                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54898.288016                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54898.288016                       # average WriteReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 52791.819686                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 52791.819686                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 52791.819686                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 52791.819686                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              57                       # number of replacements
system.cpu00.icache.tags.tagsinuse         294.870543                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              6903                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             352                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           19.610795                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   294.870543                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.575919                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.575919                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15006                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15006                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         6903                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          6903                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         6903                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           6903                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         6903                       # number of overall hits
system.cpu00.icache.overall_hits::total          6903                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          424                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          424                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          424                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          424                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          424                       # number of overall misses
system.cpu00.icache.overall_misses::total          424                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     21803499                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     21803499                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     21803499                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     21803499                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     21803499                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     21803499                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7327                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7327                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7327                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7327                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7327                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7327                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.057868                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.057868                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.057868                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.057868                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.057868                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.057868                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 51423.346698                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 51423.346698                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 51423.346698                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 51423.346698                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 51423.346698                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 51423.346698                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           72                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           72                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           72                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          352                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          352                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          352                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     18504501                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     18504501                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     18504501                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     18504501                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     18504501                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     18504501                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.048041                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.048041                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.048041                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.048041                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.048041                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.048041                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 52569.605114                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 52569.605114                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 52569.605114                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 52569.605114                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 52569.605114                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 52569.605114                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               6777734                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         4900206                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect          579217                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            4997695                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               4535166                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           90.745154                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                720357                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect           185406                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       39987901                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles          3853771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     31421268                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   6777734                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches          5255523                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    35519250                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles               1223116                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                 3378982                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes               79032                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         39984967                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.827052                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.237088                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               26766078     66.94%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                1253931      3.14%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                4079141     10.20%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                7885817     19.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           39984967                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.169495                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.785769                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                3275152                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            27553324                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 7506928                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles             1038980                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles               610583                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             484859                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                1204                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21944180                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1850                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles               610583                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                4132780                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                389532                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     26597503                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 7676647                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              577922                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             20252467                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 9513                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   16                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          23965138                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            93737481                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       22432647                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            17613037                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                6352095                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts           790277                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts       790396                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 2560272                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            4833559                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2435495                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         1580829                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores        1367931                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 18006728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded           1020320                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                17380236                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           29753                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       3973059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined      7946003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved       260980                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     39984967                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.434669                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.877513                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          30336438     75.87%     75.87% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           4667132     11.67%     87.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           2231087      5.58%     93.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           2750310      6.88%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      39984967                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            10666035     61.37%     61.37% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               4400      0.03%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.39% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            4529499     26.06%     87.46% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2180302     12.54%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             17380236                       # Type of FU issued
system.cpu01.iq.rate                         0.434637                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         74775192                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        23002865                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     16676528                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             17380236                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        1292505                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       842628                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation         3893                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       334903                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        12777                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles               610583                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                273917                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              424774                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          19038387                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts          453036                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             4833559                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2435495                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts           784238                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 4015                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents         3893                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect       455097                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect       141504                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts             596601                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            16970956                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             4471220                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts          409280                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       11339                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6637652                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                3733424                       # Number of branches executed
system.cpu01.iew.exec_stores                  2166432                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.424402                       # Inst execution rate
system.cpu01.iew.wb_sent                     16716170                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    16676528                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 8782735                       # num instructions producing a value
system.cpu01.iew.wb_consumers                11188070                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.417039                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.785009                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       3974536                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls        759339                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts          578242                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     39185738                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.384432                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.055350                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     31637253     80.74%     80.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      4757199     12.14%     92.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       955617      2.44%     95.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       320630      0.82%     96.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       568540      1.45%     97.58% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       709083      1.81%     99.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       112905      0.29%     99.68% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        59165      0.15%     99.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        65346      0.17%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     39185738                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           14703356                       # Number of instructions committed
system.cpu01.commit.committedOps             15064251                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      6091521                       # Number of memory references committed
system.cpu01.commit.loads                     3990930                       # Number of loads committed
system.cpu01.commit.membars                    173968                       # Number of memory barriers committed
system.cpu01.commit.branches                  3372181                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                11997098                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              74570                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        8968348     59.53%     59.53% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          4382      0.03%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.56% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       3990930     26.49%     86.06% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2100591     13.94%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        15064251                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               65346                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   57759494                       # The number of ROB reads
system.cpu01.rob.rob_writes                  38895663                       # The number of ROB writes
system.cpu01.timesIdled                           278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      43810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  14693091                       # Number of Instructions Simulated
system.cpu01.committedOps                    15053986                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.721545                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.721545                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.367438                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.367438                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               17719620                       # number of integer regfile reads
system.cpu01.int_regfile_writes               8544719                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                65080104                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               10686319                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              10880539                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              2278402                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           17840                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         458.250733                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           3788817                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           18309                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          206.937408                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   458.250733                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.895021                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.895021                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        10482088                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       10482088                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      2050431                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       2050431                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      1491140                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      1491140                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data       172013                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       172013                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         3345                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         3345                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      3541571                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        3541571                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      3541571                       # number of overall hits
system.cpu01.dcache.overall_hits::total       3541571                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       401172                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       401172                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        54062                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        54062                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data       555727                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       555727                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data       119125                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       119125                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       455234                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       455234                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       455234                       # number of overall misses
system.cpu01.dcache.overall_misses::total       455234                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   9010875902                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   9010875902                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   1944906706                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   1944906706                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data  14800303356                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total  14800303356                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data    717665860                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total    717665860                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data   1546957341                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total   1546957341                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  10955782608                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  10955782608                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  10955782608                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  10955782608                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      2451603                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      2451603                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      1545202                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      1545202                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data       727740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       727740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data       122470                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       122470                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      3996805                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      3996805                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      3996805                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      3996805                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.163637                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.163637                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.034987                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.034987                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.763634                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.763634                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.972687                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.972687                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.113899                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.113899                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.113899                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.113899                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 22461.377918                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 22461.377918                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 35975.485665                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 35975.485665                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 26632.327305                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 26632.327305                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6024.477314                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6024.477314                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24066.266158                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24066.266158                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24066.266158                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24066.266158                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          323                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    23.071429                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         2052                       # number of writebacks
system.cpu01.dcache.writebacks::total            2052                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       180778                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       180778                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        26710                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        26710                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data        79822                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total        79822                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       207488                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       207488                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       207488                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       207488                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       220394                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       220394                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        27352                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        27352                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data       475905                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total       475905                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data       119125                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total       119125                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       247746                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       247746                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       247746                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       247746                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   3993356714                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   3993356714                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   1183517034                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   1183517034                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data  11284678389                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total  11284678389                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data    598305140                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total    598305140                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data   1311984159                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total   1311984159                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   5176873748                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   5176873748                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   5176873748                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   5176873748                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.089898                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.089898                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.017701                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.017701                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.653949                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.653949                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.972687                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.972687                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.061986                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.061986                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.061986                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.061986                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 18119.171638                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 18119.171638                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 43269.853539                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 43269.853539                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 23712.039985                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23712.039985                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  5022.498552                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  5022.498552                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 20895.892357                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 20895.892357                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 20895.892357                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 20895.892357                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            2219                       # number of replacements
system.cpu01.icache.tags.tagsinuse         404.216171                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           3376251                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            2629                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1284.233929                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   404.216171                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.789485                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.789485                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         6760594                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        6760594                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      3376251                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       3376251                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      3376251                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        3376251                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      3376251                       # number of overall hits
system.cpu01.icache.overall_hits::total       3376251                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         2731                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2731                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         2731                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2731                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         2731                       # number of overall misses
system.cpu01.icache.overall_misses::total         2731                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     48147911                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     48147911                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     48147911                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     48147911                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     48147911                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     48147911                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      3378982                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      3378982                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      3378982                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      3378982                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      3378982                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      3378982                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000808                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000808                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000808                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000808                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000808                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000808                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 17630.139509                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 17630.139509                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 17630.139509                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 17630.139509                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 17630.139509                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 17630.139509                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          101                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          101                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          101                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         2630                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         2630                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         2630                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         2630                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         2630                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         2630                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     39177572                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     39177572                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     39177572                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     39177572                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     39177572                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     39177572                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000778                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000778                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000778                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000778                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000778                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000778                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 14896.415209                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 14896.415209                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 14896.415209                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 14896.415209                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 14896.415209                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 14896.415209                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               8065826                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         6417297                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect          524892                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            6474589                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               6053159                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           93.491015                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                630413                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect           164991                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       39987707                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles          3440560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     37982666                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   8065826                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          6683572                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    35990341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles               1109436                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          947                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                 3000767                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes               71120                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         39986567                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.985266                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.283546                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               24234042     60.61%     60.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                1111229      2.78%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                5637703     14.10%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                9003593     22.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           39986567                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.201708                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.949859                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                2941682                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            24960817                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                10594287                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              935946                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles               553835                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             427897                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                1133                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             29328628                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1656                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles               553835                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                3718524                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                350733                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     24095604                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                10746236                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              521635                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             27790448                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 7238                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                   33                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          31117897                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           130345131                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       31669293                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            25377318                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                5740573                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts           721398                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts       721699                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 2311831                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            8229804                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           4134129                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         3372562                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores        3185130                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 25765688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded            927289                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                25216419                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           26493                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       3584872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined      7125453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved       238188                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     39986567                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.630622                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.052041                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          27469555     68.70%     68.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           4589397     11.48%     80.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           3155823      7.89%     88.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3           4771792     11.93%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      39986567                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            13349128     52.94%     52.94% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               3500      0.01%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.95% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            7960339     31.57%     84.52% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3903452     15.48%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             25216419                       # Type of FU issued
system.cpu02.iq.rate                         0.630604                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         90445898                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        30280446                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     24576201                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             25216419                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        3122780                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       759839                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation         3495                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       301579                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        11384                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles               553835                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                251940                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              383226                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          26699448                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts          418039                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             8229804                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            4134129                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts           715820                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 3298                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  11                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents         3495                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       411130                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect       129515                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts             540645                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            24845761                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             7907303                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          370658                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        6471                       # number of nop insts executed
system.cpu02.iew.exec_refs                   11798252                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                5280389                       # Number of branches executed
system.cpu02.iew.exec_stores                  3890949                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.621335                       # Inst execution rate
system.cpu02.iew.wb_sent                     24612785                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    24576201                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                13620728                       # num instructions producing a value
system.cpu02.iew.wb_consumers                15640620                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.614594                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.870856                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts       3585865                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls        689100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts          524009                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     39264327                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.588673                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.312984                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     28959456     73.76%     73.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      5885431     14.99%     88.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      1156922      2.95%     91.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       347493      0.89%     92.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4      1053498      2.68%     95.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5      1662559      4.23%     99.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        98636      0.25%     99.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        49154      0.13%     99.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        51178      0.13%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     39264327                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           22821595                       # Number of instructions committed
system.cpu02.commit.committedOps             23113859                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                     11302513                       # Number of memory references committed
system.cpu02.commit.loads                     7469964                       # Number of loads committed
system.cpu02.commit.membars                    155403                       # Number of memory barriers committed
system.cpu02.commit.branches                  4952507                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                18421089                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              58091                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       11807872     51.09%     51.09% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3474      0.02%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.10% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       7469964     32.32%     83.42% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3832549     16.58%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        23113859                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               51178                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   65545363                       # The number of ROB reads
system.cpu02.rob.rob_writes                  54138898                       # The number of ROB writes
system.cpu02.timesIdled                           253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      44004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  22815838                       # Number of Instructions Simulated
system.cpu02.committedOps                    23108102                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.752629                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.752629                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.570571                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.570571                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               27461921                       # number of integer regfile reads
system.cpu02.int_regfile_writes              11458286                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                98954117                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               15400996                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              15880351                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              2086481                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           15011                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         449.160868                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7332483                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           15475                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          473.827658                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   449.160868                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.877267                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.877267                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        17171973                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       17171973                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      3753164                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       3753164                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      3283019                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      3283019                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data       151718                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       151718                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         2756                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         2756                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7036183                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7036183                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7036183                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7036183                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       369591                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       369591                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        43344                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        43344                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data       511707                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       511707                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data       108737                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       108737                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       412935                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       412935                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       412935                       # number of overall misses
system.cpu02.dcache.overall_misses::total       412935                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8338700828                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8338700828                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   1536187412                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   1536187412                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data  13544747407                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total  13544747407                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data    599107922                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total    599107922                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data   1454415294                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total   1454415294                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   9874888240                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   9874888240                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   9874888240                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   9874888240                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      4122755                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4122755                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      3326363                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      3326363                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data       663425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       663425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data       111493                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       111493                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7449118                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7449118                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7449118                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7449118                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.089647                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.089647                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.013030                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.013030                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.771311                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.771311                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.975281                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.975281                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.055434                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.055434                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.055434                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.055434                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 22561.969388                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 22561.969388                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 35441.754614                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 35441.754614                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 26469.732497                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 26469.732497                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  5509.696994                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  5509.696994                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 23913.904707                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 23913.904707                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 23913.904707                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 23913.904707                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          614                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            25                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    24.560000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         1476                       # number of writebacks
system.cpu02.dcache.writebacks::total            1476                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       168309                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       168309                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        21898                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        21898                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data        73228                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total        73228                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       190207                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       190207                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       190207                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       190207                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       201282                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       201282                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        21446                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        21446                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data       438479                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total       438479                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data       108737                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total       108737                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       222728                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       222728                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       222728                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       222728                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   3624107622                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   3624107622                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data    923562989                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total    923562989                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data  10344832400                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total  10344832400                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    494379078                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    494379078                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data   1235267706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total   1235267706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4547670611                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4547670611                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4547670611                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4547670611                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.048822                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.048822                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.006447                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.006447                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.660932                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.660932                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.975281                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.975281                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.029900                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.029900                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.029900                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.029900                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 18005.125257                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 18005.125257                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 43064.580295                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 43064.580295                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 23592.537841                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23592.537841                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4546.558007                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4546.558007                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 20418.046276                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 20418.046276                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 20418.046276                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 20418.046276                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3009                       # number of replacements
system.cpu02.icache.tags.tagsinuse         413.273437                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2997240                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3431                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          873.576217                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   413.273437                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.807175                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.807175                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         6004966                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        6004966                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2997240                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2997240                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2997240                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2997240                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2997240                       # number of overall hits
system.cpu02.icache.overall_hits::total       2997240                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         3527                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         3527                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         3527                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         3527                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         3527                       # number of overall misses
system.cpu02.icache.overall_misses::total         3527                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     56548464                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     56548464                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     56548464                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     56548464                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     56548464                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     56548464                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      3000767                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3000767                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      3000767                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3000767                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      3000767                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3000767                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.001175                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001175                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.001175                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001175                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.001175                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001175                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 16033.020697                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 16033.020697                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 16033.020697                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 16033.020697                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 16033.020697                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 16033.020697                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           95                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           95                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           95                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3432                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3432                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3432                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3432                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3432                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3432                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     45666531                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     45666531                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     45666531                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     45666531                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     45666531                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     45666531                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001144                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001144                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001144                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001144                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001144                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001144                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 13306.098776                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 13306.098776                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 13306.098776                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 13306.098776                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 13306.098776                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 13306.098776                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               7579152                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         5663163                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect          579574                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            5805804                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               5351489                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           92.174813                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                728838                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect           178873                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       39987513                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          3897284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     35241864                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   7579152                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          6080327                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    35472751                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles               1231286                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          732                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 3400370                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes               83799                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         39986411                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.924468                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.269748                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               25210312     63.05%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                1234181      3.09%     66.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                4893797     12.24%     78.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                8648121     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           39986411                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.189538                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.881322                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                3267855                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            25939975                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 9189594                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              974349                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles               614638                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             498820                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                1320                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             25939578                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1861                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles               614638                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                4102515                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                381408                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     25033301                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 9317608                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              536941                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             24274901                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 6898                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          27750300                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups           113026605                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       27257367                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            21427940                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                6322341                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts           750519                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts       750524                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 2442881                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            6524922                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           3270691                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         2458006                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores        2259985                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22052449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded            973500                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                21395101                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           30233                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       3988983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined      8001974                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved       254650                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     39986411                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.535059                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.974615                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          28843462     72.13%     72.13% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           4655940     11.64%     83.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           2721866      6.81%     90.58% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           3765143      9.42%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      39986411                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            12150896     56.79%     56.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               4040      0.02%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.81% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            6225302     29.10%     85.91% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           3014863     14.09%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             21395101                       # Type of FU issued
system.cpu03.iq.rate                         0.535045                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         82806846                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        27017587                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     20674441                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             21395101                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads        2178256                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       849011                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation         3716                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       340054                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        12697                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles               614638                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                268859                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              404910                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          23037662                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts          456429                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             6524922                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            3270691                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts           744063                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 3290                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents         3716                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect       454389                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect       142622                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts             597011                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            20983536                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             6163592                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          411565                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       11713                       # number of nop insts executed
system.cpu03.iew.exec_refs                    9162908                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                4525620                       # Number of branches executed
system.cpu03.iew.exec_stores                  2999316                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.524752                       # Inst execution rate
system.cpu03.iew.wb_sent                     20718933                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    20674441                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                11189131                       # num instructions producing a value
system.cpu03.iew.wb_consumers                13426957                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.517022                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.833333                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       3990343                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls        718849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts          578569                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     39181537                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.486140                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.190739                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     30264800     77.24%     77.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      5277835     13.47%     90.71% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      1069951      2.73%     93.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       374696      0.96%     94.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       849073      2.17%     96.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5      1128255      2.88%     99.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       107792      0.28%     99.72% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        51524      0.13%     99.85% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        57611      0.15%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     39181537                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           18713475                       # Number of instructions committed
system.cpu03.commit.committedOps             19047700                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      8606546                       # Number of memory references committed
system.cpu03.commit.loads                     5675909                       # Number of loads committed
system.cpu03.commit.membars                    167828                       # Number of memory barriers committed
system.cpu03.commit.branches                  4156100                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                15181672                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              70041                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       10437151     54.79%     54.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          4003      0.02%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.82% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5675909     29.80%     84.61% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2930637     15.39%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        19047700                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               57611                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   61713911                       # The number of ROB reads
system.cpu03.rob.rob_writes                  46899979                       # The number of ROB writes
system.cpu03.timesIdled                           267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      44198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  18702723                       # Number of Instructions Simulated
system.cpu03.committedOps                    19036948                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.138058                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.138058                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.467714                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.467714                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               22578189                       # number of integer regfile reads
system.cpu03.int_regfile_writes              10082832                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                82054207                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               12977820                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              13339130                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              2119389                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           17264                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         459.599969                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           5415160                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           17732                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          305.389127                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   459.599969                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.897656                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.897656                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        13755778                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       13755778                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      2908418                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       2908418                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2362002                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2362002                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data       165918                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       165918                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         2942                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      5270420                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        5270420                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      5270420                       # number of overall hits
system.cpu03.dcache.overall_hits::total       5270420                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       397214                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       397214                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        51330                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        51330                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data       516212                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       516212                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data       107037                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       107037                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       448544                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       448544                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       448544                       # number of overall misses
system.cpu03.dcache.overall_misses::total       448544                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8875828690                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8875828690                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   1841846050                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   1841846050                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data  13970728266                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total  13970728266                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data    705651795                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total    705651795                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data   1317389381                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total   1317389381                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  10717674740                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  10717674740                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  10717674740                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  10717674740                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      3305632                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      3305632                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2413332                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2413332                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data       682130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       682130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data       109979                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       109979                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      5718964                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      5718964                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      5718964                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      5718964                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.120163                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.120163                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.021269                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.021269                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.756765                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.756765                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.973249                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.973249                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.078431                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.078431                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.078431                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.078431                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 22345.206085                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 22345.206085                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 35882.447886                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 35882.447886                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 27063.935488                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 27063.935488                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6592.596906                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6592.596906                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 23894.366528                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 23894.366528                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 23894.366528                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 23894.366528                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          998                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            38                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    26.263158                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1919                       # number of writebacks
system.cpu03.dcache.writebacks::total            1919                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       178769                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       178769                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        25095                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        25095                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data        77370                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total        77370                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       203864                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       203864                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       203864                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       203864                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       218445                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       218445                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        26235                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        26235                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data       438842                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total       438842                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data       107037                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total       107037                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       244680                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       244680                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       244680                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       244680                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   3921117439                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   3921117439                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   1133475780                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   1133475780                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data  10652794268                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total  10652794268                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data    578928705                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total    578928705                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data   1125737119                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total   1125737119                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   5054593219                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   5054593219                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   5054593219                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   5054593219                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.066083                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.066083                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.010871                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.010871                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.643341                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.643341                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.973249                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.973249                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.042784                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.042784                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.042784                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.042784                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 17950.135911                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 17950.135911                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 43204.718125                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 43204.718125                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 24274.782879                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24274.782879                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5408.678354                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5408.678354                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 20657.974575                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 20657.974575                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 20657.974575                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 20657.974575                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3995                       # number of replacements
system.cpu03.icache.tags.tagsinuse         413.443262                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           3395837                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            4423                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          767.767805                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   413.443262                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.807506                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.807506                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         6805163                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        6805163                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      3395837                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3395837                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      3395837                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3395837                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      3395837                       # number of overall hits
system.cpu03.icache.overall_hits::total       3395837                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4533                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4533                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4533                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4533                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4533                       # number of overall misses
system.cpu03.icache.overall_misses::total         4533                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     72642407                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     72642407                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     72642407                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     72642407                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     72642407                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     72642407                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      3400370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3400370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      3400370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3400370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      3400370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3400370                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.001333                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.001333                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.001333                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.001333                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.001333                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.001333                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 16025.238694                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 16025.238694                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 16025.238694                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 16025.238694                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 16025.238694                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 16025.238694                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          110                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          110                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          110                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         4423                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         4423                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         4423                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         4423                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         4423                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         4423                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     58691573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     58691573                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     58691573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     58691573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     58691573                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     58691573                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001301                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001301                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001301                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001301                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001301                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001301                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 13269.629889                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 13269.629889                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 13269.629889                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 13269.629889                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 13269.629889                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 13269.629889                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               6685947                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         4875924                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect          566108                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            4997330                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               4539680                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           90.842110                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                695557                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect           182964                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       39987283                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          3729487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     30986359                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   6685947                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          5235237                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    35660381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles               1189874                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          513                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                 3273608                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes               81427                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         39985325                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.815402                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.231110                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               26934457     67.36%     67.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                1236553      3.09%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                4075378     10.19%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                7738937     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           39985325                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.167202                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.774905                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                3189473                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            27721866                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 7437376                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             1042606                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles               594004                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             463270                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                1195                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             21755606                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1713                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles               594004                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                4034798                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                365253                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     26781747                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 7627607                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              581916                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             20099640                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                 8065                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.SQFullEvents                   23                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          23777399                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            93265337                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       22372777                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            17559055                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                6218338                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts           795861                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts       795987                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 2547190                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            4862344                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2462208                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         1608931                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores        1412071                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 17891029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           1022643                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                17291759                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           31162                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       3900890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined      7789726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved       258436                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     39985325                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.432453                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.875676                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          30390847     76.01%     76.01% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           4623516     11.56%     87.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           2244643      5.61%     93.18% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           2726319      6.82%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      39985325                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            10521828     60.85%     60.85% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               4200      0.02%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.87% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            4561113     26.38%     87.25% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2204618     12.75%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             17291759                       # Type of FU issued
system.cpu04.iq.rate                         0.432431                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         74600005                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        22817425                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     16610515                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             17291759                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        1327271                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       829287                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation         3934                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       333715                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        11888                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles               594004                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                258949                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              422874                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          18920644                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          435980                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             4862344                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2462208                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts           789880                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 3478                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  50                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents         3934                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       444807                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect       138804                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts             583611                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            16891712                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             4505610                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          400047                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        6972                       # number of nop insts executed
system.cpu04.iew.exec_refs                    6696555                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                3722465                       # Number of branches executed
system.cpu04.iew.exec_stores                  2190945                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.422427                       # Inst execution rate
system.cpu04.iew.wb_sent                     16646349                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    16610515                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 8749153                       # num instructions producing a value
system.cpu04.iew.wb_consumers                11049871                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.415395                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.791788                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       3901986                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls        764206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts          565175                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     39203653                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.383103                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.054478                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     31672258     80.79%     80.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      4774565     12.18%     92.97% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       944277      2.41%     95.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       273446      0.70%     96.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       567384      1.45%     97.52% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       743578      1.90%     99.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       109493      0.28%     99.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        58030      0.15%     99.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        60622      0.15%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     39203653                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           14681476                       # Number of instructions committed
system.cpu04.commit.committedOps             15019027                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      6161548                       # Number of memory references committed
system.cpu04.commit.loads                     4033056                       # Number of loads committed
system.cpu04.commit.membars                    172146                       # Number of memory barriers committed
system.cpu04.commit.branches                  3367928                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                11944114                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              67279                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8853314     58.95%     58.95% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          4165      0.03%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       4033056     26.85%     85.83% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2128492     14.17%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        15019027                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               60622                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   57710548                       # The number of ROB reads
system.cpu04.rob.rob_writes                  38641710                       # The number of ROB writes
system.cpu04.timesIdled                           243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      44428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  14675228                       # Number of Instructions Simulated
system.cpu04.committedOps                    15012779                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.724815                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.724815                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.366997                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.366997                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               17718951                       # number of integer regfile reads
system.cpu04.int_regfile_writes               8458438                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                65015747                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               10688349                       # number of cc regfile writes
system.cpu04.misc_regfile_reads              10930345                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              2329847                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           18071                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         459.598033                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           3893945                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           18567                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          209.723973                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   459.598033                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.897652                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.897652                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        10541542                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       10541542                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      2044847                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       2044847                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      1513319                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1513319                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data       168224                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       168224                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         3508                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         3508                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      3558166                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        3558166                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      3558166                       # number of overall hits
system.cpu04.dcache.overall_hits::total       3558166                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       394574                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       394574                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        49516                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        49516                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data       570349                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       570349                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data       123054                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       123054                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       444090                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       444090                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       444090                       # number of overall misses
system.cpu04.dcache.overall_misses::total       444090                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8772283511                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8772283511                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   1731965923                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   1731965923                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data  15059183475                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total  15059183475                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data    656045899                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total    656045899                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data   1669330249                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total   1669330249                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  10504249434                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  10504249434                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  10504249434                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  10504249434                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2439421                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2439421                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      1562835                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1562835                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data       738573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       738573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data       126562                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       126562                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      4002256                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      4002256                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      4002256                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      4002256                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.161749                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.161749                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.031683                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.031683                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.772231                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.772231                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.972282                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.972282                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.110960                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.110960                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.110960                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.110960                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 22232.289788                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 22232.289788                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 34977.904576                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 34977.904576                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 26403.453806                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 26403.453806                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  5331.365896                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  5331.365896                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 23653.424833                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 23653.424833                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 23653.424833                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 23653.424833                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          284                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    21.846154                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2188                       # number of writebacks
system.cpu04.dcache.writebacks::total            2188                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       178306                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       178306                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        24752                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        24752                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data        78886                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total        78886                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       203058                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       203058                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       203058                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       203058                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       216268                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       216268                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        24764                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        24764                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data       491463                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total       491463                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data       123054                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total       123054                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       241032                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       241032                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       241032                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       241032                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   3880929751                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   3880929751                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   1036233956                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   1036233956                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data  11512305143                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total  11512305143                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data    548925601                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total    548925601                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data   1410045251                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total   1410045251                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4917163707                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4917163707                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4917163707                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4917163707                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.088655                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.088655                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.015846                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.015846                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.665422                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.665422                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.972282                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.972282                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.060224                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.060224                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.060224                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.060224                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 17945.002270                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 17945.002270                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 41844.369084                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 41844.369084                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 23424.561245                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23424.561245                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4460.851342                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4460.851342                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 20400.460134                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 20400.460134                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 20400.460134                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 20400.460134                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2304                       # number of replacements
system.cpu04.icache.tags.tagsinuse         414.242377                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           3270782                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2728                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1198.967009                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   414.242377                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.809067                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.809067                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         6549944                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        6549944                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      3270782                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3270782                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      3270782                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3270782                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      3270782                       # number of overall hits
system.cpu04.icache.overall_hits::total       3270782                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         2826                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2826                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         2826                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2826                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         2826                       # number of overall misses
system.cpu04.icache.overall_misses::total         2826                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     47950929                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     47950929                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     47950929                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     47950929                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     47950929                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     47950929                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      3273608                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3273608                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      3273608                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3273608                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      3273608                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3273608                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000863                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000863                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000863                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000863                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000863                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000863                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 16967.773885                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 16967.773885                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 16967.773885                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 16967.773885                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 16967.773885                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 16967.773885                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           98                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           98                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           98                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         2728                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         2728                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         2728                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         2728                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         2728                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         2728                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     38702566                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     38702566                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     38702566                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     38702566                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     38702566                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     38702566                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000833                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000833                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000833                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000833                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 14187.157625                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 14187.157625                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 14187.157625                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 14187.157625                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 14187.157625                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 14187.157625                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               7569620                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         5787590                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect          564753                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            5859804                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               5367475                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           91.598200                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                675578                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect           176702                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       39987099                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          3725563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     35261551                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   7569620                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          6043053                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    35657957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles               1200620                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         2362                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 3246361                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes               76944                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         39986193                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.919832                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.267742                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               25284730     63.23%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                1201249      3.00%     66.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                4921320     12.31%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                8578894     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           39986193                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.189302                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.881823                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                3159293                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            26075296                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 9166574                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              985714                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles               599316                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             464804                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                1275                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             25916033                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1809                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles               599316                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                3991851                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                365710                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     25170595                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 9310786                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              547935                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             24261240                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 7778                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    4                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          27798320                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups           113066982                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       27235703                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            21632019                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                6166295                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts           761766                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts       761648                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 2449602                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            6603436                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           3311908                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         2513181                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores        2312515                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 22084625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded            982327                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                21483237                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           27775                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       3831894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined      7658277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved       252708                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     39986193                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.537266                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.977032                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          28816735     72.07%     72.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           4656639     11.65%     83.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           2711859      6.78%     90.49% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           3800960      9.51%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      39986193                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            12092100     56.29%     56.29% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               3804      0.02%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.30% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            6316524     29.40%     85.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           3070809     14.29%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21483237                       # Type of FU issued
system.cpu05.iq.rate                         0.537254                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         82980442                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        26901538                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     20792222                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             21483237                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads        2247382                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       809966                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation         3733                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       315737                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        10744                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles               599316                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                258810                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              405806                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          23075608                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          448326                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             6603436                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            3311908                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts           755635                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 3539                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents         3733                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       443390                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect       138339                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts             581729                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            21086772                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             6259403                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          396465                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        8656                       # number of nop insts executed
system.cpu05.iew.exec_refs                    9316965                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                4544097                       # Number of branches executed
system.cpu05.iew.exec_stores                  3057562                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.527339                       # Inst execution rate
system.cpu05.iew.wb_sent                     20836234                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    20792222                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                11273474                       # num instructions producing a value
system.cpu05.iew.wb_consumers                13438236                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.519973                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.838910                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       3833192                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls        729618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts          563759                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     39209172                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.490770                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.203037                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     30259026     77.17%     77.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      5304666     13.53%     90.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2      1084911      2.77%     93.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       321214      0.82%     94.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       772343      1.97%     96.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5      1251838      3.19%     99.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       106045      0.27%     99.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        53295      0.14%     99.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        55834      0.14%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     39209172                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           18929665                       # Number of instructions committed
system.cpu05.commit.committedOps             19242699                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      8789639                       # Number of memory references committed
system.cpu05.commit.loads                     5793469                       # Number of loads committed
system.cpu05.commit.membars                    166242                       # Number of memory barriers committed
system.cpu05.commit.branches                  4195889                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                15324561                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              62850                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       10449334     54.30%     54.30% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3726      0.02%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.32% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5793469     30.11%     84.43% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2996170     15.57%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        19242699                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               55834                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   61787216                       # The number of ROB reads
system.cpu05.rob.rob_writes                  46947185                       # The number of ROB writes
system.cpu05.timesIdled                           186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      44612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  18922021                       # Number of Instructions Simulated
system.cpu05.committedOps                    19235055                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.113257                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.113257                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.473203                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.473203                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               22757876                       # number of integer regfile reads
system.cpu05.int_regfile_writes              10055005                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                82739712                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               13161431                       # number of cc regfile writes
system.cpu05.misc_regfile_reads              13484707                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              2182945                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           16784                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         451.406090                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           5597920                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           17251                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          324.498290                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   451.406090                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.881653                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.881653                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        13950846                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       13950846                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      2922617                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2922617                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2418329                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2418329                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data       164437                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       164437                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         2070                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2070                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      5340946                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        5340946                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      5340946                       # number of overall hits
system.cpu05.dcache.overall_hits::total       5340946                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       395701                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       395701                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        47672                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        47672                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data       531148                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       531148                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data       115021                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       115021                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       443373                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       443373                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       443373                       # number of overall misses
system.cpu05.dcache.overall_misses::total       443373                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8639343936                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8639343936                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   1669036905                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   1669036905                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data  13981302138                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total  13981302138                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data    687035798                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total    687035798                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data   1448964711                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total   1448964711                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  10308380841                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  10308380841                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  10308380841                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  10308380841                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      3318318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      3318318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2466001                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2466001                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data       695585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       695585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data       117091                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       117091                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      5784319                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      5784319                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      5784319                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      5784319                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.119247                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.119247                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.019332                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.019332                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.763599                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.763599                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.982321                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.982321                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.076651                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.076651                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.076651                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.076651                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 21833.010116                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 21833.010116                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 35010.842948                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 35010.842948                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 26322.799178                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 26322.799178                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  5973.133584                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  5973.133584                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 23249.906605                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 23249.906605                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 23249.906605                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 23249.906605                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          724                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              42                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            28                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     3.666667                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    25.857143                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1769                       # number of writebacks
system.cpu05.dcache.writebacks::total            1769                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       178345                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       178345                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        23459                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        23459                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data        76381                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total        76381                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       201804                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       201804                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       201804                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       201804                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       217356                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       217356                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        24213                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        24213                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data       454767                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total       454767                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data       115021                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total       115021                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       241569                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       241569                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       241569                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       241569                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   3777208969                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   3777208969                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   1011006846                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   1011006846                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data  10661787089                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total  10661787089                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data    562248202                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total    562248202                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data   1231244289                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total   1231244289                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4788215815                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4788215815                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4788215815                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4788215815                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.065502                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.065502                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.009819                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.009819                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.653791                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.653791                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.982321                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.982321                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.041763                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.041763                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.041763                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.041763                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 17377.983442                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 17377.983442                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 41754.712179                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 41754.712179                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 23444.504744                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23444.504744                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  4888.222168                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  4888.222168                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 19821.317367                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 19821.317367                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 19821.317367                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 19821.317367                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3692                       # number of replacements
system.cpu05.icache.tags.tagsinuse         414.282638                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           3242120                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            4113                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          788.261610                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   414.282638                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.809146                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.809146                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         6496836                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        6496836                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      3242120                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       3242120                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      3242120                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        3242120                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      3242120                       # number of overall hits
system.cpu05.icache.overall_hits::total       3242120                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4241                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4241                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4241                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4241                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4241                       # number of overall misses
system.cpu05.icache.overall_misses::total         4241                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     68354987                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     68354987                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     68354987                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     68354987                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     68354987                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     68354987                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      3246361                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      3246361                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      3246361                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      3246361                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      3246361                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      3246361                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001306                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001306                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001306                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001306                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001306                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001306                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 16117.657864                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 16117.657864                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 16117.657864                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 16117.657864                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 16117.657864                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 16117.657864                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          127                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          127                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          127                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         4114                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         4114                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         4114                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         4114                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         4114                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     55091012                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     55091012                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     55091012                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     55091012                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     55091012                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     55091012                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001267                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001267                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001267                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001267                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13391.106466                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13391.106466                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13391.106466                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13391.106466                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13391.106466                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13391.106466                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               7594080                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         5790738                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect          547250                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            5966680                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               5538431                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           92.822658                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                683821                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect           173302                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       39986913                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles          3639266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     35579255                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   7594080                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          6222252                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    35764608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles               1161366                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         1724                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 3179921                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes               80955                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         39986282                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.931750                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.270116                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               25075115     62.71%     62.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                1200495      3.00%     65.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                5075293     12.69%     78.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                8635379     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           39986282                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.189914                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.889772                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                3106891                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            25808116                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 9516034                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              975578                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles               579663                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             467864                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                1365                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             26766837                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1912                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles               579663                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                3907518                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                364430                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     24908863                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 9681861                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              543947                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             25188325                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 8214                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.SQFullEvents                   15                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          28587899                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups           117767972                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       28556242                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            22686994                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                5900899                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts           749567                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts       749799                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 2397587                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            7010306                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           3537394                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         2721223                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores        2534844                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 23061336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded            963194                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                22484065                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           28755                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       3741540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined      7522579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       244674                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     39986282                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.562294                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.998716                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          28466707     71.19%     71.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           4611725     11.53%     82.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           2851210      7.13%     89.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           4056640     10.15%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      39986282                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            12470137     55.46%     55.46% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               4113      0.02%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.48% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            6721636     29.90%     85.38% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           3288179     14.62%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             22484065                       # Type of FU issued
system.cpu06.iq.rate                         0.562286                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         84983167                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        27768863                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     21811694                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             22484065                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        2450628                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       798145                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation         3745                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       327431                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        10974                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles               579663                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                260220                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              397072                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          24033756                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          422591                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             7010306                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            3537394                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts           743449                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 3689                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  16                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents         3745                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       430057                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect       133457                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts             563514                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            22096654                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             6667157                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          387411                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        9226                       # number of nop insts executed
system.cpu06.iew.exec_refs                    9941065                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                4727745                       # Number of branches executed
system.cpu06.iew.exec_stores                  3273908                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.552597                       # Inst execution rate
system.cpu06.iew.wb_sent                     21853096                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    21811694                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                11919174                       # num instructions producing a value
system.cpu06.iew.wb_consumers                14132831                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.545471                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.843368                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       3742917                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls        718519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts          546230                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     39229883                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.517238                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.240148                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     29939488     76.32%     76.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      5444308     13.88%     90.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2      1139523      2.90%     93.10% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       282900      0.72%     93.82% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       799904      2.04%     95.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5      1401856      3.57%     99.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       104577      0.27%     99.70% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        55825      0.14%     99.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        61502      0.16%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     39229883                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           19954260                       # Number of instructions committed
system.cpu06.commit.committedOps             20291203                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      9422122                       # Number of memory references committed
system.cpu06.commit.loads                     6212160                       # Number of loads committed
system.cpu06.commit.membars                    162290                       # Number of memory barriers committed
system.cpu06.commit.branches                  4389620                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                16183159                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              67356                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       10865005     53.55%     53.55% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          4076      0.02%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       6212160     30.62%     84.18% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      3209962     15.82%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        20291203                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               61502                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   62789777                       # The number of ROB reads
system.cpu06.rob.rob_writes                  48841879                       # The number of ROB writes
system.cpu06.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      44798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  19946044                       # Number of Instructions Simulated
system.cpu06.committedOps                    20282987                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.004754                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.004754                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.498814                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.498814                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               24047421                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10499297                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                87002492                       # number of cc regfile reads
system.cpu06.cc_regfile_writes               13683499                       # number of cc regfile writes
system.cpu06.misc_regfile_reads              14078206                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              2161166                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           17306                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         455.247066                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           6011596                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           17774                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          338.224148                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   455.247066                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.889154                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.889154                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        14795158                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       14795158                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      3142916                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       3142916                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2632766                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2632766                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data       160183                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       160183                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data         2166                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         2166                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      5775682                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        5775682                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      5775682                       # number of overall hits
system.cpu06.dcache.overall_hits::total       5775682                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       387214                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       387214                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        51972                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        51972                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data       526276                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       526276                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data       117934                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       117934                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       439186                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       439186                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       439186                       # number of overall misses
system.cpu06.dcache.overall_misses::total       439186                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8562814649                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8562814649                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   1818031534                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   1818031534                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data  13697785226                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total  13697785226                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data    709358822                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total    709358822                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data   1502342798                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total   1502342798                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  10380846183                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  10380846183                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  10380846183                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  10380846183                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      3530130                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      3530130                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2684738                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2684738                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data       686459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       686459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data       120100                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       120100                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      6214868                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      6214868                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      6214868                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      6214868                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.109688                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.109688                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.019358                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.019358                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.766653                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.766653                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.981965                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.981965                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.070667                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.070667                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.070667                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.070667                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 22113.907682                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 22113.907682                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 34980.980797                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 34980.980797                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 26027.759628                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 26027.759628                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  6014.879695                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  6014.879695                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 23636.559870                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 23636.559870                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 23636.559870                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 23636.559870                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets         1004                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              49                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            39                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.061224                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    25.743590                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         1943                       # number of writebacks
system.cpu06.dcache.writebacks::total            1943                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       175776                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       175776                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        25486                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        25486                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data        74929                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total        74929                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       201262                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       201262                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       201262                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       201262                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       211438                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       211438                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        26486                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        26486                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data       451347                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total       451347                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data       117934                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total       117934                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       237924                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       237924                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       237924                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       237924                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   3694389338                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   3694389338                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   1102331401                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   1102331401                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data  10406809462                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total  10406809462                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data    587649178                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total    587649178                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data   1273145702                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total   1273145702                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4796720739                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4796720739                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4796720739                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4796720739                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.059895                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.059895                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.009865                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.009865                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.657500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.657500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.981965                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.981965                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.038283                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.038283                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.038283                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.038283                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 17472.683898                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 17472.683898                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 41619.398965                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 41619.398965                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 23057.225288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23057.225288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  4982.864806                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  4982.864806                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 20160.726698                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 20160.726698                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 20160.726698                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 20160.726698                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3322                       # number of replacements
system.cpu06.icache.tags.tagsinuse         412.825224                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           3176055                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3740                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          849.212567                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   412.825224                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.806299                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.806299                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         6363583                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        6363583                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      3176055                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3176055                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      3176055                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3176055                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      3176055                       # number of overall hits
system.cpu06.icache.overall_hits::total       3176055                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         3866                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         3866                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         3866                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         3866                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         3866                       # number of overall misses
system.cpu06.icache.overall_misses::total         3866                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     61959969                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     61959969                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     61959969                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     61959969                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     61959969                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     61959969                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      3179921                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3179921                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      3179921                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3179921                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      3179921                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3179921                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001216                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001216                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001216                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001216                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001216                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001216                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 16026.893171                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 16026.893171                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 16026.893171                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 16026.893171                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 16026.893171                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 16026.893171                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          125                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          125                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          125                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3741                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3741                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3741                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3741                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3741                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3741                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     49728025                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     49728025                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     49728025                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     49728025                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     49728025                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     49728025                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001176                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001176                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001176                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001176                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13292.709169                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13292.709169                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13292.709169                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13292.709169                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13292.709169                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13292.709169                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               7158207                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         5242490                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect          578320                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            5421745                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               4935710                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           91.035451                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                728754                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect           182740                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       39986683                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles          3857982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     33226872                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   7158207                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          5664464                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    35511006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles               1229028                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         2563                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 3367983                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes               83207                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         39986067                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.874097                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.253594                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               26004337     65.03%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                1260499      3.15%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                4472473     11.19%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                8248758     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           39986067                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.179015                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.830948                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                3264793                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            26805698                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 8287846                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             1014311                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles               613419                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             492067                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                1457                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             23804340                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1983                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles               613419                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                4113606                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                375149                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     25878579                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 8442617                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              562697                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             22127706                       # Number of instructions processed by rename
system.cpu07.rename.IQFullEvents                 7807                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          25683219                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups           102823765                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       24735477                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            19418033                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                6265180                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts           778993                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts       779005                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 2517318                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            5638442                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2839161                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads         2005612                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores        1796176                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 19887103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           1006332                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                19260715                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           31692                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       3954545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined      7941576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       258219                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     39986067                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.481686                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.925319                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          29633786     74.11%     74.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           4662196     11.66%     85.77% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           2471736      6.18%     91.95% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           3218349      8.05%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      39986067                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            11341679     58.89%     58.89% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               4098      0.02%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.91% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5333907     27.69%     86.60% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2581031     13.40%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             19260715                       # Type of FU issued
system.cpu07.iq.rate                         0.481678                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         78539189                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        24850727                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     18551027                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             19260715                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads        1719813                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       843302                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation         3784                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       340096                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        11703                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles               613419                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                262827                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              417480                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          20904317                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          446229                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             5638442                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2839161                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts           772593                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 3392                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents         3784                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       453655                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect       141919                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts             595574                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            18853151                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5276780                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          407564                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       10882                       # number of nop insts executed
system.cpu07.iew.exec_refs                    7843391                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                4104363                       # Number of branches executed
system.cpu07.iew.exec_stores                  2566611                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.471486                       # Inst execution rate
system.cpu07.iew.wb_sent                     18595326                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    18551027                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 9907250                       # num instructions producing a value
system.cpu07.iew.wb_consumers                12176610                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.463930                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.813630                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       3955995                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls        748112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts          577225                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     39186024                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.432518                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.126917                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     31020923     79.16%     79.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      4982700     12.72%     91.88% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2      1027392      2.62%     94.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       305115      0.78%     95.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       659863      1.68%     96.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       962310      2.46%     99.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       110242      0.28%     99.70% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        56440      0.14%     99.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        61039      0.16%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     39186024                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           16611830                       # Number of instructions committed
system.cpu07.commit.committedOps             16948675                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      7294203                       # Number of memory references committed
system.cpu07.commit.loads                     4795139                       # Number of loads committed
system.cpu07.commit.membars                    171377                       # Number of memory barriers committed
system.cpu07.commit.branches                  3744849                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                13496985                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              69358                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        9650433     56.94%     56.94% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          4039      0.02%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.96% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       4795139     28.29%     85.26% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2499064     14.74%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        16948675                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               61039                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   59579985                       # The number of ROB reads
system.cpu07.rob.rob_writes                  42628034                       # The number of ROB writes
system.cpu07.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                           616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      45028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  16602042                       # Number of Instructions Simulated
system.cpu07.committedOps                    16938887                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.408540                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.408540                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.415189                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.415189                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               20013178                       # number of integer regfile reads
system.cpu07.int_regfile_writes               9257838                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                73099261                       # number of cc regfile reads
system.cpu07.cc_regfile_writes               11752519                       # number of cc regfile writes
system.cpu07.misc_regfile_reads              12057115                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              2230791                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           18305                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         452.605979                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           4641435                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           18775                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          247.213582                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   452.605979                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.883996                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.883996                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        12040379                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       12040379                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      2441738                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       2441738                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      1903818                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1903818                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data       170807                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       170807                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         2143                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         2143                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      4345556                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        4345556                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      4345556                       # number of overall hits
system.cpu07.dcache.overall_hits::total       4345556                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       404336                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       404336                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        52360                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        52360                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data       541394                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       541394                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data       117357                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       117357                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       456696                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       456696                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       456696                       # number of overall misses
system.cpu07.dcache.overall_misses::total       456696                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8800567803                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8800567803                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   1833330652                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   1833330652                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data  14313395767                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total  14313395767                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data    738315259                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total    738315259                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data   1462814776                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total   1462814776                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  10633898455                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  10633898455                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  10633898455                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  10633898455                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2846074                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2846074                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      1956178                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1956178                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data       712201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       712201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data       119500                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       119500                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      4802252                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      4802252                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      4802252                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      4802252                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.142068                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.142068                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.026766                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.026766                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.760170                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.760170                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.982067                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.982067                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.095100                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.095100                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.095100                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.095100                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 21765.481686                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 21765.481686                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 35013.954393                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 35013.954393                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 26438.039149                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 26438.039149                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6291.190632                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6291.190632                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 23284.413384                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 23284.413384                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 23284.413384                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 23284.413384                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          314                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              56                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     3.017857                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    24.153846                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         1895                       # number of writebacks
system.cpu07.dcache.writebacks::total            1895                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       181671                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       181671                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        25268                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        25268                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data        78084                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total        78084                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       206939                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       206939                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       206939                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       206939                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       222665                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       222665                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        27092                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        27092                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data       463310                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total       463310                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data       117357                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total       117357                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       249757                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       249757                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       249757                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       249757                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   3869500302                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   3869500302                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   1120010775                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   1120010775                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data  10918760880                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total  10918760880                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data    609101241                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total    609101241                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data   1242859724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total   1242859724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4989511077                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4989511077                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4989511077                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4989511077                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.078236                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.078236                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.013849                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.013849                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.650533                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.650533                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.982067                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.982067                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.052008                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.052008                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.052008                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.052008                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 17378.125444                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 17378.125444                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 41341.014875                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 41341.014875                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 23566.857784                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23566.857784                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5190.156880                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5190.156880                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 19977.462401                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 19977.462401                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 19977.462401                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 19977.462401                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3549                       # number of replacements
system.cpu07.icache.tags.tagsinuse         430.221891                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           3363879                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3988                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          843.500251                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   430.221891                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.840277                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.840277                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         6739955                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        6739955                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      3363879                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       3363879                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      3363879                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        3363879                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      3363879                       # number of overall hits
system.cpu07.icache.overall_hits::total       3363879                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4104                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4104                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4104                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4104                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4104                       # number of overall misses
system.cpu07.icache.overall_misses::total         4104                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     65031350                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     65031350                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     65031350                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     65031350                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     65031350                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     65031350                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      3367983                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      3367983                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      3367983                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      3367983                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      3367983                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      3367983                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001219                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001219                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001219                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001219                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001219                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 15845.845517                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 15845.845517                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 15845.845517                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 15845.845517                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 15845.845517                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 15845.845517                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          115                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          115                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          115                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3989                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3989                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3989                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3989                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3989                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3989                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     52286148                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     52286148                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     52286148                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     52286148                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     52286148                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     52286148                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001184                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001184                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001184                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001184                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001184                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 13107.582853                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 13107.582853                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 13107.582853                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 13107.582853                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 13107.582853                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 13107.582853                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               6756496                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         4825641                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect          597334                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            4973719                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               4497310                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           90.421473                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                739524                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect           186847                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       39986499                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          3935980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     31144021                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   6756496                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          5236834                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    35414513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles               1267588                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         1728                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 3434300                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes               84279                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         39986016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.822402                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.235021                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               26822981     67.08%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                1294751      3.24%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                4015040     10.04%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                7853244     19.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           39986016                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.168969                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.778863                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                3349846                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            27650778                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 7306710                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             1045896                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles               632786                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             494800                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                1394                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             21412577                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1919                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles               632786                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                4228538                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                368491                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     26710883                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 7464573                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              580745                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             19673231                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                 7102                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                   10                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   21                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          23316441                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            91015502                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       21741188                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            16883617                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                6432818                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts           807194                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts       807157                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 2598134                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            4614753                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2329410                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         1483213                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores        1296561                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 17364670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           1041271                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                16740199                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           28240                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       4046104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined      8091593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       268132                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     39986016                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.418651                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.858521                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          30551924     76.41%     76.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           4691929     11.73%     88.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           2178219      5.45%     93.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           2563944      6.41%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      39986016                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            10374643     61.97%     61.97% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               3868      0.02%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            4304232     25.71%     87.71% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2057456     12.29%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             16740199                       # Type of FU issued
system.cpu08.iq.rate                         0.418646                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         73494654                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        22454782                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     16009003                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             16740199                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads        1193932                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       862883                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation         3789                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       348399                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        12028                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles               632786                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                256762                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              431187                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          18415457                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          467833                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             4614753                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2329410                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts           800809                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 3234                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  48                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents         3789                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       469383                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect       146305                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts             615688                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            16317895                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             4244277                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          422304                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        9516                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6287113                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                3618179                       # Number of branches executed
system.cpu08.iew.exec_stores                  2042836                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.408085                       # Inst execution rate
system.cpu08.iew.wb_sent                     16053257                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    16009003                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 8334958                       # num instructions producing a value
system.cpu08.iew.wb_consumers                10546142                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.400360                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.790332                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       4047515                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls        773138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts          596326                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     39164870                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.366866                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.026167                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     31865451     81.36%     81.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      4642710     11.85%     93.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       948937      2.42%     95.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       288453      0.74%     96.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       517678      1.32%     97.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       681617      1.74%     99.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       111770      0.29%     99.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        53151      0.14%     99.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        55103      0.14%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     39164870                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           14049260                       # Number of instructions committed
system.cpu08.commit.committedOps             14368241                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      5732879                       # Number of memory references committed
system.cpu08.commit.loads                     3751869                       # Number of loads committed
system.cpu08.commit.membars                    175893                       # Number of memory barriers committed
system.cpu08.commit.branches                  3245598                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                11413076                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              64818                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        8631567     60.07%     60.07% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3795      0.03%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.10% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       3751869     26.11%     86.21% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      1981010     13.79%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        14368241                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               55103                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   57072772                       # The number of ROB reads
system.cpu08.rob.rob_writes                  37671624                       # The number of ROB writes
system.cpu08.timesIdled                           171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      45212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  14040853                       # Number of Instructions Simulated
system.cpu08.committedOps                    14359834                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.847868                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.847868                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.351140                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.351140                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               16927668                       # number of integer regfile reads
system.cpu08.int_regfile_writes               8246296                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                62435099                       # number of cc regfile reads
system.cpu08.cc_regfile_writes               10281806                       # number of cc regfile writes
system.cpu08.misc_regfile_reads              10546544                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              2318214                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           17163                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         451.516953                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3575442                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           17635                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          202.746924                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   451.516953                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.881869                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.881869                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         9983045                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        9983045                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1903742                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1903742                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1369220                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1369220                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data       174848                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       174848                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         1939                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1939                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      3272962                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        3272962                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      3272962                       # number of overall hits
system.cpu08.dcache.overall_hits::total       3272962                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       408778                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       408778                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        48605                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        48605                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data       564616                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       564616                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data       119965                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       119965                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       457383                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       457383                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       457383                       # number of overall misses
system.cpu08.dcache.overall_misses::total       457383                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8842122357                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8842122357                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   1676148203                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   1676148203                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data  14944571619                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total  14944571619                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data    700323732                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total    700323732                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data   1516657210                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total   1516657210                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  10518270560                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  10518270560                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  10518270560                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  10518270560                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2312520                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2312520                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1417825                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1417825                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data       739464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       739464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data       121904                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       121904                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      3730345                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      3730345                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      3730345                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      3730345                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.176767                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.176767                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.034281                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.034281                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.763548                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.763548                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.984094                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.984094                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.122611                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.122611                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.122611                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.122611                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 21630.621895                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 21630.621895                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 34485.098303                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 34485.098303                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 26468.558488                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 26468.558488                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  5837.733772                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  5837.733772                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 22996.636429                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 22996.636429                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 22996.636429                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 22996.636429                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          579                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              63                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            23                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     2.920635                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    25.173913                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1876                       # number of writebacks
system.cpu08.dcache.writebacks::total            1876                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       181577                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       181577                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        23608                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        23608                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data        81300                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total        81300                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       205185                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       205185                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       205185                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       205185                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       227201                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       227201                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        24997                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        24997                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data       483316                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total       483316                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data       119965                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total       119965                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       252198                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       252198                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       252198                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       252198                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   3947624946                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   3947624946                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   1022535812                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   1022535812                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data  11416899285                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total  11416899285                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data    573522268                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total    573522268                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data   1286141290                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total   1286141290                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4970160758                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4970160758                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4970160758                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4970160758                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.098248                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.098248                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.017631                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.017631                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.653603                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.653603                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.984094                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.984094                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.067607                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.067607                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.067607                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.067607                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 17375.033323                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 17375.033323                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 40906.341241                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 40906.341241                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 23622.018069                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23622.018069                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  4780.746618                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  4780.746618                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 19707.375784                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 19707.375784                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 19707.375784                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 19707.375784                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3345                       # number of replacements
system.cpu08.icache.tags.tagsinuse         423.088759                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           3430382                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3778                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          907.988883                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   423.088759                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.826345                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.826345                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         6872378                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        6872378                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      3430382                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3430382                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      3430382                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3430382                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      3430382                       # number of overall hits
system.cpu08.icache.overall_hits::total       3430382                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         3918                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3918                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         3918                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3918                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         3918                       # number of overall misses
system.cpu08.icache.overall_misses::total         3918                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     61420982                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     61420982                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     61420982                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     61420982                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     61420982                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     61420982                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      3434300                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3434300                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      3434300                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3434300                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      3434300                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3434300                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001141                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001141                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001141                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001141                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001141                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001141                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15676.616131                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15676.616131                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15676.616131                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15676.616131                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15676.616131                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15676.616131                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          140                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          140                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          140                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         3778                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         3778                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         3778                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         3778                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         3778                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         3778                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     49259512                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     49259512                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     49259512                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     49259512                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     49259512                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     49259512                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001100                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001100                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001100                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001100                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001100                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001100                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 13038.515617                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 13038.515617                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 13038.515617                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 13038.515617                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 13038.515617                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 13038.515617                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               6998836                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         5104891                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect          575639                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            5261443                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               4830870                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           91.816447                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                723190                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect           182646                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       39986272                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          3833442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     32559658                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   6998836                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          5554060                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    35540683                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles               1221570                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          802                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 3359218                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes               83652                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         39985714                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.858679                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.248089                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               26246873     65.64%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                1263982      3.16%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                4353656     10.89%     79.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                8121203     20.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           39985714                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.175031                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.814271                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                3261003                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            27030662                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 8059720                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             1024607                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles               609722                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             488713                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                1362                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             23273058                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1930                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles               609722                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                4107491                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                379734                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     26093044                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 8226233                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              569490                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             21603119                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                 8862                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          25164676                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups           100325910                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       24130941                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            18944823                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                6219847                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts           782595                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts       782538                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 2524750                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            5411386                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2735297                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         1883092                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores        1676294                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 19367401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           1008399                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                18753270                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           32261                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       3943327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined      7894550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       257063                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     39985714                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.468999                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.913120                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          29827226     74.59%     74.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           4659731     11.65%     86.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           2402732      6.01%     92.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           3096025      7.74%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      39985714                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            11166351     59.54%     59.54% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               4299      0.02%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5107572     27.24%     86.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2475048     13.20%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             18753270                       # Type of FU issued
system.cpu09.iq.rate                         0.468993                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         77524515                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        24321996                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     18047239                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             18753270                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads        1596006                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       841139                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation         3912                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       344818                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        11910                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles               609722                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                267050                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              417484                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          20387427                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          439214                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             5411386                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2735297                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts           776223                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 3498                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents         3912                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       451516                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect       140850                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts             592366                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            18345966                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5050544                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          407304                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       11627                       # number of nop insts executed
system.cpu09.iew.exec_refs                    7510520                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                3998449                       # Number of branches executed
system.cpu09.iew.exec_stores                  2459976                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.458807                       # Inst execution rate
system.cpu09.iew.wb_sent                     18089955                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    18047239                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 9610485                       # num instructions producing a value
system.cpu09.iew.wb_consumers                11947871                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.451336                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.804368                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       3944697                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls        751335                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts          574576                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     39189183                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.419581                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.114447                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     31225405     79.68%     79.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      4892104     12.48%     92.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2      1042055      2.66%     94.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       272383      0.70%     95.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       560273      1.43%     96.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       962808      2.46%     99.40% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       110126      0.28%     99.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        58460      0.15%     99.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        65569      0.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     39189183                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           16091016                       # Number of instructions committed
system.cpu09.commit.committedOps             16443023                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      6960724                       # Number of memory references committed
system.cpu09.commit.loads                     4570246                       # Number of loads committed
system.cpu09.commit.membars                    170987                       # Number of memory barriers committed
system.cpu09.commit.branches                  3640083                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                13101356                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              72760                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        9478056     57.64%     57.64% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          4243      0.03%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.67% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       4570246     27.79%     85.46% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2390478     14.54%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        16443023                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               65569                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   59076133                       # The number of ROB reads
system.cpu09.rob.rob_writes                  41590463                       # The number of ROB writes
system.cpu09.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      45439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  16080463                       # Number of Instructions Simulated
system.cpu09.committedOps                    16432470                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.486637                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.486637                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.402150                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.402150                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               19403958                       # number of integer regfile reads
system.cpu09.int_regfile_writes               9081091                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                70918705                       # number of cc regfile reads
system.cpu09.cc_regfile_writes               11446783                       # number of cc regfile writes
system.cpu09.misc_regfile_reads              11728525                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              2248077                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           18722                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         453.636694                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           4399418                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           19194                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          229.207982                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   453.636694                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.886009                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.886009                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        11623659                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       11623659                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      2334223                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       2334223                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      1787947                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      1787947                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       171149                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       171149                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         2083                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         2083                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      4122170                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        4122170                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      4122170                       # number of overall hits
system.cpu09.dcache.overall_hits::total       4122170                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       403998                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       403998                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        54910                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        54910                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data       545957                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       545957                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data       120913                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       120913                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       458908                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       458908                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       458908                       # number of overall misses
system.cpu09.dcache.overall_misses::total       458908                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8869953083                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8869953083                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   1939617692                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   1939617692                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data  14335744419                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total  14335744419                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data    753468337                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total    753468337                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data   1516260353                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total   1516260353                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  10809570775                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  10809570775                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  10809570775                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  10809570775                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2738221                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2738221                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      1842857                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      1842857                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data       717106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       717106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data       122996                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       122996                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      4581078                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      4581078                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      4581078                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      4581078                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.147540                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.147540                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.029796                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.029796                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.761334                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.761334                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.983064                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.983064                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.100175                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.100175                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.100175                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.100175                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 21955.438104                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 21955.438104                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 35323.578437                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 35323.578437                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 26258.010098                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 26258.010098                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6231.491544                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6231.491544                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 23554.984387                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 23554.984387                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 23554.984387                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 23554.984387                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          667                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              47                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets            28                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     3.723404                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    23.821429                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2188                       # number of writebacks
system.cpu09.dcache.writebacks::total            2188                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       181318                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       181318                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        26491                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        26491                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data        78182                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total        78182                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       207809                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       207809                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       207809                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       207809                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       222680                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       222680                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        28419                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        28419                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data       467775                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total       467775                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data       120913                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total       120913                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       251099                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       251099                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       251099                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       251099                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   3901482466                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   3901482466                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   1191077061                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   1191077061                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data  10914305543                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total  10914305543                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data    625400663                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total    625400663                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data   1284763147                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total   1284763147                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   5092559527                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   5092559527                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   5092559527                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   5092559527                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.081323                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.081323                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.015421                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.015421                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.652309                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.652309                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.983064                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.983064                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.054812                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.054812                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.054812                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.054812                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 17520.578705                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 17520.578705                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 41911.293888                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 41911.293888                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 23332.383182                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23332.383182                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5172.319461                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5172.319461                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 20281.082469                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 20281.082469                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 20281.082469                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 20281.082469                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2476                       # number of replacements
system.cpu09.icache.tags.tagsinuse         409.651329                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           3356220                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2892                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1160.518672                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   409.651329                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.800100                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.800100                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         6721328                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        6721328                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      3356220                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3356220                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      3356220                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3356220                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      3356220                       # number of overall hits
system.cpu09.icache.overall_hits::total       3356220                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         2998                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2998                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         2998                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2998                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         2998                       # number of overall misses
system.cpu09.icache.overall_misses::total         2998                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     46904485                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     46904485                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     46904485                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     46904485                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     46904485                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     46904485                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      3359218                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3359218                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      3359218                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3359218                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      3359218                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3359218                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000892                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000892                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000892                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000892                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000892                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000892                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15645.258506                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15645.258506                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15645.258506                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15645.258506                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15645.258506                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15645.258506                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          106                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          106                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          106                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         2892                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         2892                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         2892                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         2892                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         2892                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         2892                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     37489508                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     37489508                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     37489508                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     37489508                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     37489508                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     37489508                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000861                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000861                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000861                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000861                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000861                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000861                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 12963.177040                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 12963.177040                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 12963.177040                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 12963.177040                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 12963.177040                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 12963.177040                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               7824404                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         5932465                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect          568522                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            6096606                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               5654339                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           92.745685                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                720887                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect           176556                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       39986047                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          3826298                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     36556756                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   7824404                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          6375226                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    35552007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles               1212292                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         1118                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 3340860                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes               85011                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         39985570                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.958407                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.279054                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               24663668     61.68%     61.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                1231636      3.08%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                5179999     12.95%     77.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                8910267     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           39985570                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.195678                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.914238                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                3209650                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            25414498                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 9801008                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              955287                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles               605127                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             490683                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                1367                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             27420287                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1811                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles               605127                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                4026686                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                384955                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     24508167                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 9930752                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              529883                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             25790327                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 8954                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          29206208                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups           120427789                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       29144417                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            23007651                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                6198556                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts           741835                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts       742024                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 2391990                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            7180987                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           3604566                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads         2795466                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores        2609619                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23605775                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded            961236                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                22951659                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           33220                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       3923164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined      7926033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       250046                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     39985570                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.573999                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.007770                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          28278500     70.72%     70.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           4633833     11.59%     82.31% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           2901885      7.26%     89.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           4171352     10.43%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      39985570                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            12711509     55.38%     55.38% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               4105      0.02%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            6884548     30.00%     85.40% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           3351497     14.60%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             22951659                       # Type of FU issued
system.cpu10.iq.rate                         0.573992                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         85922108                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        28492877                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     22245949                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             22951659                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads        2523878                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       834146                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation         3693                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       336036                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        11677                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles               605127                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                275483                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              397340                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          24575327                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          440201                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             7180987                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            3604566                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts           735357                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 3778                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents         3693                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       446132                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect       139527                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts             585659                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            22551299                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             6826009                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          400360                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        8316                       # number of nop insts executed
system.cpu10.iew.exec_refs                   10163256                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                4826151                       # Number of branches executed
system.cpu10.iew.exec_stores                  3337247                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.563979                       # Inst execution rate
system.cpu10.iew.wb_sent                     22291827                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    22245949                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                12144035                       # num instructions producing a value
system.cpu10.iew.wb_consumers                14359286                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.556343                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.845727                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       3924583                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls        711190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts          567503                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     39192182                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.526918                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.248910                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     29790445     76.01%     76.01% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      5450908     13.91%     89.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2      1146548      2.93%     92.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       327398      0.84%     93.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       850132      2.17%     95.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5      1408019      3.59%     99.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       105819      0.27%     99.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        53986      0.14%     99.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        58927      0.15%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     39192182                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           20314360                       # Number of instructions committed
system.cpu10.commit.committedOps             20651053                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      9615370                       # Number of memory references committed
system.cpu10.commit.loads                     6346841                       # Number of loads committed
system.cpu10.commit.membars                    165118                       # Number of memory barriers committed
system.cpu10.commit.branches                  4468646                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                16467514                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              67202                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       11031622     53.42%     53.42% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          4061      0.02%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.44% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       6346841     30.73%     84.17% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      3268529     15.83%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        20651053                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               58927                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   63241398                       # The number of ROB reads
system.cpu10.rob.rob_writes                  49963321                       # The number of ROB writes
system.cpu10.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      45664                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  20307153                       # Number of Instructions Simulated
system.cpu10.committedOps                    20643846                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.969062                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.969062                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.507856                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.507856                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               24504347                       # number of integer regfile reads
system.cpu10.int_regfile_writes              10688508                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                88756921                       # number of cc regfile reads
system.cpu10.cc_regfile_writes               13909147                       # number of cc regfile writes
system.cpu10.misc_regfile_reads              14311083                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              2103379                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           17971                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         454.915262                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           6186869                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           18456                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          335.222638                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   454.915262                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.888506                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.888506                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        15084215                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       15084215                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      3233537                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       3233537                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      2706141                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      2706141                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data       160164                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       160164                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         2221                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         2221                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      5939678                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        5939678                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      5939678                       # number of overall hits
system.cpu10.dcache.overall_hits::total       5939678                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       398455                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       398455                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        51517                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        51517                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data       511931                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       511931                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data       111072                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       111072                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       449972                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       449972                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       449972                       # number of overall misses
system.cpu10.dcache.overall_misses::total       449972                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8761865084                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8761865084                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   1793024659                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   1793024659                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data  13535781620                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total  13535781620                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data    736603325                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    736603325                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data   1349242726                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total   1349242726                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  10554889743                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  10554889743                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  10554889743                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  10554889743                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      3631992                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      3631992                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      2757658                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      2757658                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data       672095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       672095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data       113293                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       113293                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      6389650                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      6389650                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      6389650                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      6389650                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.109707                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.109707                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.018681                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.018681                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.761694                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.761694                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.980396                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.980396                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.070422                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.070422                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.070422                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.070422                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 21989.597530                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 21989.597530                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 34804.523924                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 34804.523924                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 26440.636766                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 26440.636766                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  6631.764306                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6631.764306                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 23456.770072                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 23456.770072                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 23456.770072                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 23456.770072                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          409                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              62                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     3.532258                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    27.266667                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu10.dcache.writebacks::total            1811                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       179756                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       179756                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        25395                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        25395                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data        75556                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        75556                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       205151                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       205151                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       205151                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       205151                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       218699                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       218699                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        26122                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        26122                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data       436375                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total       436375                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data       111072                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total       111072                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       244821                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       244821                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       244821                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       244821                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   3813393643                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   3813393643                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   1084055283                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   1084055283                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data  10275399505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total  10275399505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data    603514675                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    603514675                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data   1151959274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total   1151959274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4897448926                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4897448926                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4897448926                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4897448926                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.060215                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.060215                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.009473                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.009473                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.649276                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.649276                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.980396                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.980396                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.038315                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.038315                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.038315                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.038315                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 17436.721901                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 17436.721901                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 41499.704579                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 41499.704579                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 23547.177325                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23547.177325                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  5433.544683                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  5433.544683                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20004.202769                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20004.202769                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20004.202769                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20004.202769                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3649                       # number of replacements
system.cpu10.icache.tags.tagsinuse         411.926879                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           3336692                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            4071                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          819.624662                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   411.926879                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.804545                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.804545                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         6685791                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        6685791                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      3336692                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3336692                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      3336692                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3336692                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      3336692                       # number of overall hits
system.cpu10.icache.overall_hits::total       3336692                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4168                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4168                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4168                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4168                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4168                       # number of overall misses
system.cpu10.icache.overall_misses::total         4168                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     65711974                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     65711974                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     65711974                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     65711974                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     65711974                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     65711974                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      3340860                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3340860                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      3340860                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3340860                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      3340860                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3340860                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001248                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001248                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001248                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001248                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001248                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001248                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 15765.828695                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 15765.828695                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 15765.828695                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 15765.828695                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 15765.828695                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 15765.828695                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           97                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           97                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           97                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         4071                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         4071                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         4071                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         4071                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         4071                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         4071                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     52999515                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     52999515                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     52999515                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     52999515                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     52999515                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     52999515                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001219                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001219                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001219                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001219                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13018.795136                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13018.795136                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13018.795136                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13018.795136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13018.795136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13018.795136                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               6961213                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         4965188                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          606760                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            5176818                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               4662615                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           90.067200                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                751044                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect           187902                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       39985852                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles          3991967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     32067181                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   6961213                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          5413659                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    35345622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles               1291112                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         2179                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 3473989                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes               86822                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         39985325                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.846433                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.244798                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               26447984     66.14%     66.14% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                1302531      3.26%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                4162054     10.41%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                8072756     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           39985325                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.174092                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.801963                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                3390010                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            27271162                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 7661080                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             1018485                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles               644588                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             516647                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                1280                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             22231268                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1772                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles               644588                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                4264278                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                376757                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     26337144                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 7797917                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              564641                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             20477815                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 7492                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                    5                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          24072185                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            94821517                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       22685720                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            17563059                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                6509120                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts           798163                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts       798158                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 2564710                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            4903935                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           2473910                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         1622974                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores        1422956                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 18159514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           1032081                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                17507635                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           29794                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       4127589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined      8238583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       270633                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     39985325                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.437852                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.880019                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          30275718     75.72%     75.72% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           4675594     11.69%     87.41% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           2269998      5.68%     93.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           2764015      6.91%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      39985325                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            10709663     61.17%     61.17% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               4107      0.02%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.19% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            4593631     26.24%     87.43% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2200234     12.57%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             17507635                       # Type of FU issued
system.cpu11.iq.rate                         0.437846                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         75030389                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        23321833                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     16757905                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             17507635                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        1333316                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       877046                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation         3742                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       359610                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        12720                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles               644588                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                267370                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              423980                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          19198451                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          471163                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             4903935                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            2473910                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts           791522                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 3530                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents         3742                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       476085                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect       148561                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts             624646                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            17079596                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             4532255                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          428039                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        6856                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6716501                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                3765172                       # Number of branches executed
system.cpu11.iew.exec_stores                  2184246                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.427141                       # Inst execution rate
system.cpu11.iew.wb_sent                     16805448                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    16757905                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 8768385                       # num instructions producing a value
system.cpu11.iew.wb_consumers                11026422                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.419096                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.795216                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       4128599                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls        761447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          605792                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     39147635                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.384958                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.054131                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     31629046     80.79%     80.79% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      4698806     12.00%     92.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       964503      2.46%     95.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       312442      0.80%     96.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       602274      1.54%     97.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       717395      1.83%     99.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       112170      0.29%     99.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        52013      0.13%     99.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        58986      0.15%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     39147635                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           14734958                       # Number of instructions committed
system.cpu11.commit.committedOps             15070208                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      6141187                       # Number of memory references committed
system.cpu11.commit.loads                     4026888                       # Number of loads committed
system.cpu11.commit.membars                    176493                       # Number of memory barriers committed
system.cpu11.commit.branches                  3382537                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                11982590                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65909                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        8924978     59.22%     59.22% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          4043      0.03%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.25% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       4026888     26.72%     85.97% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2114299     14.03%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        15070208                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               58986                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   57804012                       # The number of ROB reads
system.cpu11.rob.rob_writes                  39255356                       # The number of ROB writes
system.cpu11.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      45859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  14728753                       # Number of Instructions Simulated
system.cpu11.committedOps                    15064003                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.714816                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.714816                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.368349                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.368349                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               17805697                       # number of integer regfile reads
system.cpu11.int_regfile_writes               8566889                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                65521809                       # number of cc regfile reads
system.cpu11.cc_regfile_writes               10667077                       # number of cc regfile writes
system.cpu11.misc_regfile_reads              10967814                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              2261303                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           17722                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         454.342369                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           3906233                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           18204                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          214.581026                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   454.342369                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.887387                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.887387                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        10557718                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       10557718                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      2060890                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       2060890                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      1515309                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      1515309                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data       172632                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       172632                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         2152                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         2152                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      3576199                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        3576199                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      3576199                       # number of overall hits
system.cpu11.dcache.overall_hits::total       3576199                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       414639                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       414639                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        50480                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        50480                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data       552803                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       552803                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data       116752                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       116752                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       465119                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       465119                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       465119                       # number of overall misses
system.cpu11.dcache.overall_misses::total       465119                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   9013663924                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   9013663924                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   1729747912                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   1729747912                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data  14699216657                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total  14699216657                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data    755182760                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    755182760                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data   1433631776                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total   1433631776                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  10743411836                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  10743411836                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  10743411836                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  10743411836                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2475529                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2475529                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      1565789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      1565789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data       725435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       725435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data       118904                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       118904                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      4041318                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      4041318                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      4041318                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      4041318                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.167495                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.167495                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.032239                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.032239                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.762030                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.762030                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.981901                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.981901                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.115091                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.115091                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.115091                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.115091                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 21738.582053                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 21738.582053                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 34266.004596                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 34266.004596                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 26590.334454                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 26590.334454                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6468.264013                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6468.264013                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 23098.200323                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 23098.200323                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 23098.200323                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 23098.200323                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              61                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             7                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     3.295082                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    18.714286                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1836                       # number of writebacks
system.cpu11.dcache.writebacks::total            1836                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       183818                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       183818                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        25101                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        25101                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data        81175                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        81175                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       208919                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       208919                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       208919                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       208919                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       230821                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       230821                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        25379                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        25379                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data       471628                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total       471628                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data       116752                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total       116752                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       256200                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       256200                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       256200                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       256200                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4018004954                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4018004954                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   1033233826                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   1033233826                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data  11223043031                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total  11223043031                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data    620342240                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    620342240                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data   1221162724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total   1221162724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   5051238780                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   5051238780                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   5051238780                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   5051238780                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.093241                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.093241                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.016208                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.016208                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.650131                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.650131                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.981901                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.981901                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.063395                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.063395                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.063395                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.063395                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 17407.449729                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 17407.449729                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 40712.156744                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 40712.156744                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 23796.388321                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23796.388321                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5313.332877                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5313.332877                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 19715.998361                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 19715.998361                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 19715.998361                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 19715.998361                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            4222                       # number of replacements
system.cpu11.icache.tags.tagsinuse         420.852744                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           3469226                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            4655                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          745.268743                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   420.852744                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.821978                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.821978                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         6952633                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        6952633                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      3469226                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       3469226                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      3469226                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        3469226                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      3469226                       # number of overall hits
system.cpu11.icache.overall_hits::total       3469226                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         4763                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         4763                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         4763                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         4763                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         4763                       # number of overall misses
system.cpu11.icache.overall_misses::total         4763                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     75283485                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     75283485                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     75283485                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     75283485                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     75283485                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     75283485                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      3473989                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      3473989                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      3473989                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      3473989                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      3473989                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      3473989                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001371                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001371                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15805.896494                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15805.896494                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15805.896494                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15805.896494                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15805.896494                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15805.896494                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          108                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          108                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          108                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         4655                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         4655                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         4655                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         4655                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         4655                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         4655                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     60877014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     60877014                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     60877014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     60877014                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     60877014                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     60877014                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001340                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001340                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001340                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001340                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001340                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001340                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 13077.768851                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 13077.768851                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 13077.768851                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 13077.768851                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 13077.768851                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 13077.768851                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               7394553                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         5442241                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          608290                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            5510713                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               5013898                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           90.984560                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                740676                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect           186931                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       39985614                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles          4101877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     34139927                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   7394553                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          5754574                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    35233289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles               1297684                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          786                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 3580168                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes               86604                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         39984795                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.897090                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.263349                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               25666519     64.19%     64.19% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                1278082      3.20%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                4528706     11.33%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                8511488     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           39984795                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.184930                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.853805                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                3421313                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            26429811                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 8493821                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              992020                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles               647830                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved             518361                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                1300                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             24259298                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1880                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles               647830                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                4293800                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                391614                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     25501772                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 8603828                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              545951                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             22500366                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 7800                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   11                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                    4                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          26139273                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups           104198518                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       24909616                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            19443726                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                6695486                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts           772660                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts       772664                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 2505002                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            5669767                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           2835371                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         1995280                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores        1806229                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 20180284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded           1005636                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                19471028                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           31196                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       4195356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined      8393752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       265308                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     39984795                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.486961                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.928582                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          29524843     73.84%     73.84% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           4681826     11.71%     85.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           2545176      6.37%     91.91% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           3232950      8.09%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      39984795                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            11528329     59.21%     59.21% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               4376      0.02%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5364280     27.55%     86.78% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           2574043     13.22%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             19471028                       # Type of FU issued
system.cpu12.iq.rate                         0.486951                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         78958044                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        25383801                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     18711235                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             19471028                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads        1712621                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       884124                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation         3544                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       347771                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        13467                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles               647830                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                275350                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              415590                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          21195570                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          482386                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             5669767                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            2835371                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts           765734                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 3715                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents         3544                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       477822                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect       148811                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts             626633                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            19039239                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5298880                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          431786                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        9650                       # number of nop insts executed
system.cpu12.iew.exec_refs                    7856728                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                4146991                       # Number of branches executed
system.cpu12.iew.exec_stores                  2557848                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.476152                       # Inst execution rate
system.cpu12.iew.wb_sent                     18761620                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    18711235                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 9947291                       # num instructions producing a value
system.cpu12.iew.wb_consumers                12298343                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.467949                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.808832                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       4196754                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls        740328                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          607278                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     39136424                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.434354                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.124274                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     30951189     79.09%     79.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      4953288     12.66%     91.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2      1028174      2.63%     94.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       336292      0.86%     95.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       760245      1.94%     97.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       880518      2.25%     99.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       111848      0.29%     99.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        53065      0.14%     99.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        61805      0.16%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     39136424                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           16644645                       # Number of instructions committed
system.cpu12.commit.committedOps             16999065                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      7273239                       # Number of memory references committed
system.cpu12.commit.loads                     4785639                       # Number of loads committed
system.cpu12.commit.membars                    174743                       # Number of memory barriers committed
system.cpu12.commit.branches                  3759600                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                13542268                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              72134                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        9721537     57.19%     57.19% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          4289      0.03%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.21% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       4785639     28.15%     85.37% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      2487600     14.63%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        16999065                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               61805                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   59762931                       # The number of ROB reads
system.cpu12.rob.rob_writes                  43259996                       # The number of ROB writes
system.cpu12.timesIdled                           207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      46097                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  16636107                       # Number of Instructions Simulated
system.cpu12.committedOps                    16990527                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.403544                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.403544                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.416052                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.416052                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               20099231                       # number of integer regfile reads
system.cpu12.int_regfile_writes               9359028                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                73625226                       # number of cc regfile reads
system.cpu12.cc_regfile_writes               11840219                       # number of cc regfile writes
system.cpu12.misc_regfile_reads              12087230                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              2166409                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           19319                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         459.530590                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           4691801                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           19797                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          236.995555                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   459.530590                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.897521                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.897521                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        12079987                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       12079987                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      2474616                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       2474616                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      1906850                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      1906850                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data       169987                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       169987                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data         2547                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         2547                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      4381466                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        4381466                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      4381466                       # number of overall hits
system.cpu12.dcache.overall_hits::total       4381466                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       416221                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       416221                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        53455                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        53455                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data       527116                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       527116                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data       111619                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       111619                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       469676                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       469676                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       469676                       # number of overall misses
system.cpu12.dcache.overall_misses::total       469676                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   9073697329                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   9073697329                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   1875395085                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   1875395085                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data  14129801905                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total  14129801905                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data    773038208                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    773038208                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data   1314605863                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total   1314605863                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  10949092414                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  10949092414                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  10949092414                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  10949092414                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2890837                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2890837                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      1960305                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      1960305                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data       697103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       697103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data       114166                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       114166                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      4851142                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      4851142                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      4851142                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      4851142                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.143979                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.143979                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.027269                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.027269                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.756152                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.756152                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.977690                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.977690                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.096818                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.096818                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.096818                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.096818                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 21800.191074                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 21800.191074                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 35083.623328                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 35083.623328                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 26805.867978                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 26805.867978                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6925.686559                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6925.686559                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 23312.011714                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 23312.011714                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 23312.011714                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 23312.011714                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          902                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              55                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            37                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     3.727273                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    24.378378                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         2020                       # number of writebacks
system.cpu12.dcache.writebacks::total            2020                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       184699                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       184699                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        26253                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        26253                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data        80052                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        80052                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       210952                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       210952                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       210952                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       210952                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       231522                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       231522                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        27202                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        27202                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       447064                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       447064                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data       111619                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total       111619                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       258724                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       258724                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       258724                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       258724                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4029848304                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4029848304                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   1144966699                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   1144966699                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data  10728286550                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total  10728286550                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data    630330792                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    630330792                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data   1125366637                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total   1125366637                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   5174815003                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   5174815003                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   5174815003                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   5174815003                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.080088                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.080088                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.013876                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.013876                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.641317                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.641317                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.977690                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.977690                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.053333                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.053333                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.053333                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.053333                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 17405.897945                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 17405.897945                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 42091.268988                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 42091.268988                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 23997.205210                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23997.205210                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5647.163942                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5647.163942                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 20001.294828                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 20001.294828                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 20001.294828                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 20001.294828                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3862                       # number of replacements
system.cpu12.icache.tags.tagsinuse         413.321617                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           3575771                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4294                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          832.736609                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   413.321617                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.807269                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.807269                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         7164630                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        7164630                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      3575771                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3575771                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      3575771                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3575771                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      3575771                       # number of overall hits
system.cpu12.icache.overall_hits::total       3575771                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4397                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4397                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4397                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4397                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4397                       # number of overall misses
system.cpu12.icache.overall_misses::total         4397                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     69724948                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     69724948                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     69724948                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     69724948                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     69724948                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     69724948                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      3580168                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3580168                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      3580168                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3580168                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      3580168                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3580168                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001228                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001228                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001228                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001228                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001228                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001228                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15857.390948                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15857.390948                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15857.390948                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15857.390948                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15857.390948                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15857.390948                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          103                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          103                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          103                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4294                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4294                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4294                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4294                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4294                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     56325541                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     56325541                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     56325541                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     56325541                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     56325541                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     56325541                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001199                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001199                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001199                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001199                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001199                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001199                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 13117.266185                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 13117.266185                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 13117.266185                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 13117.266185                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 13117.266185                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 13117.266185                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               7232291                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         5392266                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          565063                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            5545435                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits               5102743                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           92.017001                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                702480                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect           178687                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       39985425                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles          3738107                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     33625089                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   7232291                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          5805223                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    35646133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles               1198304                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         1510                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 3262461                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes               80317                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         39984903                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.882500                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.255069                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               25856930     64.67%     64.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                1229540      3.08%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                4638161     11.60%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                8260272     20.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           39984903                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.180873                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.840934                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                3180909                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            26656246                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 8541069                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             1008541                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles               598138                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             472525                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                1362                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             24402067                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1862                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles               598138                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                4013768                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                359214                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     25744782                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 8707592                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              561409                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             22762362                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 7064                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   21                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          26246503                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups           106061423                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       25584364                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            20193637                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                6052848                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts           776240                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts       776307                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 2488581                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            5987990                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           3022597                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         2200876                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores        2003709                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 20569022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded            998314                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                19991971                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           28464                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       3820062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined      7645713                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       254669                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     39984903                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.499988                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.943565                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          29371873     73.46%     73.46% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           4656597     11.65%     85.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           2533925      6.34%     91.44% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3           3422508      8.56%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      39984903                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            11527033     57.66%     57.66% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               3925      0.02%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.68% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5692722     28.48%     86.15% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           2768291     13.85%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             19991971                       # Type of FU issued
system.cpu13.iq.rate                         0.499981                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         79997309                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        25390163                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     19304202                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             19991971                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        1923487                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       815159                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         3799                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       330190                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        10487                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles               598138                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                252524                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              412372                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          21576640                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          437869                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             5987990                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            3022597                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts           769677                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 3165                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         3799                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       443467                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect       138500                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts             581967                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            19594697                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5637165                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          397274                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        9304                       # number of nop insts executed
system.cpu13.iew.exec_refs                    8392078                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                4248745                       # Number of branches executed
system.cpu13.iew.exec_stores                  2754913                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.490046                       # Inst execution rate
system.cpu13.iew.wb_sent                     19346066                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    19304202                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                10374923                       # num instructions producing a value
system.cpu13.iew.wb_consumers                12546191                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.482781                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.826938                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       3821413                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls        743644                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          564049                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     39210268                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.452829                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.154983                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     30763628     78.46%     78.46% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      5114284     13.04%     91.50% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2      1047155      2.67%     94.17% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       300636      0.77%     94.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       664635      1.70%     96.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5      1101177      2.81%     99.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       107457      0.27%     99.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        54499      0.14%     99.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        56797      0.14%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     39210268                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           17435413                       # Number of instructions committed
system.cpu13.commit.committedOps             17755538                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      7865234                       # Number of memory references committed
system.cpu13.commit.loads                     5172828                       # Number of loads committed
system.cpu13.commit.membars                    167913                       # Number of memory barriers committed
system.cpu13.commit.branches                  3901713                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                14136088                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              64741                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        9886426     55.68%     55.68% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          3878      0.02%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.70% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       5172828     29.13%     84.84% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2692406     15.16%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        17755538                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               56797                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   60308234                       # The number of ROB reads
system.cpu13.rob.rob_writes                  43946571                       # The number of ROB writes
system.cpu13.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      46286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  17427134                       # Number of Instructions Simulated
system.cpu13.committedOps                    17747259                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.294435                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.294435                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.435837                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.435837                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20986810                       # number of integer regfile reads
system.cpu13.int_regfile_writes               9500146                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                76442562                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               12226470                       # number of cc regfile writes
system.cpu13.misc_regfile_reads              12581459                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              2238823                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           15670                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         450.079883                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           4968325                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           16138                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          307.864977                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   450.079883                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.879062                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.879062                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        12742201                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       12742201                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      2608327                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       2608327                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2098619                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2098619                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data       166902                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       166902                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         2068                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         2068                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      4706946                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        4706946                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      4706946                       # number of overall hits
system.cpu13.dcache.overall_hits::total       4706946                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       394807                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       394807                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        49747                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        49747                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       545213                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       545213                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data       118610                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       118610                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       444554                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       444554                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       444554                       # number of overall misses
system.cpu13.dcache.overall_misses::total       444554                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8684414593                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8684414593                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   1750599580                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   1750599580                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data  14291800482                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total  14291800482                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data    693961296                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    693961296                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data   1518518245                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total   1518518245                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  10435014173                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  10435014173                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  10435014173                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  10435014173                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      3003134                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      3003134                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2148366                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2148366                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       712115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       712115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data       120678                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       120678                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      5151500                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      5151500                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      5151500                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      5151500                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.131465                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.131465                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.023156                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.023156                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.765625                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.765625                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.982863                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.982863                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.086296                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.086296                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.086296                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.086296                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21996.607439                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21996.607439                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 35190.053270                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 35190.053270                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 26213.242314                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 26213.242314                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  5850.782362                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  5850.782362                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 23472.995796                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 23472.995796                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 23472.995796                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 23472.995796                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          862                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              55                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            36                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     3.127273                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    23.944444                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1694                       # number of writebacks
system.cpu13.dcache.writebacks::total            1694                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       178705                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       178705                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        24298                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        24298                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data        77427                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        77427                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       203003                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       203003                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       203003                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       203003                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       216102                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       216102                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        25449                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        25449                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       467786                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       467786                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data       118610                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total       118610                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       241551                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       241551                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       241551                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       241551                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   3776900957                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   3776900957                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   1065134299                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   1065134299                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data  10893314074                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total  10893314074                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data    572076704                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    572076704                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data   1287279755                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total   1287279755                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4842035256                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4842035256                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4842035256                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4842035256                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.071959                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.071959                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.011846                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.011846                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.656897                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.656897                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.982863                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.982863                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046889                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046889                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046889                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046889                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 17477.399362                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 17477.399362                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 41853.679870                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 41853.679870                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 23286.960435                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23286.960435                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  4823.174302                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  4823.174302                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 20045.602196                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 20045.602196                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 20045.602196                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 20045.602196                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3450                       # number of replacements
system.cpu13.icache.tags.tagsinuse         419.473057                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           3258479                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            3879                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          840.030678                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   419.473057                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.819283                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.819283                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         6528802                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        6528802                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      3258479                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       3258479                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      3258479                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        3258479                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      3258479                       # number of overall hits
system.cpu13.icache.overall_hits::total       3258479                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         3982                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         3982                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         3982                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         3982                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         3982                       # number of overall misses
system.cpu13.icache.overall_misses::total         3982                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     62261494                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     62261494                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     62261494                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     62261494                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     62261494                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     62261494                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      3262461                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      3262461                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      3262461                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      3262461                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      3262461                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      3262461                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001221                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001221                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001221                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001221                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001221                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001221                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15635.734304                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15635.734304                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15635.734304                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15635.734304                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15635.734304                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15635.734304                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          102                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          102                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          102                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         3880                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         3880                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         3880                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         3880                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         3880                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         3880                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     50137506                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     50137506                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     50137506                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     50137506                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     50137506                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     50137506                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001189                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001189                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001189                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001189                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 12922.037629                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 12922.037629                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 12922.037629                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 12922.037629                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 12922.037629                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 12922.037629                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               6546127                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         4671067                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          586333                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            4799156                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               4331120                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           90.247535                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                716635                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect           186140                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       39985238                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles          3862008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     30223185                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   6546127                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          5047755                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    35501811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles               1239070                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         1376                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 3379879                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes               81029                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         39984731                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.797931                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.224917                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               27216798     68.07%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                1267181      3.17%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                3864397      9.66%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                7636355     19.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           39984731                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.163714                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.755859                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                3298616                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            28033697                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 6970046                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles             1063829                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles               618543                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             481482                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                1286                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             20638045                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1799                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles               618543                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                4170570                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                365259                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     27085959                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 7152962                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              591438                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             18920367                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 7420                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.SQFullEvents                    6                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          22605423                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            87489749                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       20890658                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            16280911                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                6324506                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts           813911                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts       813803                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 2606882                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            4323452                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2190344                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1329946                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores        1118617                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 16644762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded           1045602                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                16045558                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           29345                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       3983696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined      7931028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       265878                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     39984731                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.401292                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.839690                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          30824179     77.09%     77.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           4683437     11.71%     88.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           2069224      5.18%     93.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           2407891      6.02%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      39984731                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            10098127     62.93%     62.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               4098      0.03%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.96% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            4014816     25.02%     87.98% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           1928517     12.02%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             16045558                       # Type of FU issued
system.cpu14.iq.rate                         0.401287                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         72105192                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        21676938                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     15337016                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             16045558                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        1041981                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       849334                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         4018                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       340874                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        11219                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles               618543                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                254451                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              430951                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          17700030                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          451262                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             4323452                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2190344                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts           807343                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 3055                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         4018                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       459503                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect       144224                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts             603727                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            15632268                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             3956499                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          413290                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        9666                       # number of nop insts executed
system.cpu14.iew.exec_refs                    5871036                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                3473574                       # Number of branches executed
system.cpu14.iew.exec_stores                  1914537                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.390951                       # Inst execution rate
system.cpu14.iew.wb_sent                     15377740                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    15337016                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 7950508                       # num instructions producing a value
system.cpu14.iew.wb_consumers                10240970                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.383567                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.776343                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       3985005                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls        779723                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          585341                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     39179399                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.350066                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.000946                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     32092930     81.91%     81.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      4581914     11.69%     93.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       915291      2.34%     95.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       292959      0.75%     96.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       463117      1.18%     97.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       604744      1.54%     99.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       111175      0.28%     99.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        57388      0.15%     99.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        59881      0.15%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     39179399                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           13381411                       # Number of instructions committed
system.cpu14.commit.committedOps             13715375                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      5323586                       # Number of memory references committed
system.cpu14.commit.loads                     3474117                       # Number of loads committed
system.cpu14.commit.membars                    175091                       # Number of memory barriers committed
system.cpu14.commit.branches                  3110254                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                10899792                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              67725                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        8387749     61.16%     61.16% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          4040      0.03%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.19% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       3474117     25.33%     86.52% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      1849469     13.48%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        13715375                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               59881                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   56409748                       # The number of ROB reads
system.cpu14.rob.rob_writes                  36224893                       # The number of ROB writes
system.cpu14.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      46473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  13372701                       # Number of Instructions Simulated
system.cpu14.committedOps                    13706665                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.990064                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.990064                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.334441                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.334441                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               16135159                       # number of integer regfile reads
system.cpu14.int_regfile_writes               7982344                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                59577627                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                9911649                       # number of cc regfile writes
system.cpu14.misc_regfile_reads              10146740                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              2361747                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           17736                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         457.023494                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           2831895                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           18224                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          155.393712                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   457.023494                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.892624                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.892624                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         9454480                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        9454480                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1759600                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1759600                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      1224186                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1224186                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data       175515                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       175515                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         2006                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         2006                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      2983786                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        2983786                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      2983786                       # number of overall hits
system.cpu14.dcache.overall_hits::total       2983786                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       406073                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       406073                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        51429                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        51429                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       574356                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       574356                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data       126012                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       126012                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       457502                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       457502                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       457502                       # number of overall misses
system.cpu14.dcache.overall_misses::total       457502                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8886657713                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8886657713                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   1793559114                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   1793559114                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data  15042236831                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total  15042236831                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data    709892307                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    709892307                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data   1642171236                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total   1642171236                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  10680216827                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  10680216827                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  10680216827                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  10680216827                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2165673                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2165673                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      1275615                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1275615                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data       749871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       749871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data       128018                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       128018                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      3441288                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      3441288                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      3441288                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      3441288                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.187504                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.187504                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.040317                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.040317                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.765940                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.765940                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.984330                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.984330                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.132945                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.132945                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.132945                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.132945                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 21884.384613                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 21884.384613                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 34874.469929                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 34874.469929                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 26189.744394                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 26189.744394                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  5633.529402                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  5633.529402                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 23344.634181                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 23344.634181                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 23344.634181                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 23344.634181                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          718                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              52                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            28                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     3.576923                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    25.642857                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         1934                       # number of writebacks
system.cpu14.dcache.writebacks::total            1934                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       181373                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       181373                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        25011                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        25011                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data        80631                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        80631                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       206384                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       206384                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       206384                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       206384                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       224700                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       224700                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        26418                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        26418                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       493725                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       493725                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data       126012                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total       126012                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       251118                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       251118                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       251118                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       251118                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   3941318596                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   3941318596                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   1085301774                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   1085301774                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data  11467363578                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total  11467363578                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data    589313693                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    589313693                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data   1387556764                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total   1387556764                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   5026620370                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   5026620370                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   5026620370                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   5026620370                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.103755                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.103755                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.020710                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.020710                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.658413                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.658413                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.984330                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.984330                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.072972                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.072972                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.072972                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.072972                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 17540.358683                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 17540.358683                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 41081.905292                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 41081.905292                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 23226.216169                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23226.216169                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  4676.647407                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  4676.647407                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20016.965610                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20016.965610                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20016.965610                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20016.965610                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            2469                       # number of replacements
system.cpu14.icache.tags.tagsinuse         412.540898                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           3376867                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            2888                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1169.275277                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   412.540898                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.805744                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.805744                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         6762646                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        6762646                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      3376867                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3376867                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      3376867                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3376867                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      3376867                       # number of overall hits
system.cpu14.icache.overall_hits::total       3376867                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         3012                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3012                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         3012                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3012                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         3012                       # number of overall misses
system.cpu14.icache.overall_misses::total         3012                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     47033474                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     47033474                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     47033474                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     47033474                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     47033474                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     47033474                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      3379879                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3379879                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      3379879                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3379879                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      3379879                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3379879                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000891                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000891                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000891                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000891                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15615.363214                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15615.363214                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15615.363214                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15615.363214                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15615.363214                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15615.363214                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          124                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          124                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          124                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         2888                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         2888                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         2888                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         2888                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         2888                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         2888                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     37496520                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     37496520                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     37496520                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     37496520                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     37496520                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     37496520                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000854                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000854                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000854                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000854                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 12983.559557                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 12983.559557                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 12983.559557                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 12983.559557                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 12983.559557                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 12983.559557                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               7103384                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         5095913                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          614841                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            5213000                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               4735578                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           90.841703                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                765089                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect           189237                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       39985017                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles          4121962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     32680438                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   7103384                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          5500667                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    35208623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles               1307078                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          384                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 3594438                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes               89171                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         39984509                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.862176                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.251393                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               26214335     65.56%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                1295070      3.24%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                4246694     10.62%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                8228410     20.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           39984509                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.177651                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.817317                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                3447177                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            26987852                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 7886441                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             1010566                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles               652473                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             522075                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                1353                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             22788758                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1970                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles               652473                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                4326994                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                393064                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     26049244                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 8006102                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              556632                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             21019587                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                 7110                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.SQFullEvents                    8                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          24676256                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            97172813                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       23206338                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            17986919                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                6689331                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts           786111                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts       786255                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 2561219                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            5065167                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           2535233                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         1689818                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores        1520584                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 18678657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded           1021863                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                17982497                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           28221                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       4205280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined      8422475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved       271072                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     39984509                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.449737                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.891607                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          30077549     75.22%     75.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           4701424     11.76%     86.98% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           2335535      5.84%     92.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           2870001      7.18%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      39984509                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            10965959     60.98%     60.98% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               4190      0.02%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.00% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            4754071     26.44%     87.44% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           2258277     12.56%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             17982497                       # Type of FU issued
system.cpu15.iq.rate                         0.449731                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         75977724                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        23908483                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     17218244                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             17982497                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        1401279                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       891246                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         3851                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       356267                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        12374                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles               652473                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                276947                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              423471                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          19711703                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          486884                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             5065167                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            2535233                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts           779149                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 3297                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  12                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         3851                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       482444                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect       150917                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts             633361                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            17546311                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             4689014                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          436186                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       11183                       # number of nop insts executed
system.cpu15.iew.exec_refs                    6932597                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                3857612                       # Number of branches executed
system.cpu15.iew.exec_stores                  2243583                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.438822                       # Inst execution rate
system.cpu15.iew.wb_sent                     17265621                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    17218244                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 9055039                       # num instructions producing a value
system.cpu15.iew.wb_consumers                11379003                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.430617                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.795767                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       4206736                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls        750790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          613775                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     39133711                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.396214                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.069563                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     31462832     80.40%     80.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      4741860     12.12%     92.52% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       996565      2.55%     95.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       334115      0.85%     95.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       614019      1.57%     97.48% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       761675      1.95%     99.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       112318      0.29%     99.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        52977      0.14%     99.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        57350      0.15%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     39133711                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           15161234                       # Number of instructions committed
system.cpu15.commit.committedOps             15505333                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      6352885                       # Number of memory references committed
system.cpu15.commit.loads                     4173920                       # Number of loads committed
system.cpu15.commit.membars                    177267                       # Number of memory barriers committed
system.cpu15.commit.branches                  3466945                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                12339782                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              70776                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        9148310     59.00%     59.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          4138      0.03%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.03% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       4173920     26.92%     85.95% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      2178965     14.05%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        15505333                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               57350                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   58306065                       # The number of ROB reads
system.cpu15.rob.rob_writes                  40295394                       # The number of ROB writes
system.cpu15.timesIdled                           204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      46694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  15151138                       # Number of Instructions Simulated
system.cpu15.committedOps                    15495237                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.639077                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.639077                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.378920                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.378920                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               18301131                       # number of integer regfile reads
system.cpu15.int_regfile_writes               8776383                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                67325829                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               10949267                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              11196739                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              2203329                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           16722                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         458.006803                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           3962888                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           17191                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          230.521087                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   458.006803                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.894545                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.894545                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        10852040                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       10852040                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      2164632                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       2164632                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      1590440                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      1590440                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data       173765                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       173765                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         3378                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         3378                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      3755072                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        3755072                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      3755072                       # number of overall hits
system.cpu15.dcache.overall_hits::total       3755072                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       416012                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       416012                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        51333                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        51333                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       538110                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       538110                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data       108077                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       108077                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       467345                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       467345                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       467345                       # number of overall misses
system.cpu15.dcache.overall_misses::total       467345                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   9234254316                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   9234254316                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   1821026249                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   1821026249                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data  14633958374                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total  14633958374                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data    729699281                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    729699281                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data   1316970255                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total   1316970255                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  11055280565                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  11055280565                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  11055280565                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  11055280565                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2580644                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2580644                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      1641773                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      1641773                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data       711875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       711875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data       111455                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       111455                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      4222417                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      4222417                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      4222417                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      4222417                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.161205                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.161205                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.031267                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.031267                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.755905                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.755905                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.969692                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.969692                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.110682                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.110682                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.110682                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.110682                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 22197.086421                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 22197.086421                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 35474.767674                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 35474.767674                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 27195.105785                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 27195.105785                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  6751.661140                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  6751.661140                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 23655.501963                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 23655.501963                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 23655.501963                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 23655.501963                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          911                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            35                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     8.333333                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    26.028571                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1791                       # number of writebacks
system.cpu15.dcache.writebacks::total            1791                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       186492                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       186492                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        25045                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        25045                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data        82326                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        82326                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       211537                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       211537                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       211537                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       211537                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       229520                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       229520                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        26288                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        26288                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       455784                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       455784                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data       108077                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total       108077                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       255808                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       255808                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       255808                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       255808                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4098713999                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4098713999                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   1126229322                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   1126229322                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data  11166920660                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total  11166920660                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data    594870219                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    594870219                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data   1130309245                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total   1130309245                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   5224943321                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   5224943321                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   5224943321                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   5224943321                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.088939                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.088939                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.016012                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.016012                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.640258                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.640258                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.969692                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.969692                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.060583                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.060583                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.060583                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.060583                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 17857.764025                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 17857.764025                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 42841.955341                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 42841.955341                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 24500.466581                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24500.466581                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  5504.133340                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  5504.133340                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20425.253788                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20425.253788                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20425.253788                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20425.253788                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            4189                       # number of replacements
system.cpu15.icache.tags.tagsinuse         423.926569                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           3589722                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4624                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          776.323962                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   423.926569                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.827982                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.827982                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         7193500                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        7193500                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      3589722                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       3589722                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      3589722                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        3589722                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      3589722                       # number of overall hits
system.cpu15.icache.overall_hits::total       3589722                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4716                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4716                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4716                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4716                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4716                       # number of overall misses
system.cpu15.icache.overall_misses::total         4716                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     75217477                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     75217477                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     75217477                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     75217477                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     75217477                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     75217477                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      3594438                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      3594438                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      3594438                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      3594438                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      3594438                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      3594438                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001312                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001312                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001312                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001312                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001312                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001312                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15949.422604                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15949.422604                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15949.422604                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15949.422604                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15949.422604                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15949.422604                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           92                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           92                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           92                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4624                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4624                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4624                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4624                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4624                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4624                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     60877016                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     60877016                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     60877016                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     60877016                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     60877016                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     60877016                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001286                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001286                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001286                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001286                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13165.444637                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13165.444637                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13165.444637                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13165.444637                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13165.444637                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13165.444637                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups               8607490                       # Number of BP lookups
system.cpu16.branchPred.condPredicted         7309597                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          373833                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups            7413383                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits               7145376                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           96.384822                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                489298                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect           120619                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       39984833                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles          2639711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     41411368                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                   8607490                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches          7634674                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    36943353                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                797354                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles          552                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                 2318510                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes               54581                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         39982294                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            1.068257                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.281607                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               22156665     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                2347637      5.87%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                6070244     15.18%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                9407748     23.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           39982294                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.215269                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      1.035677                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                3880900                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            23289366                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                 8430249                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             3984034                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles               397745                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             358789                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                1106                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             35582720                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1725                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles               397745                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                6077063                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                341434                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     17634984                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                10208861                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles             5322207                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             34511910                       # Number of instructions processed by rename
system.cpu16.rename.IQFullEvents              3300610                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.SQFullEvents                   10                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          36955740                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           163241016                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       40178503                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            32613810                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                4341916                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts           511276                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts       511329                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 8718517                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads           11504924                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           5802853                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         5147874                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        5027946                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 33023848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded            655679                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                32436169                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued           87141                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       2816305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined      5986274                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved       158288                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     39982294                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.811263                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.891659                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          19980940     49.97%     49.97% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1           7964867     19.92%     69.90% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2          11638159     29.11%     99.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            398328      1.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      39982294                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                617928      3.20%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%      3.20% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead             15179357     78.70%     81.91% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite             3490020     18.09%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu            15538169     47.90%     47.90% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               3903      0.01%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.92% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead           11280214     34.78%     82.69% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           5613883     17.31%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             32436169                       # Type of FU issued
system.cpu16.iq.rate                         0.811212                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                  19287305                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.594623                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads        124229078                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        36497235                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     31971521                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             51723474                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        4962391                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads       583355                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation         1406                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       257259                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        12479                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles               397745                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                257843                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              272789                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          33687185                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts          264906                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts            11504924                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            5802853                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts           506638                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 3048                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents         1406                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       296330                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect        93110                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             389440                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            32136078                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts            11222376                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          300091                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                        7658                       # number of nop insts executed
system.cpu16.iew.exec_refs                   16825875                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                6628585                       # Number of branches executed
system.cpu16.iew.exec_stores                  5603499                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.803707                       # Inst execution rate
system.cpu16.iew.wb_sent                     32006084                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    31971521                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                18390024                       # num instructions producing a value
system.cpu16.iew.wb_consumers                20286485                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.799591                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.906516                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       2817348                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls        497390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          372901                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     39430611                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.782893                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.230266                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     22536328     57.15%     57.15% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     10746650     27.25%     84.41% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      2292664      5.81%     90.22% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       239914      0.61%     90.83% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4      3465398      8.79%     99.62% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        45998      0.12%     99.74% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        40344      0.10%     99.84% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        21947      0.06%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        41368      0.10%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     39430611                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           30553811                       # Number of instructions committed
system.cpu16.commit.committedOps             30869939                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                     16467160                       # Number of memory references committed
system.cpu16.commit.loads                    10921567                       # Number of loads committed
system.cpu16.commit.membars                    110662                       # Number of memory barriers committed
system.cpu16.commit.branches                  6383665                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                24708570                       # Number of committed integer instructions.
system.cpu16.commit.function_calls              62506                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu       14399021     46.64%     46.64% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          3758      0.01%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.66% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead      10921567     35.38%     82.04% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      5545593     17.96%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        30869939                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               41368                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                   72770523                       # The number of ROB reads
system.cpu16.rob.rob_writes                  67936113                       # The number of ROB writes
system.cpu16.timesIdled                           254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      46878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  30547084                       # Number of Instructions Simulated
system.cpu16.committedOps                    30863212                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.308957                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.308957                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.763967                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.763967                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               36805729                       # number of integer regfile reads
system.cpu16.int_regfile_writes              14151342                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads               130687325                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               19555287                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              20642243                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              1491960                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           16056                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         447.375745                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs          10885884                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           16528                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          658.632865                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   447.375745                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.873781                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.873781                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        23596531                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       23596531                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      5517091                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       5517091                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      5134649                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      5134649                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data        98820                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        98820                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data         3010                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total         3010                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data     10651740                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total       10651740                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data     10651740                       # number of overall hits
system.cpu16.dcache.overall_hits::total      10651740                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       274960                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       274960                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        47054                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        47054                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       361560                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       361560                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data        93440                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        93440                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       322014                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       322014                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       322014                       # number of overall misses
system.cpu16.dcache.overall_misses::total       322014                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   6242414984                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   6242414984                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   1689357551                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   1689357551                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data   9157397210                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   9157397210                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data    591483514                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    591483514                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data   1257406705                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total   1257406705                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   7931772535                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   7931772535                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   7931772535                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   7931772535                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      5792051                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      5792051                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      5181703                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      5181703                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       460380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       460380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data        96450                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        96450                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data     10973754                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total     10973754                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data     10973754                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total     10973754                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.047472                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.047472                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.009081                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.009081                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.785351                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.785351                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.968792                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.968792                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.029344                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.029344                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.029344                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.029344                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 22702.993104                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 22702.993104                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 35902.527968                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 35902.527968                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 25327.462136                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 25327.462136                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  6330.088977                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  6330.088977                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 24631.763013                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 24631.763013                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 24631.763013                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 24631.763013                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          628                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            22                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    28.545455                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         1631                       # number of writebacks
system.cpu16.dcache.writebacks::total            1631                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data       129367                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       129367                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        23498                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        23498                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data        45062                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        45062                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data       152865                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       152865                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data       152865                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       152865                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data       145593                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       145593                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        23556                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        23556                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       316498                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       316498                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data        93440                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        93440                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data       169149                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       169149                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data       169149                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       169149                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   2455266289                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   2455266289                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data   1059045306                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   1059045306                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data   7106437765                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total   7106437765                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data    500485486                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    500485486                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data   1070870295                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total   1070870295                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   3514311595                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   3514311595                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   3514311595                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   3514311595                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.025137                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.025137                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.004546                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.004546                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.687471                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.687471                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.968792                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.968792                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.015414                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.015414                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.015414                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.015414                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 16863.903409                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 16863.903409                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 44958.622262                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 44958.622262                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 22453.341775                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22453.341775                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  5356.223095                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  5356.223095                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 20776.425489                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 20776.425489                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 20776.425489                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 20776.425489                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            2330                       # number of replacements
system.cpu16.icache.tags.tagsinuse         400.970801                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs           2315672                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            2737                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          846.062112                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   400.970801                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.783146                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.783146                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses         4639758                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses        4639758                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst      2315672                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total       2315672                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst      2315672                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total        2315672                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst      2315672                       # number of overall hits
system.cpu16.icache.overall_hits::total       2315672                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         2838                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         2838                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         2838                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         2838                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         2838                       # number of overall misses
system.cpu16.icache.overall_misses::total         2838                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     49215944                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     49215944                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     49215944                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     49215944                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     49215944                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     49215944                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst      2318510                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total      2318510                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst      2318510                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total      2318510                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst      2318510                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total      2318510                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.001224                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.001224                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.001224                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.001224                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.001224                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.001224                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 17341.770261                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 17341.770261                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 17341.770261                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 17341.770261                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 17341.770261                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 17341.770261                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          100                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          100                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          100                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         2738                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         2738                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         2738                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         2738                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         2738                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         2738                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     39874038                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     39874038                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     39874038                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     39874038                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     39874038                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     39874038                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.001181                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.001181                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.001181                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.001181                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 14563.198685                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 14563.198685                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 14563.198685                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 14563.198685                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 14563.198685                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 14563.198685                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     40373                       # number of replacements
system.l2.tags.tagsinuse                  4899.655079                       # Cycle average of tags in use
system.l2.tags.total_refs                      291422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.361815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2513.921526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      326.838938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       79.208917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       90.458232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      101.440911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       21.417155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       90.809700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        8.815661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      103.546857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       42.468044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       80.827201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       51.040789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       93.632867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       29.692226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       88.928578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       26.388628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       82.540288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst       17.961519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       82.292598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       13.953892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       90.200186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       15.935563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       98.934388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst       23.122896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       99.258173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       15.756024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       91.255547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       10.470571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       83.593286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst       15.942109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       74.360591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       32.123665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      102.028287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst      101.865512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       98.623756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.001548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.001386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.001580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.001233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.001357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.001259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.001256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.001376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.001510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.001515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.001392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.001276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.001135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.001557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.001505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.074763                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4728                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.082932                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    771619                       # Number of tag accesses
system.l2.tags.data_accesses                   771619                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 60                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               2494                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              13051                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               3390                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              11476                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               4379                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              13083                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               2634                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              13844                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               4057                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              13108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               3695                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              13654                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               3961                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              14046                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               3755                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              13102                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               2877                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              14289                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               4051                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              13880                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               4627                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              13267                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               4264                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              14798                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               3868                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              12017                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               2870                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              13555                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               4588                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              12406                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               2622                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              12689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  270481                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30563                       # number of Writeback hits
system.l2.Writeback_hits::total                 30563                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu01.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu16.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  343                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data               20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   190                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  67                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2494                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               13053                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                3390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               11493                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                4379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               13085                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                2634                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               13857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                4057                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               13116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                3695                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               13665                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                3961                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               14050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                3755                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               13148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2877                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               14308                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                4051                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               13887                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                4627                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               13276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                4264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               14807                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                3868                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               12024                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2870                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               13562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                4588                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               12408                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                2622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               12709                       # number of demand (read+write) hits
system.l2.demand_hits::total                   270671                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 24                       # number of overall hits
system.l2.overall_hits::cpu00.data                 67                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2494                       # number of overall hits
system.l2.overall_hits::cpu01.data              13053                       # number of overall hits
system.l2.overall_hits::cpu02.inst               3390                       # number of overall hits
system.l2.overall_hits::cpu02.data              11493                       # number of overall hits
system.l2.overall_hits::cpu03.inst               4379                       # number of overall hits
system.l2.overall_hits::cpu03.data              13085                       # number of overall hits
system.l2.overall_hits::cpu04.inst               2634                       # number of overall hits
system.l2.overall_hits::cpu04.data              13857                       # number of overall hits
system.l2.overall_hits::cpu05.inst               4057                       # number of overall hits
system.l2.overall_hits::cpu05.data              13116                       # number of overall hits
system.l2.overall_hits::cpu06.inst               3695                       # number of overall hits
system.l2.overall_hits::cpu06.data              13665                       # number of overall hits
system.l2.overall_hits::cpu07.inst               3961                       # number of overall hits
system.l2.overall_hits::cpu07.data              14050                       # number of overall hits
system.l2.overall_hits::cpu08.inst               3755                       # number of overall hits
system.l2.overall_hits::cpu08.data              13148                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2877                       # number of overall hits
system.l2.overall_hits::cpu09.data              14308                       # number of overall hits
system.l2.overall_hits::cpu10.inst               4051                       # number of overall hits
system.l2.overall_hits::cpu10.data              13887                       # number of overall hits
system.l2.overall_hits::cpu11.inst               4627                       # number of overall hits
system.l2.overall_hits::cpu11.data              13276                       # number of overall hits
system.l2.overall_hits::cpu12.inst               4264                       # number of overall hits
system.l2.overall_hits::cpu12.data              14807                       # number of overall hits
system.l2.overall_hits::cpu13.inst               3868                       # number of overall hits
system.l2.overall_hits::cpu13.data              12024                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2870                       # number of overall hits
system.l2.overall_hits::cpu14.data              13562                       # number of overall hits
system.l2.overall_hits::cpu15.inst               4588                       # number of overall hits
system.l2.overall_hits::cpu15.data              12408                       # number of overall hits
system.l2.overall_hits::cpu16.inst               2622                       # number of overall hits
system.l2.overall_hits::cpu16.data              12709                       # number of overall hits
system.l2.overall_hits::total                  270671                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              328                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data               95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              135                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             2844                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               41                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             2429                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               44                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             2647                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               94                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             2187                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               56                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             2018                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               45                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             1963                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             2051                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             1946                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             2213                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             2271                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             2237                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst               30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             2338                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             1783                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             1854                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             2683                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst              115                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             2019                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 36644                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data         17744                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data         13499                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data         16986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data         15362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data         14846                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data         16238                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         16602                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         15189                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         17680                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         15893                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         15208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         16910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         15757                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data         16153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data         16753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data         15262                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             256084                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data         8141                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data         6547                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data         7552                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data         7538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data         7275                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data         7860                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data         8061                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data         7436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data         8409                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data         7836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data         8114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data         8081                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data         7550                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data         7927                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data         7626                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data         7073                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           123026                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3951                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               328                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1078                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              3061                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              2616                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              2851                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              2378                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              2189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              2120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              2238                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              2113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              2403                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              2458                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              2421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              2522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              1962                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              2029                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              2881                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst               115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              2209                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40595                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              328                       # number of overall misses
system.l2.overall_misses::cpu00.data             1078                       # number of overall misses
system.l2.overall_misses::cpu01.inst              135                       # number of overall misses
system.l2.overall_misses::cpu01.data             3061                       # number of overall misses
system.l2.overall_misses::cpu02.inst               41                       # number of overall misses
system.l2.overall_misses::cpu02.data             2616                       # number of overall misses
system.l2.overall_misses::cpu03.inst               44                       # number of overall misses
system.l2.overall_misses::cpu03.data             2851                       # number of overall misses
system.l2.overall_misses::cpu04.inst               94                       # number of overall misses
system.l2.overall_misses::cpu04.data             2378                       # number of overall misses
system.l2.overall_misses::cpu05.inst               56                       # number of overall misses
system.l2.overall_misses::cpu05.data             2189                       # number of overall misses
system.l2.overall_misses::cpu06.inst               45                       # number of overall misses
system.l2.overall_misses::cpu06.data             2120                       # number of overall misses
system.l2.overall_misses::cpu07.inst               27                       # number of overall misses
system.l2.overall_misses::cpu07.data             2238                       # number of overall misses
system.l2.overall_misses::cpu08.inst               23                       # number of overall misses
system.l2.overall_misses::cpu08.data             2113                       # number of overall misses
system.l2.overall_misses::cpu09.inst               15                       # number of overall misses
system.l2.overall_misses::cpu09.data             2403                       # number of overall misses
system.l2.overall_misses::cpu10.inst               20                       # number of overall misses
system.l2.overall_misses::cpu10.data             2458                       # number of overall misses
system.l2.overall_misses::cpu11.inst               28                       # number of overall misses
system.l2.overall_misses::cpu11.data             2421                       # number of overall misses
system.l2.overall_misses::cpu12.inst               30                       # number of overall misses
system.l2.overall_misses::cpu12.data             2522                       # number of overall misses
system.l2.overall_misses::cpu13.inst               11                       # number of overall misses
system.l2.overall_misses::cpu13.data             1962                       # number of overall misses
system.l2.overall_misses::cpu14.inst               18                       # number of overall misses
system.l2.overall_misses::cpu14.data             2029                       # number of overall misses
system.l2.overall_misses::cpu15.inst               36                       # number of overall misses
system.l2.overall_misses::cpu15.data             2881                       # number of overall misses
system.l2.overall_misses::cpu16.inst              115                       # number of overall misses
system.l2.overall_misses::cpu16.data             2209                       # number of overall misses
system.l2.overall_misses::total                 40595                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     17543500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      7074000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    150571000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2133000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    128642500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2248000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    140183500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4841000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    115795500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      3004000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data    106899000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      2356500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data    103967500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1478500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data    108620000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1158500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data    103061500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       807500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data    117182500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1008000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data    120243500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst      1449500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data    118466000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst      1527000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    123817500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       581500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data     94427500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       924500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data     98195500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1871000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data    142091000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      6011000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data    106868000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1940198000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        52500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       370500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data       582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data       159000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu16.data       158500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1058500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     52332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11865500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10329999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11054499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10355498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9212499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      8459499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10045499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      8970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10260999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9879500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10622499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data     10191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     212616991                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     17543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     57481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      7074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    162436500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    138972499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    151237999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    126150998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    116111499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      2356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    112426999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data    118665499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data    112031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    127443499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    130321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    128359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      1527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    133697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data    104041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    107649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    152713499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      6011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data    117059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2152814991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     17543500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     57481000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      7074000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    162436500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2133000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    138972499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2248000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    151237999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4841000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    126150998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3004000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    116111499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      2356500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    112426999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1478500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data    118665499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1158500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data    112031500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       807500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    127443499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1008000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    130321000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1449500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    128359000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      1527000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    133697000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       581500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data    104041000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       924500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    107649500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1871000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    152713499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      6011000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data    117059000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2152814991                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           2629                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          15895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           3431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          13905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           4423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          15730                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           2728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          16031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           4113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          15126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           3740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          15617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           3988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          16097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           3778                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          15048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           2892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          16502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           4071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          16151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           4655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          15504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           4294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          17136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           3879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          13800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           2888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          15409                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           4624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          15089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           2737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          14708                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              307125                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30563                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30563                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data        17771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data        13517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data        17015                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data        15380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data        14860                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data        16256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        16619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        15203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        17701                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        15918                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        15235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        16934                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        15783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data        16174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data        16780                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data        15279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           256427                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data         8143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data         6549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data         7552                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data         7538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data         7275                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data         7860                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data         8061                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data         7436                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data         8410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data         7840                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data         8114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data         8081                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data         7550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data         7927                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data         7626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data         7073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         123035                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4141                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            1145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            2629                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           16114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           14109                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            4423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           15936                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            2728                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           16235                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            4113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           15305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3740                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           15785                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           16288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            3778                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           15261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            2892                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           16711                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            4071                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           16345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            4655                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           15697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4294                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           17329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            3879                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           13986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            2888                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           15591                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4624                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           15289                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            2737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           14918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               311266                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           1145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           2629                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          16114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          14109                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           4423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          15936                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           2728                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          16235                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           4113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          15305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3740                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          15785                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          16288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           3778                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          15261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           2892                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          16711                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           4071                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          16345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           4655                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          15697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4294                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          17329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           3879                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          13986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           2888                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          15591                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4624                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          15289                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           2737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          14918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              311266                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.612903                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.051350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.178924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.011950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.174685                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.009948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.168277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.034457                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.136423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.013615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.133413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.012032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.125696                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.006770                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.127415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.006088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.129320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.005187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.134105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.004913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.140610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.006015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.144285                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.006986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.136438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.002836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.129203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.006233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.120319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.007785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.177812                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.042017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.137272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.119313                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.998481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.998668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.998296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.998830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.999058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.998893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.998977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.999079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.998814                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.998429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.998228                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.998583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.998353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.998702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.998391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data     0.998887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998662                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.999695                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.999881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.999490                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999927                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.992929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.990868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.990291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.936275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.955307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.934524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.979058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.784038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.909091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.963918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.953368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.953368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.962366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.961538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.990000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.904762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954117                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.941485                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.051350                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.189959                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.011950                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.185414                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.009948                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.178903                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.034457                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.146474                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.013615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.143025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.012032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.134305                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.006770                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.137402                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.006088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.138458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.005187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.143797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.004913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.150382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.006015                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.154233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.006986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.145536                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.002836                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.140283                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.006233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.130139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.007785                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.188436                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.042017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.148076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130419                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.941485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.051350                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.189959                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.011950                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.185414                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.009948                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.178903                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.034457                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.146474                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.013615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.143025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.012032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.134305                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.006770                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.137402                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.006088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.138458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.005187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.143797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.004913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.150382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.006015                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.154233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.006986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.145536                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.002836                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.140283                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.006233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.130139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.007785                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.188436                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.042017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.148076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130419                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53486.280488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst        52400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52943.389592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 52024.390244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52961.095101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 51090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52959.387986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst        51500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52947.187929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 53642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52972.745292                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 52366.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52963.576159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 54759.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52959.531936                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 50369.565217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52960.688592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 53833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52951.875282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        50400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52947.380009                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 51767.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52957.532409                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        50900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52958.725406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 52863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52959.899047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 51361.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52964.131607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 51972.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52959.746552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 52269.565217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52931.154037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52947.221919                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data     3.450072                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data     3.569985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     3.263949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data     3.134240                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     3.133767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data     6.945354                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     1.446791                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data    71.489989                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data    16.190622                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data    20.290965                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data     6.558594                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu16.data    22.409162                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     8.603872                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53237.029502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 54679.723502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 55240.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 54188.720588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 54217.267016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 53874.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53882.159236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 53719.245989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 53712.574850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 54005.257895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 53890.374332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 53766.304348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53692.934783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53706.703911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 54022.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 53648.984848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53636.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53813.462668                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53486.280488                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53321.892393                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst        52400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53066.481542                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 52024.390244                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53124.043960                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 51090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53047.351456                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst        51500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53049.200168                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 53642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53043.169941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 52366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 53031.603302                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 54759.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53023.011171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 50369.565217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53020.113583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 53833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 53035.163962                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        50400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53019.121237                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 51767.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53019.000413                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        50900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 53012.291832                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 52863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 53028.032620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 51361.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 53055.446033                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 51972.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53007.115238                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 52269.565217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 52991.851517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53031.530755                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53486.280488                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53321.892393                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst        52400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53066.481542                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 52024.390244                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53124.043960                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 51090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53047.351456                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst        51500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53049.200168                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 53642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53043.169941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 52366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 53031.603302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 54759.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53023.011171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 50369.565217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53020.113583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 53833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 53035.163962                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        50400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53019.121237                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 51767.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53019.000413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        50900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 53012.291832                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 52863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 53028.032620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 51361.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 53055.446033                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 51972.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53007.115238                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 52269.565217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 52991.851517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53031.530755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                207                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                1                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        26                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       7.961538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5690                       # number of writebacks
system.l2.writebacks::total                      5690                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                216                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 216                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                216                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           91                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         2841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         2428                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         2647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         2187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         2018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         1961                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         2051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         1946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         2213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         2271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         2237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         2337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         1783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         1854                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         2683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         2018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            36428                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data        17744                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data        13499                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data        16986                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data        15362                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data        14846                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data        16238                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        16602                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        15189                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        17680                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        15893                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        15208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        16910                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        15757                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data        16153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data        16753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data        15262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        256084                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data         8141                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data         6547                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data         7552                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data         7538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data         7275                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data         7860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data         8061                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data         7436                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data         8409                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data         7836                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data         8114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data         8081                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data         7550                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data         7927                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data         7626                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data         7073                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       123026                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3951                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         3058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         2615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         2851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         2378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         2189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         2118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         2238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         2113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         2403                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         2458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         2421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         2521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         1962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         2029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         2881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         2208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         3058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         2615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         2851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         2378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         2189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         2118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         2238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         2113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         2403                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         2458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         2421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         2521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         1962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         2029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         2881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         2208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40379                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     13434000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      3643500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      3807000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data    115126000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       915500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data     98377000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       364500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data    107261000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      2088500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data     88599000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      2206000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data     81805500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst      1225000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data     79475500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst      1145000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data     83133500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data     78853000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       587000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data     89681000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       656000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data     92021500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst      1102500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data     90634000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       691000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data     94705500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       445500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data     72261500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       648000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data     75142500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst      1377500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data    108742000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst      4202000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data     81779500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1476906000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        84500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data    724891169                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data    552024664                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data    693901594                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data    627787316                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data    606894779                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data    663694678                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data    678252818                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data    620657563                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data    722328754                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data    649766676                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data    621781092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data    691040277                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data    643918763                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data    659897426                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data    684417800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data    624603097                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10465942966                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    330073040                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    265385666                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    306165562                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    305595101                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    294958575                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    318612591                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    326846995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    301505521                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    340874553                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    317658561                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    328965031                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    327641982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    306099570                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    321383505                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    309162082                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    286743650                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4987671985                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     40059000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      9179500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      8017999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8532499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      7987998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7093499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      6513999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7727499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      6901500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      7905999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      7760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      7614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7602000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      7392000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      7284500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8167499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      7834000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163573491                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     13434000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     43702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      3807000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data    124305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    106394999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       364500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    115793499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2088500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     96586998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     88898999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     85989499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     90860999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     85754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     97586999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     99781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     98248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data    102307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     79653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     82427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1377500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data    116909499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst      4202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data     89613500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1640479491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     13434000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     43702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      3807000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data    124305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    106394999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       364500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    115793499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2088500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     96586998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     88898999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     85989499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     90860999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     85754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     97586999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     99781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1102500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     98248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data    102307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     79653500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     82427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1377500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data    116909499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst      4202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data     89613500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1640479491                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.928977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.554839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.034614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.178735                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.006412                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.174613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.002035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.168277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.136423                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.012886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.133413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.008021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.125568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.006770                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.127415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.005029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.129320                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.004841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.134105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.003930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.140610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.005800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.144285                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.003959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.136380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.002836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.129203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.005540                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.120319                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.007353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.177812                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.037632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.137204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.118610                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.998481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.998668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.998296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.998830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.999058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.998893                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.998977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.999079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.998814                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.998429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.998228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.998583                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.998353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.998702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.998391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data     0.998887                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998662                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.999695                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.999881                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.999490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999927                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.992929                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.990868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.990291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.936275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.955307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.934524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.979058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.784038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.963918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.953368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.953368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.962366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.961538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.990000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.904762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954117                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.928977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.933624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.034614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.189773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.006412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.185343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.002035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.178903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.146474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.012886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.143025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.008021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.134178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.137402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.138458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.004841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.143797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.003930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.150382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.005800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.154233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.003959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.145479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.002836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.140283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.005540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.130139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.007353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.188436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.037632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.148009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.928977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.933624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.034614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.189773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.006412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.185343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.002035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.178903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.146474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.012886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.143025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.008021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.134178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.137402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.138458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.004841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.143797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.003930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.150382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.005800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.154233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.003959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.145479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.002836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.140283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.005540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.130139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.007353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.188436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.037632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.148009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129725                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41082.568807                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42366.279070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 41835.164835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40523.055262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40517.710049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40521.722705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40511.659808                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40537.908821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40528.046915                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40533.154559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40520.554985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40524.627203                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst        41000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40520.255394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40515.869468                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40524.390244                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40528.042625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40529.935275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40530.003727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst 40796.116505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40525.024777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40543.153618                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        42250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40852.748478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40893.745018                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40851.383139                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40866.248926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40879.346558                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40872.932504                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40853.681364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40862.305813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40855.698756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40883.827849                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40885.132299                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40865.776286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40865.568509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40852.932954                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40853.447144                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40925.376556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40869.179511                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40544.532613                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40535.461433                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40540.990731                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40540.607721                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40544.134021                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40535.953053                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40546.705744                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40546.734938                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40536.871566                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40538.356432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40542.892655                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40544.732335                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40542.989404                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40542.892015                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40540.530029                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40540.598049                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40541.608969                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40751.780264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 42301.843318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data        42877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41825.975490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 41821.979058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41482.450292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 41490.439490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41323.524064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41326.347305                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 41610.521053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 41497.326203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41380.434783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 41315.217391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 41296.089385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41625.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41249.994949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41231.578947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41400.529233                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41082.568807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 40881.665108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 41835.164835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40649.280576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40686.424092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40615.047001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40616.904121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40611.694381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40599.385741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40599.195264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40584.240416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40610.486475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst        41000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40594.589097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40581.577860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40582.110274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40598.114169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40624.445540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40579.485942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst 40796.116505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40585.824275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40627.046014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41082.568807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 40881.665108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 41835.164835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40649.280576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 41613.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40686.424092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40615.047001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 40950.980392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40616.904121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 41622.641509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40611.694381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 40833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40599.385741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 42407.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40599.195264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40584.240416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 41928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40610.486475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst        41000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40594.589097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 40833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40581.577860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 40647.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40582.110274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40598.114169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40624.445540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 40514.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40579.485942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst 40796.116505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40585.824275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40627.046014                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               36428                       # Transaction distribution
system.membus.trans_dist::ReadResp              36428                       # Transaction distribution
system.membus.trans_dist::Writeback              5690                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           358558                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         673359                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          379110                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1030                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18152                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3950                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      1512705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1512705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2948352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2948352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           668038                       # Total snoops (count)
system.membus.snoop_fanout::samples           1096024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1096024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1096024                       # Request fanout histogram
system.membus.reqLayer0.occupancy           612890371                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          738285473                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq           10807827                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          10734676                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        73137                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            30563                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          358900                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        673368                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1032267                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq      1161357                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp      1161357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         5259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       896848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         6863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       814388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         8846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       842742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         5456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       906018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         8227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       859731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         7481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       858773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         7977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       883012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       904598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         5784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       894632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         8142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       844148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         9310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       895464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         8588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       872156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         7759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       876331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         5776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       921800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         9248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       871185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         5475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       627095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13890207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       107840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       168256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      1162624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       219584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       997440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       283072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      1142720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       174592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1179072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       263232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      1092736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       239360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1134592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       255232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      1163712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       241792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      1096768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       185088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      1209536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       260544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       297920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      1122112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       274816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      1238336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       248256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      1003520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       184832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      1121600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       295936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      1093120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       175168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      1059136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21877056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12478175                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         13199508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33              13199508    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13199508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6688753883                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1724491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3968928                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1422974564                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           5158469                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1306545205                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          6654927                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1329095689                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4115434                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1452637298                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          6174988                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1364092105                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          5620975                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1356132919                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          5987852                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1393612078                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          5669988                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       1440998399                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          4338992                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       1409234620                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          6110985                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy       1326311120                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          6984986                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy       1419134225                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          6451459                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy       1365427518                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          5823494                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy       1394818211                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          4337980                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy       1468753595                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          6939984                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy       1376738555                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            3.4                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          4116962                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        967214359                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
