$date
	Sun Jan 27 15:13:05 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_top $end
$var reg 4 ! alu_op_i [3:0] $end
$var reg 5 " rs1_i [4:0] $end
$var reg 5 # rs2_i [4:0] $end
$var reg 1 $ rst_n $end
$var reg 32 % wdata_i [31:0] $end
$var reg 1 & wr_en $end
$var reg 5 ' wrs_i [4:0] $end
$var integer 32 ( i [31:0] $end
$scope module cpu_top_inst $end
$var wire 4 ) alu_op_i [3:0] $end
$var wire 32 * mem_read_data [31:0] $end
$var wire 1 $ rst_n $end
$var wire 32 + wdata_i [31:0] $end
$var wire 1 & wr_en $end
$var wire 1 , z_flag_o $end
$var wire 1 - sysclk $end
$var wire 32 . rs2_data [31:0] $end
$var wire 32 / rs1_data [31:0] $end
$var wire 32 0 instruction [31:0] $end
$var wire 32 1 alu_result_o [31:0] $end
$scope module alu_inst $end
$var wire 4 2 alu_op_i [3:0] $end
$var wire 1 , zero_o $end
$var wire 32 3 data2_i [31:0] $end
$var wire 32 4 data1_i [31:0] $end
$var reg 32 5 result_o [31:0] $end
$upscope $end
$scope module clk_gen_inst $end
$var reg 1 - clk $end
$upscope $end
$scope module ifu_inst $end
$var wire 1 - clk $end
$var wire 1 $ rst_n $end
$var wire 32 6 pc [31:0] $end
$var wire 32 7 next_pc [31:0] $end
$var wire 32 8 instruction [31:0] $end
$scope module instruction_memory_inst $end
$var wire 32 9 address [31:0] $end
$var reg 32 : instruction [31:0] $end
$upscope $end
$scope module reg32bit_pc_inst $end
$var wire 1 - clk $end
$var wire 32 ; reg_i [31:0] $end
$var wire 1 $ rst_n $end
$var wire 1 < wr_en $end
$var reg 32 = reg_o [31:0] $end
$upscope $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 - clk $end
$var wire 5 > rs1_i [4:0] $end
$var wire 32 ? rs1_o [31:0] $end
$var wire 5 @ rs2_i [4:0] $end
$var wire 32 A rs2_o [31:0] $end
$var wire 1 $ rst_n $end
$var wire 32 B wdata_i [31:0] $end
$var wire 1 & wr_en $end
$var wire 5 C wrs_i [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 D \qout[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 E \qout[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 F \qout[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 G \qout[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 H \qout[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 I \qout[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 J \qout[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 K \qout[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 L \qout[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 M \qout[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 N \qout[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 O \qout[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 P \qout[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Q \qout[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 R \qout[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 S \qout[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 T \qout[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 U \qout[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 V \qout[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 W \qout[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 X \qout[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Y \qout[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 Z \qout[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 [ \qout[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 \ \qout[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 ] \qout[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 ^ \qout[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 _ \qout[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 ` \qout[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 a \qout[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 b \qout[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module cpu_top_inst $end
$scope module regfile_inst $end
$var reg 32 c \qout[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b1001 C
b0 B
b0 A
b1011 @
b0 ?
b1010 >
b0 =
1<
b1 ;
b1010010110100100000100000 :
b0 9
b1010010110100100000100000 8
b1 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b1010010110100100000100000 0
b0 /
b0 .
0-
1,
b0 +
b0 *
b0 )
b100000 (
b0 '
0&
b0 %
0$
b0 #
b0 "
b0 !
$end
#50
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#100
0-
#150
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#200
0-
#250
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#300
0-
#350
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#400
0-
#450
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#500
0-
1$
#550
b1100 @
b1010011000100100000100000 0
b1010011000100100000100000 8
b1010011000100100000100000 :
b10 7
b10 ;
b1 6
b1 9
b1 =
1-
#600
0-
#650
b1101 @
b1010011010100100000100000 0
b1010011010100100000100000 8
b1010011010100100000100000 :
b11 7
b11 ;
b10 6
b10 9
b10 =
1-
#700
0-
#750
b1011 @
b1100 >
b1100010110100100000100000 0
b1100010110100100000100000 8
b1100010110100100000100000 :
b100 7
b100 ;
b11 6
b11 9
b11 =
1-
#800
0-
#850
b1101 >
b1101010110100100000100000 0
b1101010110100100000100000 8
b1101010110100100000100000 :
b101 7
b101 ;
b100 6
b100 9
b100 =
1-
#900
0-
#950
b11011 @
b1111 >
b1111110110100100000100000 0
b1111110110100100000100000 8
b1111110110100100000100000 :
b110 7
b110 ;
b101 6
b101 9
b101 =
1-
#1000
0-
#1050
b1011 @
b1010 >
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b111 7
b111 ;
b110 6
b110 9
b110 =
1-
#1100
0-
#1150
b11011 @
b1001 >
b1001110110100100000100000 0
b1001110110100100000100000 8
b1001110110100100000100000 :
b1000 7
b1000 ;
b111 6
b111 9
b111 =
1-
#1200
0-
#1250
b1011 @
b1010 >
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1001 7
b1001 ;
b1000 6
b1000 9
b1000 =
1-
#1300
0-
#1350
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1010 7
b1010 ;
b1001 6
b1001 9
b1001 =
1-
#1400
0-
#1450
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1011 7
b1011 ;
b1010 6
b1010 9
b1010 =
1-
#1500
0-
b111111110000000011111111 %
b111111110000000011111111 +
b111111110000000011111111 B
b1101 "
b1101 '
1&
#1550
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1100 7
b1100 ;
b1011 6
b1011 9
b1011 =
b111111110000000011111111 M
1-
#1600
0-
b100 !
b100 )
b100 2
#1650
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b111111110000000011111111 M
b1101 7
b1101 ;
b1100 6
b1100 9
b1100 =
1-
#1700
0-
b1010 #
b10001111111110001000111111111 %
b10001111111110001000111111111 +
b10001111111110001000111111111 B
b1010 '
#1750
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1110 7
b1110 ;
b1101 6
b1101 9
b1101 =
b10001111111110001000111111111 M
1-
#1800
0-
#1850
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10001111111110001000111111111 M
b1111 7
b1111 ;
b1110 6
b1110 9
b1110 =
1-
#1900
0-
#1950
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10000 7
b10000 ;
b1111 6
b1111 9
b1111 =
b10001111111110001000111111111 M
1-
#2000
0-
#2050
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10001111111110001000111111111 M
b10001 7
b10001 ;
b10000 6
b10000 9
b10000 =
1-
#2100
0-
#2150
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10010 7
b10010 ;
b10001 6
b10001 9
b10001 =
b10001111111110001000111111111 M
1-
#2200
0-
b1001 !
b1001 )
b1001 2
#2250
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10001111111110001000111111111 M
b10011 7
b10011 ;
b10010 6
b10010 9
b10010 =
1-
#2300
0-
#2350
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10100 7
b10100 ;
b10011 6
b10011 9
b10011 =
b10001111111110001000111111111 M
1-
#2400
0-
b11111111111111110000000000000000 %
b11111111111111110000000000000000 +
b11111111111111110000000000000000 B
b10111 "
b10111 '
#2450
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b10101 7
b10101 ;
b10100 6
b10100 9
b10100 =
1-
#2500
0-
#2550
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b10110 7
b10110 ;
b10101 6
b10101 9
b10101 =
b11111111111111110000000000000000 M
1-
#2600
0-
#2650
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b10111 7
b10111 ;
b10110 6
b10110 9
b10110 =
1-
#2700
0-
#2750
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11000 7
b11000 ;
b10111 6
b10111 9
b10111 =
b11111111111111110000000000000000 M
1-
#2800
0-
#2850
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b11001 7
b11001 ;
b11000 6
b11000 9
b11000 =
1-
#2900
0-
b11011110101011011011111011101111 %
b11011110101011011011111011101111 +
b11011110101011011011111011101111 B
#2950
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11010 7
b11010 ;
b11001 6
b11001 9
b11001 =
b11011110101011011011111011101111 M
1-
#3000
0-
#3050
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11011110101011011011111011101111 M
b11011 7
b11011 ;
b11010 6
b11010 9
b11010 =
1-
#3100
0-
#3150
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11100 7
b11100 ;
b11011 6
b11011 9
b11011 =
b11011110101011011011111011101111 M
1-
#3200
0-
#3250
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11011110101011011011111011101111 M
b11101 7
b11101 ;
b11100 6
b11100 9
b11100 =
1-
#3300
0-
#3350
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11110 7
b11110 ;
b11101 6
b11101 9
b11101 =
b11011110101011011011111011101111 M
1-
#3400
0-
b11111111111111110000000000000000 %
b11111111111111110000000000000000 +
b11111111111111110000000000000000 B
b0 "
b0 '
#3450
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b11111 7
b11111 ;
b11110 6
b11110 9
b11110 =
1-
#3500
0-
#3550
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b100000 7
b100000 ;
b11111 6
b11111 9
b11111 =
b11111111111111110000000000000000 M
1-
#3600
0-
#3650
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b100001 7
b100001 ;
b100000 6
b100000 9
b100000 =
1-
#3700
0-
#3750
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b100010 7
b100010 ;
b100001 6
b100001 9
b100001 =
b11111111111111110000000000000000 M
1-
#3800
0-
#3850
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b11111111111111110000000000000000 M
b100011 7
b100011 ;
b100010 6
b100010 9
b100010 =
1-
#3900
b1010010110100100000100000 0
b1010010110100100000100000 8
b1010010110100100000100000 :
b1 7
b1 ;
b0 6
b0 9
b0 =
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
0-
0$
#3950
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4000
0-
#4050
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4100
0-
#4150
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4200
0-
#4250
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4300
0-
#4350
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4400
0-
#4450
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4500
0-
#4550
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4600
0-
#4650
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4700
0-
#4750
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4800
0-
#4850
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
1-
#4900
0-
1$
#4950
b1100 @
b1010011000100100000100000 0
b1010011000100100000100000 8
b1010011000100100000100000 :
b11111111111111110000000000000000 M
b10 7
b10 ;
b1 6
b1 9
b1 =
1-
#5000
0-
#5050
b1101 @
b1010011010100100000100000 0
b1010011010100100000100000 8
b1010011010100100000100000 :
b11 7
b11 ;
b10 6
b10 9
b10 =
b11111111111111110000000000000000 M
1-
#5100
0-
#5150
b1011 @
b1100 >
b1100010110100100000100000 0
b1100010110100100000100000 8
b1100010110100100000100000 :
b11111111111111110000000000000000 M
b100 7
b100 ;
b11 6
b11 9
b11 =
1-
#5200
0-
#5250
b1101 >
b1101010110100100000100000 0
b1101010110100100000100000 8
b1101010110100100000100000 :
b101 7
b101 ;
b100 6
b100 9
b100 =
b11111111111111110000000000000000 M
1-
#5300
0-
#5350
b11011 @
b1111 >
b1111110110100100000100000 0
b1111110110100100000100000 8
b1111110110100100000100000 :
b11111111111111110000000000000000 M
b110 7
b110 ;
b101 6
b101 9
b101 =
1-
#5400
0-
