--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DIVIDER.twx DIVIDER.ncd -o DIVIDER.twr DIVIDER.pcf

Design file:              DIVIDER.ncd
Physical constraint file: DIVIDER.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D<0>        |   12.109(R)|   -0.640(R)|CLK_BUFGP         |   0.000|
D<1>        |   11.727(R)|   -0.769(R)|CLK_BUFGP         |   0.000|
D<2>        |   10.912(R)|   -1.479(R)|CLK_BUFGP         |   0.000|
D<3>        |   11.836(R)|   -0.826(R)|CLK_BUFGP         |   0.000|
D<4>        |   12.315(R)|   -0.365(R)|CLK_BUFGP         |   0.000|
D<5>        |   11.941(R)|   -0.718(R)|CLK_BUFGP         |   0.000|
D<6>        |   11.514(R)|   -0.505(R)|CLK_BUFGP         |   0.000|
D<7>        |   10.137(R)|   -1.122(R)|CLK_BUFGP         |   0.000|
D<8>        |   11.328(R)|   -0.682(R)|CLK_BUFGP         |   0.000|
D<9>        |   11.922(R)|   -1.677(R)|CLK_BUFGP         |   0.000|
D<10>       |   11.661(R)|   -0.692(R)|CLK_BUFGP         |   0.000|
D<11>       |   11.795(R)|   -1.550(R)|CLK_BUFGP         |   0.000|
D<12>       |   11.824(R)|   -0.829(R)|CLK_BUFGP         |   0.000|
D<13>       |   10.963(R)|   -0.409(R)|CLK_BUFGP         |   0.000|
D<14>       |   11.480(R)|   -1.480(R)|CLK_BUFGP         |   0.000|
D<15>       |   11.917(R)|   -1.011(R)|CLK_BUFGP         |   0.000|
D<16>       |   10.776(R)|   -0.675(R)|CLK_BUFGP         |   0.000|
D<17>       |   11.866(R)|   -0.869(R)|CLK_BUFGP         |   0.000|
D<18>       |   11.007(R)|   -0.709(R)|CLK_BUFGP         |   0.000|
D<19>       |   11.021(R)|   -1.055(R)|CLK_BUFGP         |   0.000|
D<20>       |   10.688(R)|   -0.213(R)|CLK_BUFGP         |   0.000|
D<21>       |   11.044(R)|   -0.210(R)|CLK_BUFGP         |   0.000|
D<22>       |   10.894(R)|    0.008(R)|CLK_BUFGP         |   0.000|
D<23>       |   10.732(R)|   -0.415(R)|CLK_BUFGP         |   0.000|
D<24>       |   11.647(R)|   -0.509(R)|CLK_BUFGP         |   0.000|
D<25>       |   11.929(R)|   -0.482(R)|CLK_BUFGP         |   0.000|
D<26>       |   10.604(R)|   -0.427(R)|CLK_BUFGP         |   0.000|
D<27>       |   12.448(R)|   -0.344(R)|CLK_BUFGP         |   0.000|
D<28>       |   11.142(R)|   -0.770(R)|CLK_BUFGP         |   0.000|
D<29>       |   10.971(R)|   -0.633(R)|CLK_BUFGP         |   0.000|
D<30>       |   11.359(R)|   -0.830(R)|CLK_BUFGP         |   0.000|
D<31>       |   10.973(R)|   -0.973(R)|CLK_BUFGP         |   0.000|
N<0>        |    7.967(R)|   -1.954(R)|CLK_BUFGP         |   0.000|
N<1>        |    8.428(R)|   -2.403(R)|CLK_BUFGP         |   0.000|
N<2>        |    8.086(R)|   -2.047(R)|CLK_BUFGP         |   0.000|
N<3>        |    8.243(R)|   -2.254(R)|CLK_BUFGP         |   0.000|
N<4>        |    8.133(R)|   -1.977(R)|CLK_BUFGP         |   0.000|
N<5>        |    8.543(R)|   -1.950(R)|CLK_BUFGP         |   0.000|
N<6>        |    8.395(R)|   -2.297(R)|CLK_BUFGP         |   0.000|
N<7>        |    8.126(R)|   -2.081(R)|CLK_BUFGP         |   0.000|
N<8>        |    8.730(R)|   -2.340(R)|CLK_BUFGP         |   0.000|
N<9>        |    8.684(R)|   -2.607(R)|CLK_BUFGP         |   0.000|
N<10>       |    8.461(R)|   -2.345(R)|CLK_BUFGP         |   0.000|
N<11>       |    8.215(R)|   -2.231(R)|CLK_BUFGP         |   0.000|
N<12>       |    8.717(R)|   -2.553(R)|CLK_BUFGP         |   0.000|
N<13>       |    8.486(R)|   -2.370(R)|CLK_BUFGP         |   0.000|
N<14>       |    8.677(R)|   -2.407(R)|CLK_BUFGP         |   0.000|
N<15>       |    8.753(R)|   -2.662(R)|CLK_BUFGP         |   0.000|
N<16>       |    9.125(R)|   -2.769(R)|CLK_BUFGP         |   0.000|
N<17>       |    8.782(R)|   -2.621(R)|CLK_BUFGP         |   0.000|
N<18>       |    9.209(R)|   -2.819(R)|CLK_BUFGP         |   0.000|
N<19>       |    9.196(R)|   -2.942(R)|CLK_BUFGP         |   0.000|
N<20>       |    8.814(R)|   -2.586(R)|CLK_BUFGP         |   0.000|
N<21>       |    9.586(R)|   -2.778(R)|CLK_BUFGP         |   0.000|
N<22>       |    8.415(R)|   -1.835(R)|CLK_BUFGP         |   0.000|
N<23>       |    8.070(R)|   -2.034(R)|CLK_BUFGP         |   0.000|
N<24>       |    8.560(R)|   -2.435(R)|CLK_BUFGP         |   0.000|
N<25>       |    8.650(R)|   -2.384(R)|CLK_BUFGP         |   0.000|
N<26>       |    8.426(R)|   -2.335(R)|CLK_BUFGP         |   0.000|
N<27>       |    8.289(R)|   -2.209(R)|CLK_BUFGP         |   0.000|
N<28>       |    8.311(R)|   -2.154(R)|CLK_BUFGP         |   0.000|
N<29>       |    8.206(R)|   -2.034(R)|CLK_BUFGP         |   0.000|
N<30>       |    8.209(R)|   -2.227(R)|CLK_BUFGP         |   0.000|
N<31>       |    8.823(R)|   -2.635(R)|CLK_BUFGP         |   0.000|
START       |    7.786(R)|   -2.078(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DONE        |    6.403(R)|CLK_BUFGP         |   0.000|
ERROR       |    6.403(R)|CLK_BUFGP         |   0.000|
Q<0>        |    8.810(R)|CLK_BUFGP         |   0.000|
Q<1>        |    9.562(R)|CLK_BUFGP         |   0.000|
Q<2>        |    8.717(R)|CLK_BUFGP         |   0.000|
Q<3>        |    9.128(R)|CLK_BUFGP         |   0.000|
Q<4>        |    8.691(R)|CLK_BUFGP         |   0.000|
Q<5>        |    8.820(R)|CLK_BUFGP         |   0.000|
Q<6>        |    8.606(R)|CLK_BUFGP         |   0.000|
Q<7>        |    8.715(R)|CLK_BUFGP         |   0.000|
Q<8>        |    8.754(R)|CLK_BUFGP         |   0.000|
Q<9>        |    8.465(R)|CLK_BUFGP         |   0.000|
Q<10>       |    8.424(R)|CLK_BUFGP         |   0.000|
Q<11>       |    8.502(R)|CLK_BUFGP         |   0.000|
Q<12>       |    8.975(R)|CLK_BUFGP         |   0.000|
Q<13>       |    9.494(R)|CLK_BUFGP         |   0.000|
Q<14>       |    9.084(R)|CLK_BUFGP         |   0.000|
Q<15>       |    8.579(R)|CLK_BUFGP         |   0.000|
Q<16>       |    8.386(R)|CLK_BUFGP         |   0.000|
Q<17>       |    8.819(R)|CLK_BUFGP         |   0.000|
Q<18>       |    9.123(R)|CLK_BUFGP         |   0.000|
Q<19>       |    9.122(R)|CLK_BUFGP         |   0.000|
Q<20>       |    8.437(R)|CLK_BUFGP         |   0.000|
Q<21>       |    8.810(R)|CLK_BUFGP         |   0.000|
Q<22>       |    8.692(R)|CLK_BUFGP         |   0.000|
Q<23>       |    8.692(R)|CLK_BUFGP         |   0.000|
Q<24>       |    8.692(R)|CLK_BUFGP         |   0.000|
Q<25>       |    8.404(R)|CLK_BUFGP         |   0.000|
Q<26>       |    9.560(R)|CLK_BUFGP         |   0.000|
Q<27>       |    9.128(R)|CLK_BUFGP         |   0.000|
Q<28>       |    9.134(R)|CLK_BUFGP         |   0.000|
Q<29>       |    8.741(R)|CLK_BUFGP         |   0.000|
Q<30>       |    8.695(R)|CLK_BUFGP         |   0.000|
Q<31>       |    8.850(R)|CLK_BUFGP         |   0.000|
R<0>        |    8.578(R)|CLK_BUFGP         |   0.000|
R<1>        |    8.630(R)|CLK_BUFGP         |   0.000|
R<2>        |    8.349(R)|CLK_BUFGP         |   0.000|
R<3>        |    9.032(R)|CLK_BUFGP         |   0.000|
R<4>        |    9.036(R)|CLK_BUFGP         |   0.000|
R<5>        |    8.962(R)|CLK_BUFGP         |   0.000|
R<6>        |    8.496(R)|CLK_BUFGP         |   0.000|
R<7>        |    9.219(R)|CLK_BUFGP         |   0.000|
R<8>        |    8.743(R)|CLK_BUFGP         |   0.000|
R<9>        |    8.810(R)|CLK_BUFGP         |   0.000|
R<10>       |    9.094(R)|CLK_BUFGP         |   0.000|
R<11>       |    8.496(R)|CLK_BUFGP         |   0.000|
R<12>       |    9.582(R)|CLK_BUFGP         |   0.000|
R<13>       |    8.827(R)|CLK_BUFGP         |   0.000|
R<14>       |    8.961(R)|CLK_BUFGP         |   0.000|
R<15>       |    9.189(R)|CLK_BUFGP         |   0.000|
R<16>       |    9.366(R)|CLK_BUFGP         |   0.000|
R<17>       |    9.478(R)|CLK_BUFGP         |   0.000|
R<18>       |   10.312(R)|CLK_BUFGP         |   0.000|
R<19>       |   10.136(R)|CLK_BUFGP         |   0.000|
R<20>       |    8.771(R)|CLK_BUFGP         |   0.000|
R<21>       |    9.787(R)|CLK_BUFGP         |   0.000|
R<22>       |    9.110(R)|CLK_BUFGP         |   0.000|
R<23>       |   10.451(R)|CLK_BUFGP         |   0.000|
R<24>       |   10.244(R)|CLK_BUFGP         |   0.000|
R<25>       |    9.787(R)|CLK_BUFGP         |   0.000|
R<26>       |   10.152(R)|CLK_BUFGP         |   0.000|
R<27>       |   10.182(R)|CLK_BUFGP         |   0.000|
R<28>       |    8.807(R)|CLK_BUFGP         |   0.000|
R<29>       |    9.733(R)|CLK_BUFGP         |   0.000|
R<30>       |   10.322(R)|CLK_BUFGP         |   0.000|
R<31>       |    8.465(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.959|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 19 17:23:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4489 MB



