--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Detailed RTL Component Info :
-----Module Name :
                    test_ddr

-----RAMs :
            32 Bit    (16 x 2 bit)          RAMs := 1
            688 Bit    (16 x 43 bit)          RAMs := 2

Distributed RAM and Block RAM: Final Mapping Report
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| DPRAM Inst Name                                                                                                                                                                     | Size (Depth x Width)   | Primitives        | Count   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem   | 16 x 43                |                   |         |
|                                                                                                                                                                                     | 16 x 1                 | GTP_RAM32X1DP     | 1       |
|                                                                                                                                                                                     | 16 x 2                 | GTP_RAM32X2DP     | 21      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| I_ips_ddr_top/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem   | 16 x 43                |                   |         |
|                                                                                                                                                                                     | 16 x 1                 | GTP_RAM32X1DP     | 1       |
|                                                                                                                                                                                     | 16 x 2                 | GTP_RAM32X2DP     | 21      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------|---------|
| I_ips_ddr_top/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem                  | 16 x 2                 |                   |         |
|                                                                                                                                                                                     | 16 x 2                 | GTP_RAM32X2DP     | 1       |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------|---------|

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

