Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Sep 14 23:30:28 2018
| Host         : eda04 running 64-bit Debian GNU/Linux 9.5 (stretch)
| Command      : report_utilization -file ./impl-output/post_place_util.rpt
| Design       : dnn_accelerator_top
| Device       : xcvu095ffvc1517-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3840 |     0 |    537600 |  0.71 |
|   LUT as Logic             | 3735 |     0 |    537600 |  0.69 |
|   LUT as Memory            |  105 |     0 |     76800 |  0.14 |
|     LUT as Distributed RAM |   72 |     0 |           |       |
|     LUT as Shift Register  |   33 |     0 |           |       |
| CLB Registers              | 5227 |     0 |   1075200 |  0.49 |
|   Register as Flip Flop    | 5227 |     0 |   1075200 |  0.49 |
|   Register as Latch        |    0 |     0 |   1075200 |  0.00 |
| CARRY8                     |  160 |     0 |     67200 |  0.24 |
| F7 Muxes                   |    2 |     0 |    268800 | <0.01 |
| F8 Muxes                   |    0 |     0 |    134400 |  0.00 |
| F9 Muxes                   |    0 |     0 |     67200 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 12    |          Yes |         Set |            - |
| 5215  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  878 |     0 |     67200 |  1.31 |
|   CLBL                                    |  758 |     0 |           |       |
|   CLBM                                    |  120 |     0 |           |       |
| LUT as Logic                              | 3735 |     0 |    537600 |  0.69 |
|   using O5 output only                    |   86 |       |           |       |
|   using O6 output only                    | 2494 |       |           |       |
|   using O5 and O6                         | 1155 |       |           |       |
| LUT as Memory                             |  105 |     0 |     76800 |  0.14 |
|   LUT as Distributed RAM                  |   72 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   72 |       |           |       |
|   LUT as Shift Register                   |   33 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   33 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 2290 |     0 |    537600 |  0.43 |
|   fully used LUT-FF pairs                 |  677 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1554 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1120 |       |           |       |
| Unique Control Sets                       |  143 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   19 |     0 |      1728 |  1.10 |
|   RAMB36/FIFO*    |   14 |     0 |      1728 |  0.81 |
|     RAMB36E2 only |   14 |       |           |       |
|   RAMB18          |   10 |     0 |      3456 |  0.29 |
|     RAMB18E2 only |   10 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |       768 |  1.04 |
|   DSP48E2 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  108 |     0 |       520 | 20.77 |
| HPIOB            |   75 |     0 |       468 | 16.03 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   75 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   33 |     0 |        52 | 63.46 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   30 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       360 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       832 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |        64 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       960 |  0.10 |
|   BUFGCE             |    1 |     0 |       384 |  0.26 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        20 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        20 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        20 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5215 |            Register |
| LUT3     | 1515 |                 CLB |
| LUT2     | 1266 |                 CLB |
| LUT5     |  883 |                 CLB |
| LUT4     |  533 |                 CLB |
| LUT6     |  476 |                 CLB |
| LUT1     |  217 |                 CLB |
| CARRY8   |  160 |                 CLB |
| RAMD32   |  126 |                 CLB |
| OBUF     |   94 |                 I/O |
| SRL16E   |   33 |                 CLB |
| RAMS32   |   18 |                 CLB |
| RAMB36E2 |   14 |           Block Ram |
| FDSE     |   12 |            Register |
| OBUFT    |   11 |                 I/O |
| RAMB18E2 |   10 |           Block Ram |
| DSP48E2  |    8 |          Arithmetic |
| INBUF    |    3 |                 I/O |
| IBUFCTRL |    3 |              Others |
| MUXF7    |    2 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


