Analysis & Synthesis report for sdram_test
Wed Apr 12 12:47:26 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 18. Source assignments for sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 19. Source assignments for altsyncram:rd_data_rtl_0|altsyncram_uag1:auto_generated
 20. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: sdram_design:sdram|sdram:mt48lc4m16a2_axi_0
 22. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0
 23. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline
 24. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline
 25. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:b_channel_pipeline
 26. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline
 27. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline
 28. Parameter Settings for User Entity Instance: sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator
 29. Parameter Settings for User Entity Instance: sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator
 30. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller
 31. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for Inferred Entity Instance: altsyncram:rd_data_rtl_0
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 37. Port Connectivity Checks: "sdram_design:sdram|altera_reset_controller:rst_controller"
 38. Port Connectivity Checks: "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator"
 39. Port Connectivity Checks: "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator"
 40. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline"
 41. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline"
 42. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:b_channel_pipeline"
 43. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline"
 44. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline"
 45. Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0"
 46. Port Connectivity Checks: "sdram_design:sdram"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 12 12:47:26 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; sdram_test                                  ;
; Top-level Entity Name              ; sdram_test                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 15,417                                      ;
;     Total combinational functions  ; 7,058                                       ;
;     Dedicated logic registers      ; 8,890                                       ;
; Total registers                    ; 8890                                        ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50SAE144C8G     ;                    ;
; Top-level entity name                                            ; sdram_test         ; sdram_test         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library      ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; sdram_design/synthesis/sdram_design.v                              ; yes             ; User Verilog HDL File        ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v                              ; sdram_design ;
; sdram_design/synthesis/submodules/altera_reset_controller.v        ; yes             ; User Verilog HDL File        ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_controller.v        ; sdram_design ;
; sdram_design/synthesis/submodules/altera_reset_synchronizer.v      ; yes             ; User Verilog HDL File        ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v      ; sdram_design ;
; sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v ; yes             ; User Verilog HDL File        ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v ; sdram_design ;
; sdram_design/synthesis/submodules/altera_merlin_axi_translator.sv  ; yes             ; User SystemVerilog HDL File  ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_merlin_axi_translator.sv  ; sdram_design ;
; sdram_design/synthesis/submodules/altera_axi_bridge.sv             ; yes             ; User SystemVerilog HDL File  ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv             ; sdram_design ;
; sdram_design/synthesis/submodules/altera_avalon_st_pipeline_base.v ; yes             ; User SystemVerilog HDL File  ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_avalon_st_pipeline_base.v ; sdram_design ;
; sdram_design/synthesis/submodules/sdram.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv                         ; sdram_design ;
; sdram_test.sv                                                      ; yes             ; User SystemVerilog HDL File  ; /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv                                                      ;              ;
; pll.v                                                              ; yes             ; User Wizard-Generated File   ; /home/user/Projects/ip/sdram_micron/axi/test/pll.v                                                              ;              ;
; altpll.tdf                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                       ;              ;
; aglobal180.inc                                                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                   ;              ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                  ;              ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                ;              ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;              ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction  ; /home/user/Projects/ip/sdram_micron/axi/test/db/pll_altpll.v                                                    ;              ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;              ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;              ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;              ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;              ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;              ;
; altrom.inc                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                       ;              ;
; altram.inc                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                       ;              ;
; altdpram.inc                                                       ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                     ;              ;
; db/altsyncram_uag1.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/Projects/ip/sdram_micron/axi/test/db/altsyncram_uag1.tdf                                             ;              ;
+--------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 15,417                                                                          ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 7058                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 6148                                                                            ;
;     -- 3 input functions                    ; 551                                                                             ;
;     -- <=2 input functions                  ; 359                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 6753                                                                            ;
;     -- arithmetic mode                      ; 305                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 8890                                                                            ;
;     -- Dedicated logic registers            ; 8890                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 46                                                                              ;
; Total memory bits                           ; 4096                                                                            ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 8908                                                                            ;
; Total fan-out                               ; 54265                                                                           ;
; Average fan-out                             ; 3.38                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                              ; Entity Name                    ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |sdram_test                                                   ; 7058 (3440)         ; 8890 (4370)               ; 4096        ; 0          ; 0            ; 0       ; 0         ; 46   ; 0            ; 0          ; |sdram_test                                                                                                      ; sdram_test                     ; work         ;
;    |altsyncram:rd_data_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|altsyncram:rd_data_rtl_0                                                                             ; altsyncram                     ; work         ;
;       |altsyncram_uag1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|altsyncram:rd_data_rtl_0|altsyncram_uag1:auto_generated                                              ; altsyncram_uag1                ; work         ;
;    |pll:pll_inst|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|pll:pll_inst                                                                                         ; pll                            ; work         ;
;       |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|pll:pll_inst|altpll:altpll_component                                                                 ; altpll                         ; work         ;
;          |pll_altpll:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                       ; pll_altpll                     ; work         ;
;    |sdram_design:sdram|                                       ; 3618 (0)            ; 4520 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram                                                                                   ; sdram_design                   ; sdram_design ;
;       |altera_axi_bridge:axi_bridge_0|                        ; 98 (0)              ; 180 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_axi_bridge:axi_bridge_0                                                    ; altera_axi_bridge              ; sdram_design ;
;          |altera_avalon_st_pipeline_base:ar_channel_pipeline| ; 30 (30)             ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline ; altera_avalon_st_pipeline_base ; sdram_design ;
;          |altera_avalon_st_pipeline_base:aw_channel_pipeline| ; 30 (30)             ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline ; altera_avalon_st_pipeline_base ; sdram_design ;
;          |altera_avalon_st_pipeline_base:r_channel_pipeline|  ; 19 (19)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline  ; altera_avalon_st_pipeline_base ; sdram_design ;
;          |altera_avalon_st_pipeline_base:w_channel_pipeline|  ; 19 (19)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline  ; altera_avalon_st_pipeline_base ; sdram_design ;
;       |altera_reset_controller:rst_controller|                ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_reset_controller:rst_controller                                            ; altera_reset_controller        ; sdram_design ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ; altera_reset_synchronizer      ; sdram_design ;
;       |sdram:mt48lc4m16a2_axi_0|                              ; 3520 (3520)         ; 4337 (4337)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0                                                          ; sdram                          ; sdram_design ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                       ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:rd_data_rtl_0|altsyncram_uag1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+--------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                              ;
+--------+------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                ; IP Include File   ;
+--------+------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; ALTPLL                       ; 18.0    ; N/A          ; N/A          ; |sdram_test|pll:pll_inst                                                                                                                       ; pll.v             ;
; N/A    ; Qsys                         ; 18.0    ; N/A          ; N/A          ; |sdram_test|sdram_design:sdram                                                                                                                 ; sdram_design.qsys ;
; Altera ; altera_mm_interconnect       ; 18.0    ; N/A          ; N/A          ; |sdram_test|sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0                                                                ; sdram_design.qsys ;
; Altera ; altera_merlin_axi_translator ; 18.0    ; N/A          ; N/A          ; |sdram_test|sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator        ; sdram_design.qsys ;
; Altera ; altera_merlin_axi_translator ; 18.0    ; N/A          ; N/A          ; |sdram_test|sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator ; sdram_design.qsys ;
; Altera ; altera_reset_controller      ; 18.0    ; N/A          ; N/A          ; |sdram_test|sdram_design:sdram|altera_reset_controller:rst_controller                                                                          ; sdram_design.qsys ;
+--------+------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                    ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; len_rd[4..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; len_wr[4..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                     ;
; error[1..6]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|dqm[1]                                                                ; Merged with sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|dqm[0]                                                             ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|st[5..9,11..31]                                                       ; Merged with sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|st[10]                                                             ;
; st[4..9,11..31]                                                                                                   ; Merged with st[10]                                                                                                         ;
; error[7]                                                                                                          ; Merged with error[0]                                                                                                       ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data1[19,20] ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data1[18] ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data1[19,20] ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data1[18] ;
; awlen[6,7]                                                                                                        ; Merged with awlen[5]                                                                                                       ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data0[19,20] ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data0[18] ;
; arlen[6,7]                                                                                                        ; Merged with arlen[5]                                                                                                       ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data0[19,20] ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data0[18] ;
; arlen[5]                                                                                                          ; Merged with arlen[4]                                                                                                       ;
; awlen[5]                                                                                                          ; Merged with awlen[4]                                                                                                       ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data0[17]    ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data0[18] ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data0[17]    ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data0[18] ;
; st[10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data1[17]    ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline|data1[18] ;
; sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data1[17]    ; Merged with sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline|data1[18] ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|bc[5..7]                                                              ; Stuck at GND due to stuck port data_in                                                                                     ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|cmd[3]                                                                ; Stuck at GND due to stuck port data_in                                                                                     ;
; Total Number of Removed Registers = 92                                                                            ;                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                             ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; len_rd[4]                                         ; Stuck at GND              ; error[1], error[2], error[3], error[4], error[5], error[6], st[10] ;
;                                                   ; due to stuck port data_in ;                                                                    ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|bc[7] ; Stuck at GND              ; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|cmd[3]                 ;
;                                                   ; due to stuck port data_in ;                                                                    ;
+---------------------------------------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8890  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 180   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8777  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|power_up                                                                                         ; 29      ;
; sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|bc[0]                                                                                            ; 6       ;
; len_wr[0]                                                                                                                                    ; 11      ;
; len_rd[0]                                                                                                                                    ; 9       ;
; sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 180     ;
; len[0]                                                                                                                                       ; 21      ;
; sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 8                                                                                                       ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+--------------------------+-----------------+
; Register Name            ; RAM Name        ;
+--------------------------+-----------------+
; rd_data_rtl_0_bypass[0]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[1]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[2]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[3]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[4]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[5]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[6]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[7]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[8]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[9]  ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[10] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[11] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[12] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[13] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[14] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[15] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[16] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[17] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[18] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[19] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[20] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[21] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[22] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[23] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[24] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[25] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[26] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[27] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[28] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[29] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[30] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[31] ; rd_data_rtl_0   ;
; rd_data_rtl_0_bypass[32] ; rd_data_rtl_0   ;
+--------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|buff_addr[6]       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sdram_test|nw[2]                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sdram_test|nr[5]                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|t_aref[14]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sdram_test|led[7]~reg0                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|address[7]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|address[1]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sdram_test|pc[13]                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|bc[1]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_test|value[8]                                                       ;
; 5:1                ; 22 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sdram_test|addr_wr[20]                                                    ;
; 5:1                ; 22 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sdram_test|addr_rd[21]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|count_auto_ref[28] ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|i[1]               ;
; 512:1              ; 4 bits    ; 1364 LEs      ; 36 LEs               ; 1328 LEs               ; Yes        ; |sdram_test|len_wr[3]                                                      ;
; 512:1              ; 4 bits    ; 1364 LEs      ; 28 LEs               ; 1336 LEs               ; Yes        ; |sdram_test|len_rd[1]                                                      ;
; 11:1               ; 25 bits   ; 175 LEs       ; 50 LEs               ; 125 LEs                ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|t_count[6]         ;
; 12:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|t_count[8]         ;
; 129:1              ; 3 bits    ; 258 LEs       ; 9 LEs                ; 249 LEs                ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|burst_length[0]    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |sdram_test|st[10]                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sdram_test|sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|buff_wr[8]         ;
; 15:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |sdram_test|Selector58                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for altsyncram:rd_data_rtl_0|altsyncram_uag1:auto_generated ;
+---------------------------------+--------------------+------+------------------+
; Assignment                      ; Value              ; From ; To               ;
+---------------------------------+--------------------+------+------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                ;
+---------------------------------+--------------------+------+------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 10000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|sdram:mt48lc4m16a2_axi_0 ;
+--------------------------+---------+-----------------------------------------------------+
; Parameter Name           ; Value   ; Type                                                ;
+--------------------------+---------+-----------------------------------------------------+
; WRITE_RECOVERY_TIME      ; 2       ; Signed Integer                                      ;
; PRECHARGE_COMMAND_PERIOD ; 2       ; Signed Integer                                      ;
; AUTO_REFRESH_PERIOD      ; 7       ; Signed Integer                                      ;
; LOAD_MODE_REGISTER       ; 3       ; Signed Integer                                      ;
; ACTIVE_READ_WRITE        ; 2       ; Signed Integer                                      ;
; REFRESH_PERIOD           ; 6400000 ; Signed Integer                                      ;
+--------------------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0 ;
+-----------------------+-------+----------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                           ;
+-----------------------+-------+----------------------------------------------------------------+
; S0_ID_WIDTH           ; 8     ; Signed Integer                                                 ;
; M0_ID_WIDTH           ; 8     ; Signed Integer                                                 ;
; ADDR_WIDTH            ; 22    ; Signed Integer                                                 ;
; DATA_WIDTH            ; 16    ; Signed Integer                                                 ;
; WRITE_ADDR_USER_WIDTH ; 64    ; Signed Integer                                                 ;
; READ_ADDR_USER_WIDTH  ; 64    ; Signed Integer                                                 ;
; WRITE_DATA_USER_WIDTH ; 64    ; Signed Integer                                                 ;
; WRITE_RESP_USER_WIDTH ; 64    ; Signed Integer                                                 ;
; READ_DATA_USER_WIDTH  ; 64    ; Signed Integer                                                 ;
; AXI_VERSION           ; AXI4  ; String                                                         ;
; USE_PIPELINE          ; 1     ; Signed Integer                                                 ;
; LOCK_WIDTH            ; 1     ; Signed Integer                                                 ;
; BURST_LENGTH_WIDTH    ; 8     ; Signed Integer                                                 ;
; USE_M0_AWID           ; 1     ; Signed Integer                                                 ;
; USE_M0_AWREGION       ; 0     ; Signed Integer                                                 ;
; USE_M0_AWLEN          ; 1     ; Signed Integer                                                 ;
; USE_M0_AWSIZE         ; 1     ; Signed Integer                                                 ;
; USE_M0_AWBURST        ; 1     ; Signed Integer                                                 ;
; USE_M0_AWLOCK         ; 0     ; Signed Integer                                                 ;
; USE_M0_AWCACHE        ; 0     ; Signed Integer                                                 ;
; USE_M0_AWQOS          ; 0     ; Signed Integer                                                 ;
; USE_M0_ARID           ; 1     ; Signed Integer                                                 ;
; USE_M0_ARREGION       ; 0     ; Signed Integer                                                 ;
; USE_M0_ARLEN          ; 1     ; Signed Integer                                                 ;
; USE_M0_ARSIZE         ; 1     ; Signed Integer                                                 ;
; USE_M0_ARBURST        ; 1     ; Signed Integer                                                 ;
; USE_M0_ARLOCK         ; 0     ; Signed Integer                                                 ;
; USE_M0_ARCACHE        ; 0     ; Signed Integer                                                 ;
; USE_M0_ARQOS          ; 0     ; Signed Integer                                                 ;
; USE_M0_WSTRB          ; 1     ; Signed Integer                                                 ;
; USE_M0_BID            ; 1     ; Signed Integer                                                 ;
; USE_M0_BRESP          ; 1     ; Signed Integer                                                 ;
; USE_M0_RID            ; 1     ; Signed Integer                                                 ;
; USE_M0_RRESP          ; 1     ; Signed Integer                                                 ;
; USE_M0_RLAST          ; 1     ; Signed Integer                                                 ;
; USE_M0_ARUSER         ; 0     ; Signed Integer                                                 ;
; USE_M0_AWUSER         ; 0     ; Signed Integer                                                 ;
; USE_M0_WUSER          ; 0     ; Signed Integer                                                 ;
; USE_M0_RUSER          ; 0     ; Signed Integer                                                 ;
; USE_M0_BUSER          ; 0     ; Signed Integer                                                 ;
; USE_S0_AWREGION       ; 0     ; Signed Integer                                                 ;
; USE_S0_AWLOCK         ; 0     ; Signed Integer                                                 ;
; USE_S0_AWCACHE        ; 0     ; Signed Integer                                                 ;
; USE_S0_AWQOS          ; 0     ; Signed Integer                                                 ;
; USE_S0_AWPROT         ; 0     ; Signed Integer                                                 ;
; USE_S0_ARREGION       ; 0     ; Signed Integer                                                 ;
; USE_S0_ARLOCK         ; 0     ; Signed Integer                                                 ;
; USE_S0_ARCACHE        ; 0     ; Signed Integer                                                 ;
; USE_S0_ARQOS          ; 0     ; Signed Integer                                                 ;
; USE_S0_ARPROT         ; 0     ; Signed Integer                                                 ;
; USE_S0_WLAST          ; 1     ; Signed Integer                                                 ;
; USE_S0_BRESP          ; 1     ; Signed Integer                                                 ;
; USE_S0_RRESP          ; 1     ; Signed Integer                                                 ;
; USE_S0_AWUSER         ; 0     ; Signed Integer                                                 ;
; USE_S0_ARUSER         ; 0     ; Signed Integer                                                 ;
; USE_S0_WUSER          ; 0     ; Signed Integer                                                 ;
; USE_S0_RUSER          ; 0     ; Signed Integer                                                 ;
; USE_S0_BUSER          ; 0     ; Signed Integer                                                 ;
; STROBE_WIDTH          ; 2     ; Signed Integer                                                 ;
; BURST_SIZE            ; 1     ; Signed Integer                                                 ;
+-----------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL  ; 123   ; Signed Integer                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL  ; 113   ; Signed Integer                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:b_channel_pipeline ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL  ; 74    ; Signed Integer                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL  ; 123   ; Signed Integer                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL  ; 91    ; Signed Integer                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator ;
+-----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                                         ;
+-----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; S0_ID_WIDTH                       ; 8     ; Signed Integer                                                                                                               ;
; M0_ID_WIDTH                       ; 8     ; Signed Integer                                                                                                               ;
; M0_ADDR_WIDTH                     ; 22    ; Signed Integer                                                                                                               ;
; S0_ADDR_WIDTH                     ; 22    ; Signed Integer                                                                                                               ;
; DATA_WIDTH                        ; 16    ; Signed Integer                                                                                                               ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                               ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; M0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                               ;
; M0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; M0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                               ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                               ;
; M0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                               ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                               ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                                       ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                                       ;
; USE_S0_AWUSER                     ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_ARUSER                     ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_WUSER                      ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_RUSER                      ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_BUSER                      ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_AWREGION                   ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_AWLOCK                     ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_AWCACHE                    ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_AWQOS                      ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_ARREGION                   ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_ARLOCK                     ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_ARCACHE                    ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_ARQOS                      ; 0     ; Signed Integer                                                                                                               ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                               ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                               ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                               ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWREGION                   ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWCACHE                    ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWQOS                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARREGION                   ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARCACHE                    ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARQOS                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_AWUSER                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_ARUSER                     ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_WUSER                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_RUSER                      ; 1     ; Signed Integer                                                                                                               ;
; USE_M0_BUSER                      ; 1     ; Signed Integer                                                                                                               ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                               ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                               ;
; STROBE_WIDTH                      ; 2     ; Signed Integer                                                                                                               ;
; BURST_SIZE                        ; 1     ; Signed Integer                                                                                                               ;
+-----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator ;
+-----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                                                ;
+-----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; S0_ID_WIDTH                       ; 8     ; Signed Integer                                                                                                                      ;
; M0_ID_WIDTH                       ; 8     ; Signed Integer                                                                                                                      ;
; M0_ADDR_WIDTH                     ; 22    ; Signed Integer                                                                                                                      ;
; S0_ADDR_WIDTH                     ; 22    ; Signed Integer                                                                                                                      ;
; DATA_WIDTH                        ; 16    ; Signed Integer                                                                                                                      ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                                      ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; M0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                                                      ;
; M0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; M0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                                      ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                                      ;
; M0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                                                      ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                                                      ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                                              ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                                              ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_WUSER                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_RUSER                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_BUSER                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWREGION                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_AWQOS                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARREGION                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_ARQOS                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                                                      ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                                      ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                                      ;
; USE_M0_AWREGION                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_AWLOCK                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_AWPROT                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_AWCACHE                    ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_AWQOS                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                                                      ;
; USE_M0_BRESP                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARREGION                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARLOCK                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARPROT                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARCACHE                    ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARQOS                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_RRESP                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_AWUSER                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_ARUSER                     ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_WUSER                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_RUSER                      ; 0     ; Signed Integer                                                                                                                      ;
; USE_M0_BUSER                      ; 0     ; Signed Integer                                                                                                                      ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                                                      ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                                                      ;
; STROBE_WIDTH                      ; 2     ; Signed Integer                                                                                                                      ;
; BURST_SIZE                        ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:rd_data_rtl_0  ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 16                   ; Untyped        ;
; WIDTHAD_A                          ; 8                    ; Untyped        ;
; NUMWORDS_A                         ; 256                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 16                   ; Untyped        ;
; WIDTHAD_B                          ; 8                    ; Untyped        ;
; NUMWORDS_B                         ; 256                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_uag1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                     ;
+-------------------------------------------+--------------------------+
; Name                                      ; Value                    ;
+-------------------------------------------+--------------------------+
; Number of entity instances                ; 1                        ;
; Entity Instance                           ; altsyncram:rd_data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                ;
;     -- WIDTH_A                            ; 16                       ;
;     -- NUMWORDS_A                         ; 256                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED             ;
;     -- WIDTH_B                            ; 16                       ;
;     -- NUMWORDS_B                         ; 256                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ;
+-------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; m0_awlock   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_awcache  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_awprot   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_awuser   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_awqos    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_awregion ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_wuser    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_bresp    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_buser    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_arlock   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_arcache  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_arprot   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_aruser   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_arqos    ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_arregion ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; m0_rresp    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_ruser    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; s0_wid      ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; m0_wid      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; s0_awlock   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_awcache  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_awuser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_awqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_awregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_wuser    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_buser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; s0_arlock   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_arcache  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_aruser   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_arqos    ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_arregion ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; s0_ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; s0_wid      ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; m0_wid      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                    ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_data[90..27] ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:ar_channel_pipeline" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                    ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_data[122..51] ; Input ; Info     ; Stuck at GND                                                                               ;
; in_data[7..0]    ; Input ; Info     ; Stuck at GND                                                                               ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:b_channel_pipeline" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                    ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_data[73..10] ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; in_data[112..27]  ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_data[112..91] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                    ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_data[122..51] ; Input ; Info     ; Stuck at GND                                                                               ;
; in_data[7..0]    ; Input ; Info     ; Stuck at GND                                                                               ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram|altera_axi_bridge:axi_bridge_0" ;
+-------------+--------+----------+---------------------------------------------+
; Port        ; Type   ; Severity ; Details                                     ;
+-------------+--------+----------+---------------------------------------------+
; s0_awlock   ; Input  ; Info     ; Stuck at GND                                ;
; s0_awcache  ; Input  ; Info     ; Stuck at GND                                ;
; s0_awprot   ; Input  ; Info     ; Stuck at GND                                ;
; s0_awuser   ; Input  ; Info     ; Stuck at GND                                ;
; s0_awqos    ; Input  ; Info     ; Stuck at GND                                ;
; s0_awregion ; Input  ; Info     ; Stuck at GND                                ;
; s0_wuser    ; Input  ; Info     ; Stuck at GND                                ;
; s0_buser    ; Output ; Info     ; Explicitly unconnected                      ;
; s0_arlock   ; Input  ; Info     ; Stuck at GND                                ;
; s0_arcache  ; Input  ; Info     ; Stuck at GND                                ;
; s0_arprot   ; Input  ; Info     ; Stuck at GND                                ;
; s0_aruser   ; Input  ; Info     ; Stuck at GND                                ;
; s0_arqos    ; Input  ; Info     ; Stuck at GND                                ;
; s0_arregion ; Input  ; Info     ; Stuck at GND                                ;
; s0_ruser    ; Output ; Info     ; Explicitly unconnected                      ;
; m0_awlock   ; Output ; Info     ; Explicitly unconnected                      ;
; m0_awcache  ; Output ; Info     ; Explicitly unconnected                      ;
; m0_awuser   ; Output ; Info     ; Explicitly unconnected                      ;
; m0_awqos    ; Output ; Info     ; Explicitly unconnected                      ;
; m0_awregion ; Output ; Info     ; Explicitly unconnected                      ;
; m0_wuser    ; Output ; Info     ; Explicitly unconnected                      ;
; m0_buser    ; Input  ; Info     ; Stuck at GND                                ;
; m0_arlock   ; Output ; Info     ; Explicitly unconnected                      ;
; m0_arcache  ; Output ; Info     ; Explicitly unconnected                      ;
; m0_aruser   ; Output ; Info     ; Explicitly unconnected                      ;
; m0_arqos    ; Output ; Info     ; Explicitly unconnected                      ;
; m0_arregion ; Output ; Info     ; Explicitly unconnected                      ;
; m0_ruser    ; Input  ; Info     ; Stuck at GND                                ;
; m0_wid      ; Output ; Info     ; Explicitly unconnected                      ;
; s0_wid      ; Input  ; Info     ; Stuck at GND                                ;
+-------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_design:sdram"                                                                                                                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; user_awid       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; user_awid[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; user_wstrb      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; user_arid       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; user_arid[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; user_wlast      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; user_bid        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; user_bresp      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; user_bvalid     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; user_bready     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; user_rid        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; user_rresp      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; user_rlast      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 46                          ;
; cycloneiii_ff         ; 8890                        ;
;     CLR               ; 2                           ;
;     ENA               ; 8452                        ;
;     ENA CLR           ; 178                         ;
;     ENA SCLR          ; 141                         ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 4                           ;
;     SLD               ; 3                           ;
;     plain             ; 108                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 7058                        ;
;     arith             ; 305                         ;
;         2 data inputs ; 267                         ;
;         3 data inputs ; 38                          ;
;     normal            ; 6753                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 513                         ;
;         4 data inputs ; 6148                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 8.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 12 12:46:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/sdram_design.v
    Info (12023): Found entity 1: sdram_design File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v
    Info (12023): Found entity 1: sdram_design_mm_interconnect_0 File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/altera_merlin_axi_translator.sv
    Info (12023): Found entity 1: altera_merlin_axi_translator File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_merlin_axi_translator.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/altera_axi_bridge.sv
    Info (12023): Found entity 1: altera_axi_bridge File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sdram_design/synthesis/submodules/sdram.sv
    Info (12023): Found entity 1: sdram File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at sdram_test.sv(128): ignored dangling comma in List of Port Connections File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file sdram_test.sv
    Info (12023): Found entity 1: sdram_test File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/user/Projects/ip/sdram_micron/axi/test/pll.v Line: 39
Info (12127): Elaborating entity "sdram_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sdram_test.sv(141): truncated value with size 16 to match size of target (8) File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 141
Warning (10230): Verilog HDL assignment warning at sdram_test.sv(165): truncated value with size 9 to match size of target (8) File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 165
Warning (10230): Verilog HDL assignment warning at sdram_test.sv(234): truncated value with size 9 to match size of target (8) File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 234
Warning (10230): Verilog HDL assignment warning at sdram_test.sv(400): truncated value with size 32 to match size of target (9) File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 400
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /home/user/Projects/ip/sdram_micron/axi/test/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /home/user/Projects/ip/sdram_micron/axi/test/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /home/user/Projects/ip/sdram_micron/axi/test/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/user/Projects/ip/sdram_micron/axi/test/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /home/user/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram_design" for hierarchy "sdram_design:sdram" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 128
Info (12128): Elaborating entity "sdram" for hierarchy "sdram_design:sdram|sdram:mt48lc4m16a2_axi_0" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v Line: 155
Warning (10034): Output port "axi_bid" at sdram.sv(47) has no driver File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 47
Warning (10034): Output port "axi_rid" at sdram.sv(59) has no driver File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 59
Warning (10034): Output port "axi_bvalid" at sdram.sv(48) has no driver File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 48
Warning (10034): Output port "axi_rlast" at sdram.sv(61) has no driver File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 61
Info (12128): Elaborating entity "altera_axi_bridge" for hierarchy "sdram_design:sdram|altera_axi_bridge:axi_bridge_0" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v Line: 309
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:aw_channel_pipeline" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv Line: 433
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:w_channel_pipeline" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv Line: 508
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:b_channel_pipeline" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv Line: 575
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sdram_design:sdram|altera_axi_bridge:axi_bridge_0|altera_avalon_st_pipeline_base:r_channel_pipeline" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_axi_bridge.sv Line: 746
Info (12128): Elaborating entity "sdram_design_mm_interconnect_0" for hierarchy "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v Line: 372
Info (12128): Elaborating entity "altera_merlin_axi_translator" for hierarchy "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:axi_bridge_0_m0_translator" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v Line: 277
Info (12128): Elaborating entity "altera_merlin_axi_translator" for hierarchy "sdram_design:sdram|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:mt48lc4m16a2_axi_0_axi_translator" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram_design_mm_interconnect_0.v Line: 439
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram_design:sdram|altera_reset_controller:rst_controller" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/sdram_design.v Line: 435
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram_design:sdram|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (276020): Inferred RAM node "rd_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "wr_data" is uninferred due to asynchronous read logic File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 61
    Info (276007): RAM logic "sdram_design:sdram|sdram:mt48lc4m16a2_axi_0|wr_data" is uninferred due to asynchronous read logic File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_design/synthesis/submodules/sdram.sv Line: 109
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rd_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "altsyncram:rd_data_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:rd_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uag1.tdf
    Info (12023): Found entity 1: altsyncram_uag1 File: /home/user/Projects/ip/sdram_micron/axi/test/db/altsyncram_uag1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cs" is stuck at GND File: /home/user/Projects/ip/sdram_micron/axi/test/sdram_test.sv Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15523 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 15460 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1097 megabytes
    Info: Processing ended: Wed Apr 12 12:47:26 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:43


