Vivado Simulator 2019.1
Time resolution is 1 ps
Time	clk	reset	clk_by5
0ns	0	1	0
5ns	1	1	0
10ns	0	1	0
15ns	1	1	0
20ns	0	0	0
25ns	1	0	0
30ns	0	0	0
35ns	1	0	0
40ns	0	0	0
45ns	1	0	0
50ns	0	0	0
55ns	1	0	0
60ns	0	0	0
65ns	1	0	1
70ns	0	0	1
75ns	1	0	1
80ns	0	0	1
85ns	1	0	0
90ns	0	0	0
95ns	1	0	0
100ns	0	0	0
105ns	1	0	0
110ns	0	0	0
115ns	1	0	1
120ns	0	0	1
125ns	1	0	1
130ns	0	0	1
135ns	1	0	0
140ns	0	0	0
145ns	1	0	0
150ns	0	0	0
155ns	1	0	0
160ns	0	0	0
165ns	1	0	1
170ns	0	0	1
175ns	1	0	1
180ns	0	0	1
185ns	1	0	0
190ns	0	0	0
195ns	1	0	0
200ns	0	0	0
205ns	1	0	0
210ns	0	0	0
215ns	1	0	1
220ns	0	0	1
225ns	1	0	1
230ns	0	0	1
235ns	1	0	0
240ns	0	0	0
245ns	1	0	0
250ns	0	0	0
255ns	1	0	0
260ns	0	0	0
265ns	1	0	1
270ns	0	0	1
275ns	1	0	1
280ns	0	0	1
285ns	1	0	0
290ns	0	0	0
295ns	1	0	0
300ns	0	0	0
305ns	1	0	0
310ns	0	0	0
315ns	1	0	1
320ns	0	0	1
325ns	1	0	1
330ns	0	0	1
335ns	1	0	0
340ns	0	0	0
345ns	1	0	0
350ns	0	0	0
355ns	1	0	0
360ns	0	0	0
365ns	1	0	1
370ns	0	0	1
375ns	1	0	1
380ns	0	0	1
385ns	1	0	0
390ns	0	0	0
395ns	1	0	0
400ns	0	0	0
405ns	1	0	0
410ns	0	0	0
415ns	1	0	1
420ns	0	0	1
425ns	1	0	1
430ns	0	0	1
435ns	1	0	0
440ns	0	0	0
445ns	1	0	0
450ns	0	0	0
455ns	1	0	0
460ns	0	0	0
465ns	1	0	1
470ns	0	0	1
475ns	1	0	1
480ns	0	0	1
485ns	1	0	0
490ns	0	0	0
495ns	1	0	0
500ns	0	0	0
505ns	1	0	0
510ns	0	0	0
515ns	1	0	1
$finish called at time : 520 ns : File "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sim_1/new/frequency_divider_odd_5_tb.v" Line 48
