Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 02:02:32 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.038       -0.038                      1                 1061        0.024        0.000                      0                 1061        3.750        0.000                       0                   415  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.038       -0.038                      1                 1057        0.024        0.000                      0                 1057        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.446        0.000                      0                    4        0.842        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.038ns,  Total Violation       -0.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.591ns (28.042%)  route 6.649ns (71.958%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    alum/out_sig0_carry__0_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.585    12.298    sm/ram_reg_i_21_1[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.302    12.600 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.396    12.996    sm/ram_reg_i_68_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.610    13.730    sm/D_registers_q_reg[5][10]
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.118    13.848 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.530    14.378    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    14.339    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.900ns (30.874%)  route 6.493ns (69.126%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X53Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.069     6.660    sm/D_states_q[5]
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.784 r  sm/D_debug_dff_q[1]_i_7/O
                         net (fo=2, routed)           0.417     7.201    sm/D_debug_dff_q[1]_i_7_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.325 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=1, routed)           0.445     7.769    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  sm/out_sig0_carry__0_i_32/O
                         net (fo=1, routed)           0.000     7.893    sm/out_sig0_carry__0_i_32_n_0
    SLICE_X52Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.102 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.315     8.417    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.297     8.714 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.162     8.876    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.620     9.620    sm/M_sm_bsel[0]
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.744 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           0.646    10.390    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.514 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.514    alum/ram_reg_i_91_2[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.154 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           1.032    12.185    alum/data1[3]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.306    12.491 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.517    13.008    sm/ram_reg_11
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.590    13.722    sm/D_ddr_q_reg_1
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.846 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.682    14.528    brams/bram2/ram_reg_1[3]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.597ns (27.693%)  route 6.781ns (72.307%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    alum/out_sig0_carry__0_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.585    12.298    sm/ram_reg_i_21_1[6]
    SLICE_X48Y88         LUT5 (Prop_lut5_I3_O)        0.302    12.600 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.396    12.996    sm/ram_reg_i_68_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.610    13.730    display/ram_reg_1
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.124    13.854 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.662    14.516    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.553ns (28.080%)  route 6.539ns (71.920%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.408    12.082    sm/ram_reg_i_21_1[3]
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.306    12.388 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.291    12.679    sm/ram_reg_i_74_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.803 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.637    13.440    sm/D_registers_q_reg[5][7]
    SLICE_X46Y86         LUT5 (Prop_lut5_I4_O)        0.116    13.556 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.674    14.230    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.770    14.337    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 2.691ns (29.049%)  route 6.573ns (70.951%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    alum/out_sig0_carry__0_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.589 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.589    alum/out_sig0_carry__1_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.811 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.499    12.310    alum/p_1_in
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.299    12.609 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.282    12.891    sm/D_registers_q_reg[7][12]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.595    13.610    sm/ram_reg_i_18_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.734 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.667    14.402    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 2.577ns (27.879%)  route 6.666ns (72.121%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    alum/out_sig0_carry__0_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.697 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.540    12.237    sm/ram_reg_i_21_1[4]
    SLICE_X47Y86         LUT5 (Prop_lut5_I3_O)        0.299    12.536 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.363    12.899    sm/ram_reg_i_72_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.574    13.597    sm/D_registers_q_reg[5][8]
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.721 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.660    14.381    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.561ns (27.738%)  route 6.672ns (72.262%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.408    12.082    sm/ram_reg_i_21_1[3]
    SLICE_X46Y85         LUT5 (Prop_lut5_I3_O)        0.306    12.388 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.291    12.679    sm/ram_reg_i_74_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124    12.803 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.637    13.440    display/ram_reg_4
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.564 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.807    14.371    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 2.577ns (28.148%)  route 6.578ns (71.852%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 r  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         1.378     6.972    sm/Q[1]
    SLICE_X52Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.096 r  sm/ram_reg_i_122/O
                         net (fo=3, routed)           0.615     7.711    sm/ram_reg_i_122_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.165     8.000    sm/out_sig0_carry_i_35_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.124 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.536     8.661    L_reg/M_sm_ra1[1]
    SLICE_X51Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.785 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=7, routed)           1.162     9.946    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X51Y86         LUT3 (Prop_lut3_I2_O)        0.154    10.100 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=3, routed)           0.672    10.773    alum/DI[3]
    SLICE_X49Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    11.361 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.361    alum/out_sig0_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    alum/out_sig0_carry__0_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.697 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.540    12.237    sm/ram_reg_i_21_1[4]
    SLICE_X47Y86         LUT5 (Prop_lut5_I3_O)        0.299    12.536 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.363    12.899    sm/ram_reg_i_72_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.023 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.571    13.594    display/ram_reg_3
    SLICE_X48Y88         LUT5 (Prop_lut5_I2_O)        0.124    13.718 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.575    14.293    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 2.900ns (30.262%)  route 6.683ns (69.738%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X53Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.069     6.660    sm/D_states_q[5]
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.784 r  sm/D_debug_dff_q[1]_i_7/O
                         net (fo=2, routed)           0.417     7.201    sm/D_debug_dff_q[1]_i_7_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.325 r  sm/out_sig0_carry__0_i_34/O
                         net (fo=1, routed)           0.445     7.769    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  sm/out_sig0_carry__0_i_32/O
                         net (fo=1, routed)           0.000     7.893    sm/out_sig0_carry__0_i_32_n_0
    SLICE_X52Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.102 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.315     8.417    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.297     8.714 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.162     8.876    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.620     9.620    sm/M_sm_bsel[0]
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.744 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           0.646    10.390    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.514 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.514    alum/ram_reg_i_91_2[1]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.154 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           1.032    12.185    alum/data1[3]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.306    12.491 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.517    13.008    sm/ram_reg_11
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    13.132 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.635    13.768    sm/D_ddr_q_reg_1
    SLICE_X45Y88         LUT5 (Prop_lut5_I0_O)        0.124    13.892 r  sm/D_registers_q[7][3]_i_1/O
                         net (fo=8, routed)           0.826    14.718    L_reg/D[3]
    SLICE_X44Y83         FDRE                                         r  L_reg/D_registers_q_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.431    14.835    L_reg/clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  L_reg/D_registers_q_reg[7][3]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)       -0.081    14.977    L_reg/D_registers_q_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.528ns (28.318%)  route 6.399ns (71.682%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X53Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.069     6.660    sm/D_states_q[5]
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.124     6.784 f  sm/D_debug_dff_q[1]_i_7/O
                         net (fo=2, routed)           0.417     7.201    sm/D_debug_dff_q[1]_i_7_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.325 f  sm/out_sig0_carry__0_i_34/O
                         net (fo=1, routed)           0.445     7.769    sm/out_sig0_carry__0_i_34_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  sm/out_sig0_carry__0_i_32/O
                         net (fo=1, routed)           0.000     7.893    sm/out_sig0_carry__0_i_32_n_0
    SLICE_X52Y85         MUXF7 (Prop_muxf7_I0_O)      0.209     8.102 f  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.315     8.417    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.297     8.714 f  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.162     8.876    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.000 f  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.644     9.644    sm/M_sm_bsel[0]
    SLICE_X50Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.768 r  sm/out_sig0_carry_i_23/O
                         net (fo=3, routed)           0.620    10.388    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.124    10.512 r  L_reg/i__carry_i_8__5/O
                         net (fo=1, routed)           0.000    10.512    alum/ram_reg_i_91_2[0]
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.759 r  alum/out_sig0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.762    11.521    alum/data1[0]
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.299    11.820 r  alum/ram_reg_i_91/O
                         net (fo=1, routed)           0.477    12.298    sm/D_registers_q_reg[7][0]_1
    SLICE_X45Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.422 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.678    13.100    sm/D_ddr_q_reg_4
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.152    13.252 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.810    14.062    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774    14.333    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y82         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.853     2.042    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.853     2.042    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.853     2.042    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.215%)  route 0.271ns (65.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.853     2.042    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.932    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y86         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y86         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.932    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y86         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y86         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y86         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y83   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.934ns (18.249%)  route 4.184ns (81.751%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         2.979     8.573    sm/Q[1]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.152     8.725 r  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           0.578     9.303    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.629 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.627    10.256    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.934ns (18.249%)  route 4.184ns (81.751%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         2.979     8.573    sm/Q[1]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.152     8.725 r  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           0.578     9.303    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.629 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.627    10.256    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.934ns (18.249%)  route 4.184ns (81.751%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         2.979     8.573    sm/Q[1]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.152     8.725 r  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           0.578     9.303    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.629 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.627    10.256    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 0.934ns (18.249%)  route 4.184ns (81.751%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[3]/Q
                         net (fo=377, routed)         2.979     8.573    sm/Q[1]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.152     8.725 r  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           0.578     9.303    sm/D_stage_q[3]_i_3_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.326     9.629 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.627    10.256    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X56Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  4.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.972%)  route 0.624ns (77.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.391     2.032    sm/D_states_q[4]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.309    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.972%)  route 0.624ns (77.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.391     2.032    sm/D_states_q[4]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.309    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.972%)  route 0.624ns (77.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.391     2.032    sm/D_states_q[4]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.309    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.972%)  route 0.624ns (77.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X53Y80         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.391     2.032    sm/D_states_q[4]
    SLICE_X55Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.232     2.309    fifo_reset_cond/AS[0]
    SLICE_X56Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X56Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.842    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.379ns  (logic 11.269ns (30.976%)  route 25.110ns (69.024%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.478    35.069    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I1_O)        0.153    35.222 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.555    37.777    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    41.513 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.513    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.987ns  (logic 11.278ns (31.339%)  route 24.709ns (68.661%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 f  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.083    34.674    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I1_O)        0.150    34.824 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.549    37.373    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    41.121 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.121    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.944ns  (logic 11.027ns (30.678%)  route 24.917ns (69.322%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.478    35.069    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I3_O)        0.124    35.193 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.362    37.555    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.078 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.078    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.831ns  (logic 11.021ns (30.757%)  route 24.811ns (69.243%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.805    34.396    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.124    34.520 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.929    37.449    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.965 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.965    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.726ns  (logic 11.011ns (30.820%)  route 24.715ns (69.180%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 f  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.083    34.674    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.124    34.798 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.555    37.353    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.860 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.860    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.696ns  (logic 11.026ns (30.889%)  route 24.670ns (69.111%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 f  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.086    34.677    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I0_O)        0.124    34.801 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.507    37.308    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    40.830 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.830    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.572ns  (logic 11.228ns (31.565%)  route 24.344ns (68.435%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=4 LUT4=6 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=22, routed)          2.921     8.511    L_reg/D_registers_q_reg[2][11]_0[7]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.150     8.661 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_11/O
                         net (fo=2, routed)           0.966     9.626    L_reg/L_2757edfd_remainder0__0_carry__1_i_11_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.326     9.952 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.515    10.467    L_reg/L_2757edfd_remainder0__0_carry__1_i_6_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.591 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.726    11.317    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.116    11.433 r  L_reg/L_2757edfd_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.086    L_reg/L_2757edfd_remainder0__0_carry_i_9_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.328    12.414 r  L_reg/L_2757edfd_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.414    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.964 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.964    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.300 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.079    14.379    L_reg/L_2757edfd_remainder0[8]
    SLICE_X51Y65         LUT5 (Prop_lut5_I4_O)        0.299    14.678 f  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.392    16.070    L_reg/i__carry__0_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.194 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=5, routed)           1.316    17.510    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.150    17.660 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.815    18.475    L_reg/i__carry_i_11__0_n_0
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.356    18.831 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.949    19.780    L_reg/i__carry__0_i_16_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I2_O)        0.332    20.112 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.462    20.574    L_reg/i__carry__0_i_9_n_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.698 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           1.162    21.860    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.984 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    21.984    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.360 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.360    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.675 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.239    23.914    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2[3]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.307    24.221 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          0.650    24.871    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    24.995 f  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           1.291    26.287    L_reg/i__carry__0_i_11_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.116    26.403 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.801    27.203    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I0_O)        0.328    27.531 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    28.584    L_reg/i__carry_i_12_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.124    28.708 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.708    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.258 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.258    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.372 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.372    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.486 r  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.486    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.708 f  aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.918    30.626    aseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y62         LUT6 (Prop_lut6_I3_O)        0.299    30.925 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.161    31.086    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.210 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.697    31.907    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.031 f  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.659    32.690    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.814 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.653    33.467    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    33.591 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.086    34.677    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y57         LUT4 (Prop_lut4_I2_O)        0.150    34.827 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.181    37.008    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.698    40.706 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.706    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.477ns  (logic 10.802ns (31.331%)  route 23.675ns (68.669%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=5 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.691     7.281    L_reg/Q[5]
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  L_reg/L_2757edfd_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.944     8.349    L_reg/L_2757edfd_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.124     8.473 r  L_reg/L_2757edfd_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.961     9.435    L_reg/L_2757edfd_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.559 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.810    10.369    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I2_O)        0.152    10.521 r  L_reg/L_2757edfd_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156    11.677    L_reg/L_2757edfd_remainder0__0_carry_i_9__1_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I2_O)        0.332    12.009 r  L_reg/L_2757edfd_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.009    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[1]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.542 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.542    timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.857 f  timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.032    13.889    L_reg/L_2757edfd_remainder0_3[7]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.307    14.196 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           1.155    15.352    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.152    15.504 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           0.826    16.329    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I0_O)        0.326    16.655 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           1.090    17.745    L_reg/i__carry_i_16__3_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.152    17.897 f  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.658    18.555    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.326    18.881 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.617    19.498    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.149    19.647 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.965    20.611    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I4_O)        0.355    20.966 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    20.966    timerseg_driver/decimal_renderer/i__carry_i_10__4_0[3]
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.367 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.481 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.720 f  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.164    22.884    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.302    23.186 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           1.071    24.257    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    24.381 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.000    25.380    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.504 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           0.819    26.323    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.447 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.808    27.256    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124    27.380 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.380    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.930 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.930    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.044 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.053    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.366 f  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.906    29.272    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.306    29.578 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.466    30.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    30.168 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.633    30.801    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    30.925 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.843    31.768    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    31.892 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.067    32.959    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    33.083 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.984    36.067    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.611 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.611    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.235ns  (logic 10.630ns (31.051%)  route 23.605ns (68.949%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT4=7 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.549     5.133    L_reg/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.478     5.611 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=17, routed)          2.695     8.306    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.301     8.607 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.667     9.274    L_reg/L_2757edfd_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.398 f  L_reg/L_2757edfd_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.676    10.074    L_reg/L_2757edfd_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.198 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.814    11.013    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X43Y63         LUT4 (Prop_lut4_I2_O)        0.152    11.165 r  L_reg/L_2757edfd_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.975    12.140    L_reg/L_2757edfd_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y62         LUT4 (Prop_lut4_I2_O)        0.332    12.472 r  L_reg/L_2757edfd_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.472    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.115 f  bseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/O[3]
                         net (fo=2, routed)           0.828    13.943    L_reg/L_2757edfd_remainder0_1[3]
    SLICE_X43Y61         LUT6 (Prop_lut6_I5_O)        0.307    14.250 r  L_reg/i__carry__0_i_12__2/O
                         net (fo=12, routed)          1.241    15.491    L_reg/i__carry__0_i_12__2_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.152    15.643 f  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.433    16.076    L_reg/i__carry_i_25__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I4_O)        0.326    16.402 r  L_reg/i__carry_i_21__2/O
                         net (fo=3, routed)           1.101    17.504    L_reg/i__carry_i_21__2_n_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    17.628 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.511    18.139    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124    18.263 r  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.842    19.105    L_reg/i__carry_i_12__4_n_0
    SLICE_X42Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.229 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.513    19.742    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.249 r  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.249    bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.363 r  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.363    bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.585 r  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.998    21.583    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.299    21.882 f  L_reg/i__carry_i_23__1/O
                         net (fo=13, routed)          0.602    22.483    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_14_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.124    22.607 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.085    23.692    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.816 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.824    24.640    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.152    24.792 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.812    25.604    L_reg/i__carry_i_16__1_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.326    25.930 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.520    26.450    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.000 r  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.000    bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.117 r  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.117    bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.336 f  bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    28.139    bseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X35Y63         LUT4 (Prop_lut4_I3_O)        0.295    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.263    28.697    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.821 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.737    29.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    29.682 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.988    30.670    L_reg/bseg_OBUF[3]_inst_i_1_2
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.124    30.794 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.247    32.040    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.150    32.190 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.429    35.620    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.748    39.368 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.368    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.159ns  (logic 10.775ns (31.543%)  route 23.384ns (68.457%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT4=5 LUT5=4 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y86         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          1.691     7.281    L_reg/Q[5]
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  L_reg/L_2757edfd_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.944     8.349    L_reg/L_2757edfd_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.124     8.473 r  L_reg/L_2757edfd_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.961     9.435    L_reg/L_2757edfd_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.559 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.810    10.369    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X37Y79         LUT4 (Prop_lut4_I2_O)        0.152    10.521 r  L_reg/L_2757edfd_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.156    11.677    L_reg/L_2757edfd_remainder0__0_carry_i_9__1_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I2_O)        0.332    12.009 r  L_reg/L_2757edfd_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.009    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[1]
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.542 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.542    timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.857 f  timerseg_driver/decimal_renderer/L_2757edfd_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.032    13.889    L_reg/L_2757edfd_remainder0_3[7]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.307    14.196 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           1.155    15.352    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.152    15.504 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           0.826    16.329    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I0_O)        0.326    16.655 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           1.090    17.745    L_reg/i__carry_i_16__3_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.152    17.897 f  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.658    18.555    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.326    18.881 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.617    19.498    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.149    19.647 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.965    20.611    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I4_O)        0.355    20.966 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    20.966    timerseg_driver/decimal_renderer/i__carry_i_10__4_0[3]
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.367 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.367    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.481 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.481    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.720 f  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.164    22.884    L_reg/L_2757edfd_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X40Y75         LUT5 (Prop_lut5_I4_O)        0.302    23.186 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           1.071    24.257    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124    24.381 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.000    25.380    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.124    25.504 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           0.819    26.323    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    26.447 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.808    27.256    L_reg/i__carry_i_12__3_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124    27.380 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.380    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.930 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.930    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.044 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    28.053    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.366 r  timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.906    29.272    timerseg_driver/decimal_renderer/L_2757edfd_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.306    29.578 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.466    30.044    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    30.168 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.633    30.801    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    30.925 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.843    31.768    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    31.892 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.051    32.944    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    33.068 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.709    35.776    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.293 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.293    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.367ns (79.601%)  route 0.350ns (20.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.350     2.024    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.250 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.396ns (75.738%)  route 0.447ns (24.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.697 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.447     2.144    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.376 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.376    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.456ns (71.236%)  route 0.588ns (28.764%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.473     2.351    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.581 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.581    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.369ns (66.598%)  route 0.686ns (33.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.586     1.530    display/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.686     2.357    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.585 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.386ns (65.481%)  route 0.730ns (34.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.586     1.530    display/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.730     2.401    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.646 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.646    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1894070325[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.476ns (69.136%)  route 0.659ns (30.864%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.588     1.532    forLoop_idx_0_1894070325[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.148     1.680 r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.793    forLoop_idx_0_1894070325[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.099     1.892 r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.546     2.438    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.667 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.667    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.396ns (62.139%)  route 0.850ns (37.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.850     2.517    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.749 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.749    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_931055456[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.617ns (38.691%)  route 2.563ns (61.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.778     3.271    forLoop_idx_0_931055456[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.395 r  forLoop_idx_0_931055456[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.785     4.180    forLoop_idx_0_931055456[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.494     4.898    forLoop_idx_0_931055456[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.622ns (39.373%)  route 2.498ns (60.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.893     3.391    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.515 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.606     4.121    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.628ns (40.272%)  route 2.414ns (59.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.380    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.042    reset_cond/M_reset_cond_in
    SLICE_X65Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.628ns (40.272%)  route 2.414ns (59.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.380    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.042    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.628ns (40.272%)  route 2.414ns (59.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.380    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.042    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.628ns (40.272%)  route 2.414ns (59.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.380    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.042    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.628ns (40.272%)  route 2.414ns (59.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.380    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.042    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.615ns (40.082%)  route 2.414ns (59.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.660     3.151    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.275 r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.754     4.029    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.494     4.898    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 1.625ns (41.041%)  route 2.334ns (58.959%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.657     3.157    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.281 r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.678     3.959    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.497     4.901    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.847ns  (logic 1.619ns (42.080%)  route 2.228ns (57.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.849     3.343    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.379     3.847    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.497     4.901    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.307ns (29.308%)  route 0.741ns (70.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.625     0.887    forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.116     1.048    forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1894070325[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.300ns (28.154%)  route 0.765ns (71.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.591     0.846    forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.891 r  forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.173     1.064    forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.862     2.052    forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_1894070325[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.307ns (27.073%)  route 0.828ns (72.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.712     0.974    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.116     1.135    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.851     2.041    forLoop_idx_0_931055456[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.313ns (25.869%)  route 0.898ns (74.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.646     0.914    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.959 r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.253     1.211    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.851     2.041    forLoop_idx_0_931055456[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_931055456[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.304ns (24.593%)  route 0.931ns (75.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.645     0.904    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.949 r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.286     1.235    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.848     2.038    forLoop_idx_0_931055456[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_931055456[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.316ns (25.339%)  route 0.932ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.020    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.249    reset_cond/M_reset_cond_in
    SLICE_X65Y63         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y63         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.316ns (25.339%)  route 0.932ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.020    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.249    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.316ns (25.339%)  route 0.932ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.020    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.249    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.316ns (25.339%)  route 0.932ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.020    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.249    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.316ns (25.339%)  route 0.932ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.020    reset_cond/butt_reset_IBUF
    SLICE_X64Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.065 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.249    reset_cond/M_reset_cond_in
    SLICE_X64Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





