
Basic Prototype RTOS try 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009350  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  08009520  08009520  0000a520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cb8  08009cb8  0000b1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009cb8  08009cb8  0000acb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cc0  08009cc0  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cc0  08009cc0  0000acc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009cc4  08009cc4  0000acc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009cc8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c28  200001d8  08009ea0  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e00  08009ea0  0000be00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012566  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d00  00000000  00000000  0001d76e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00020470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c06  00000000  00000000  00021428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000043f1  00000000  00000000  0002202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001123a  00000000  00000000  0002641f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a7b  00000000  00000000  00037659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c0d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000526c  00000000  00000000  0010c118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00111384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009508 	.word	0x08009508

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08009508 	.word	0x08009508

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <__io_putchar>:
void SendTelemetry(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000ee0:	1d39      	adds	r1, r7, #4
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	4803      	ldr	r0, [pc, #12]	@ (8000ef8 <__io_putchar+0x20>)
 8000eea:	f001 fe2f 	bl	8002b4c <HAL_UART_Transmit>
    return ch;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200001f4 	.word	0x200001f4

08000efc <SDCardSimTask>:
uint16_t errorFlags = ERROR_NONE;
char telemetryString[256];
osMutexId_t dataMutex;

// SD Card Simulation Task
void SDCardSimTask(void *argument) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    while (1) {
        osMutexAcquire(dataMutex, osWaitForever);
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <SDCardSimTask+0x34>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f002 fb91 	bl	8003634 <osMutexAcquire>
        printf("[SD CARD] Data saved: %s\n", telemetryString);
 8000f12:	4908      	ldr	r1, [pc, #32]	@ (8000f34 <SDCardSimTask+0x38>)
 8000f14:	4808      	ldr	r0, [pc, #32]	@ (8000f38 <SDCardSimTask+0x3c>)
 8000f16:	f006 f959 	bl	80071cc <iprintf>
        osMutexRelease(dataMutex);
 8000f1a:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <SDCardSimTask+0x34>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f002 fbd3 	bl	80036ca <osMutexRelease>
        osDelay(5000);
 8000f24:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f28:	f002 fae3 	bl	80034f2 <osDelay>
        osMutexAcquire(dataMutex, osWaitForever);
 8000f2c:	bf00      	nop
 8000f2e:	e7e9      	b.n	8000f04 <SDCardSimTask+0x8>
 8000f30:	20000358 	.word	0x20000358
 8000f34:	20000258 	.word	0x20000258
 8000f38:	08009568 	.word	0x08009568

08000f3c <SendTelemetry>:
    }
}

// Send Telemetry Function
void SendTelemetry(void) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    printf("[UART] Telemetry Sent: %s\n", telemetryString);
 8000f40:	4902      	ldr	r1, [pc, #8]	@ (8000f4c <SendTelemetry+0x10>)
 8000f42:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <SendTelemetry+0x14>)
 8000f44:	f006 f942 	bl	80071cc <iprintf>
}
 8000f48:	bf00      	nop
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000258 	.word	0x20000258
 8000f50:	08009584 	.word	0x08009584

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f000 fc64 	bl	8001824 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f852 	bl	8001004 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 f8e8 	bl	8001134 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f64:	f000 f8bc 	bl	80010e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  dataMutex = osMutexNew(NULL);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f002 fadd 	bl	8003528 <osMutexNew>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a16      	ldr	r2, [pc, #88]	@ (8000fcc <main+0x78>)
 8000f72:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f74:	f002 f9da 	bl	800332c <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of stateMutex */
  stateMutexHandle = osMutexNew(&stateMutex_attributes);
 8000f78:	4815      	ldr	r0, [pc, #84]	@ (8000fd0 <main+0x7c>)
 8000f7a:	f002 fad5 	bl	8003528 <osMutexNew>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	4a14      	ldr	r2, [pc, #80]	@ (8000fd4 <main+0x80>)
 8000f82:	6013      	str	r3, [r2, #0]

  /* creation of telemetryMutex */
  telemetryMutexHandle = osMutexNew(&telemetryMutex_attributes);
 8000f84:	4814      	ldr	r0, [pc, #80]	@ (8000fd8 <main+0x84>)
 8000f86:	f002 facf 	bl	8003528 <osMutexNew>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <main+0x88>)
 8000f8e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of idleTask */
  idleTaskHandle = osThreadNew(IdleTask, NULL, &idleTask_attributes);
 8000f90:	4a13      	ldr	r2, [pc, #76]	@ (8000fe0 <main+0x8c>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	4813      	ldr	r0, [pc, #76]	@ (8000fe4 <main+0x90>)
 8000f96:	f002 fa13 	bl	80033c0 <osThreadNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a12      	ldr	r2, [pc, #72]	@ (8000fe8 <main+0x94>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of telemetryTask */
  telemetryTaskHandle = osThreadNew(TelemetryTask, NULL, &telemetryTask_attributes);
 8000fa0:	4a12      	ldr	r2, [pc, #72]	@ (8000fec <main+0x98>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4812      	ldr	r0, [pc, #72]	@ (8000ff0 <main+0x9c>)
 8000fa6:	f002 fa0b 	bl	80033c0 <osThreadNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a11      	ldr	r2, [pc, #68]	@ (8000ff4 <main+0xa0>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of sdCardSimTask */
  sdCardSimTaskHandle = osThreadNew(SDCardSimTask, NULL, &sdCardSimTask_attributes);
 8000fb0:	4a11      	ldr	r2, [pc, #68]	@ (8000ff8 <main+0xa4>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4811      	ldr	r0, [pc, #68]	@ (8000ffc <main+0xa8>)
 8000fb6:	f002 fa03 	bl	80033c0 <osThreadNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a10      	ldr	r2, [pc, #64]	@ (8001000 <main+0xac>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fc0:	f002 f9d8 	bl	8003374 <osKernelStart>
 8000fc4:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000358 	.word	0x20000358
 8000fd0:	0800990c 	.word	0x0800990c
 8000fd4:	2000024c 	.word	0x2000024c
 8000fd8:	0800991c 	.word	0x0800991c
 8000fdc:	20000250 	.word	0x20000250
 8000fe0:	080098a0 	.word	0x080098a0
 8000fe4:	0800123d 	.word	0x0800123d
 8000fe8:	20000240 	.word	0x20000240
 8000fec:	080098c4 	.word	0x080098c4
 8000ff0:	080012a9 	.word	0x080012a9
 8000ff4:	20000244 	.word	0x20000244
 8000ff8:	080098e8 	.word	0x080098e8
 8000ffc:	08000efd 	.word	0x08000efd
 8001000:	20000248 	.word	0x20000248

08001004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b094      	sub	sp, #80	@ 0x50
 8001008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800100a:	f107 031c 	add.w	r3, r7, #28
 800100e:	2234      	movs	r2, #52	@ 0x34
 8001010:	2100      	movs	r1, #0
 8001012:	4618      	mov	r0, r3
 8001014:	f006 fa42 	bl	800749c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001018:	f107 0308 	add.w	r3, r7, #8
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	4b2a      	ldr	r3, [pc, #168]	@ (80010d8 <SystemClock_Config+0xd4>)
 800102e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001030:	4a29      	ldr	r2, [pc, #164]	@ (80010d8 <SystemClock_Config+0xd4>)
 8001032:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001036:	6413      	str	r3, [r2, #64]	@ 0x40
 8001038:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <SystemClock_Config+0xd4>)
 800103a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001044:	2300      	movs	r3, #0
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <SystemClock_Config+0xd8>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001050:	4a22      	ldr	r2, [pc, #136]	@ (80010dc <SystemClock_Config+0xd8>)
 8001052:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <SystemClock_Config+0xd8>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001064:	2302      	movs	r3, #2
 8001066:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001068:	2301      	movs	r3, #1
 800106a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800106c:	2310      	movs	r3, #16
 800106e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001070:	2302      	movs	r3, #2
 8001072:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001074:	2300      	movs	r3, #0
 8001076:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001078:	2310      	movs	r3, #16
 800107a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800107c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001080:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001082:	2304      	movs	r3, #4
 8001084:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001086:	2302      	movs	r3, #2
 8001088:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108e:	f107 031c 	add.w	r3, r7, #28
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fa6c 	bl	8002570 <HAL_RCC_OscConfig>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800109e:	f000 fa1b 	bl	80014d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a2:	230f      	movs	r3, #15
 80010a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a6:	2302      	movs	r3, #2
 80010a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b8:	f107 0308 	add.w	r3, r7, #8
 80010bc:	2102      	movs	r1, #2
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 ff0c 	bl	8001edc <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010ca:	f000 fa05 	bl	80014d8 <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3750      	adds	r7, #80	@ 0x50
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40007000 	.word	0x40007000

080010e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <MX_USART2_UART_Init+0x50>)
 80010e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010ea:	4b10      	ldr	r3, [pc, #64]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 80010ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 8001106:	220c      	movs	r2, #12
 8001108:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_USART2_UART_Init+0x4c>)
 8001118:	f001 fcc8 	bl	8002aac <HAL_UART_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001122:	f000 f9d9 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200001f4 	.word	0x200001f4
 8001130:	40004400 	.word	0x40004400

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	@ 0x28
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b38      	ldr	r3, [pc, #224]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a37      	ldr	r2, [pc, #220]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b35      	ldr	r3, [pc, #212]	@ (8001230 <MX_GPIO_Init+0xfc>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b31      	ldr	r3, [pc, #196]	@ (8001230 <MX_GPIO_Init+0xfc>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a30      	ldr	r2, [pc, #192]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001170:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b2e      	ldr	r3, [pc, #184]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	4b2a      	ldr	r3, [pc, #168]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a29      	ldr	r2, [pc, #164]	@ (8001230 <MX_GPIO_Init+0xfc>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b27      	ldr	r3, [pc, #156]	@ (8001230 <MX_GPIO_Init+0xfc>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b23      	ldr	r3, [pc, #140]	@ (8001230 <MX_GPIO_Init+0xfc>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a22      	ldr	r2, [pc, #136]	@ (8001230 <MX_GPIO_Init+0xfc>)
 80011a8:	f043 0302 	orr.w	r3, r3, #2
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b20      	ldr	r3, [pc, #128]	@ (8001230 <MX_GPIO_Init+0xfc>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2120      	movs	r1, #32
 80011be:	481d      	ldr	r0, [pc, #116]	@ (8001234 <MX_GPIO_Init+0x100>)
 80011c0:	f000 fe58 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80011ca:	481b      	ldr	r0, [pc, #108]	@ (8001238 <MX_GPIO_Init+0x104>)
 80011cc:	f000 fe52 	bl	8001e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	4814      	ldr	r0, [pc, #80]	@ (8001238 <MX_GPIO_Init+0x104>)
 80011e8:	f000 fc98 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011ec:	2320      	movs	r3, #32
 80011ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	480c      	ldr	r0, [pc, #48]	@ (8001234 <MX_GPIO_Init+0x100>)
 8001204:	f000 fc8a 	bl	8001b1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001208:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800120c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120e:	2301      	movs	r3, #1
 8001210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	4619      	mov	r1, r3
 8001220:	4805      	ldr	r0, [pc, #20]	@ (8001238 <MX_GPIO_Init+0x104>)
 8001222:	f000 fc7b 	bl	8001b1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	@ 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40020000 	.word	0x40020000
 8001238:	40020800 	.word	0x40020800

0800123c <IdleTask>:
/* USER CODE END 4 */

/* USER CODE BEGIN Header_IdleTask */
/* USER CODE END Header_IdleTask */
void IdleTask(void *argument)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    printf("System in IDLE state. Initializing systems...\n\r");
 8001244:	4814      	ldr	r0, [pc, #80]	@ (8001298 <IdleTask+0x5c>)
 8001246:	f005 ffc1 	bl	80071cc <iprintf>

    // Simulate initialization
    HAL_Delay(1000);
 800124a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800124e:	f000 fb5b 	bl	8001908 <HAL_Delay>
    printf("Initialization complete. Waiting for button press to switch to ARMED state.\n\r");
 8001252:	4812      	ldr	r0, [pc, #72]	@ (800129c <IdleTask+0x60>)
 8001254:	f005 ffba 	bl	80071cc <iprintf>

    while (1) {
        if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001258:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800125c:	4810      	ldr	r0, [pc, #64]	@ (80012a0 <IdleTask+0x64>)
 800125e:	f000 fdf1 	bl	8001e44 <HAL_GPIO_ReadPin>
 8001262:	4603      	mov	r3, r0
 8001264:	2b01      	cmp	r3, #1
 8001266:	d112      	bne.n	800128e <IdleTask+0x52>
            HAL_Delay(5000); // Debounce for 5 seconds
 8001268:	f241 3088 	movw	r0, #5000	@ 0x1388
 800126c:	f000 fb4c 	bl	8001908 <HAL_Delay>
            if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001270:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001274:	480a      	ldr	r0, [pc, #40]	@ (80012a0 <IdleTask+0x64>)
 8001276:	f000 fde5 	bl	8001e44 <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	2b01      	cmp	r3, #1
 800127e:	d106      	bne.n	800128e <IdleTask+0x52>
                osThreadNew(ArmedTask, NULL, NULL);
 8001280:	2200      	movs	r2, #0
 8001282:	2100      	movs	r1, #0
 8001284:	4807      	ldr	r0, [pc, #28]	@ (80012a4 <IdleTask+0x68>)
 8001286:	f002 f89b 	bl	80033c0 <osThreadNew>
                osThreadExit();
 800128a:	f002 f92b 	bl	80034e4 <osThreadExit>
            }
        }
        osDelay(100);
 800128e:	2064      	movs	r0, #100	@ 0x64
 8001290:	f002 f92f 	bl	80034f2 <osDelay>
        if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET) {
 8001294:	e7e0      	b.n	8001258 <IdleTask+0x1c>
 8001296:	bf00      	nop
 8001298:	080095a0 	.word	0x080095a0
 800129c:	080095d0 	.word	0x080095d0
 80012a0:	40020800 	.word	0x40020800
 80012a4:	08001315 	.word	0x08001315

080012a8 <TelemetryTask>:
}

/* USER CODE BEGIN Header_TelemetryTask */
/* USER CODE END Header_TelemetryTask */
void TelemetryTask(void *argument)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TelemetryTask */
    while (!Recovered) {
 80012b0:	e01b      	b.n	80012ea <TelemetryTask+0x42>
        osMutexAcquire(dataMutex, osWaitForever);
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <TelemetryTask+0x54>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012ba:	4618      	mov	r0, r3
 80012bc:	f002 f9ba 	bl	8003634 <osMutexAcquire>
        sprintf(telemetryString, "#%s,TimeStamp,%d,Alt,Pres,Temp,V,GNSS,Acc,Gyro,State,ErrFlags\r\n", \
                TEAM_ID, packetCount++);
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <TelemetryTask+0x58>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	1c5a      	adds	r2, r3, #1
 80012c6:	b291      	uxth	r1, r2
 80012c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001300 <TelemetryTask+0x58>)
 80012ca:	8011      	strh	r1, [r2, #0]
        sprintf(telemetryString, "#%s,TimeStamp,%d,Alt,Pres,Temp,V,GNSS,Acc,Gyro,State,ErrFlags\r\n", \
 80012cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001304 <TelemetryTask+0x5c>)
 80012ce:	490e      	ldr	r1, [pc, #56]	@ (8001308 <TelemetryTask+0x60>)
 80012d0:	480e      	ldr	r0, [pc, #56]	@ (800130c <TelemetryTask+0x64>)
 80012d2:	f005 ffeb 	bl	80072ac <siprintf>
        osMutexRelease(dataMutex);
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <TelemetryTask+0x54>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f002 f9f5 	bl	80036ca <osMutexRelease>

        SendTelemetry();
 80012e0:	f7ff fe2c 	bl	8000f3c <SendTelemetry>
        osDelay(100);
 80012e4:	2064      	movs	r0, #100	@ 0x64
 80012e6:	f002 f904 	bl	80034f2 <osDelay>
    while (!Recovered) {
 80012ea:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <TelemetryTask+0x68>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0df      	beq.n	80012b2 <TelemetryTask+0xa>
    }

  /* USER CODE END TelemetryTask */
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000358 	.word	0x20000358
 8001300:	20000254 	.word	0x20000254
 8001304:	08009620 	.word	0x08009620
 8001308:	08009628 	.word	0x08009628
 800130c:	20000258 	.word	0x20000258
 8001310:	2000023c 	.word	0x2000023c

08001314 <ArmedTask>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void ArmedTask(void *argument) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    printf("System in ARMED state. Performing diagnostics...\n\r");
 800131c:	480e      	ldr	r0, [pc, #56]	@ (8001358 <ArmedTask+0x44>)
 800131e:	f005 ff55 	bl	80071cc <iprintf>

    HAL_Delay(2000);
 8001322:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001326:	f000 faef 	bl	8001908 <HAL_Delay>
    printf("Diagnostics complete. Waiting for button press to LAUNCH.\n\r");
 800132a:	480c      	ldr	r0, [pc, #48]	@ (800135c <ArmedTask+0x48>)
 800132c:	f005 ff4e 	bl	80071cc <iprintf>

    while (1) {
        if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001330:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001334:	480a      	ldr	r0, [pc, #40]	@ (8001360 <ArmedTask+0x4c>)
 8001336:	f000 fd85 	bl	8001e44 <HAL_GPIO_ReadPin>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d106      	bne.n	800134e <ArmedTask+0x3a>
            osThreadNew(LaunchTask, NULL, NULL);
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	4807      	ldr	r0, [pc, #28]	@ (8001364 <ArmedTask+0x50>)
 8001346:	f002 f83b 	bl	80033c0 <osThreadNew>
            osThreadExit();
 800134a:	f002 f8cb 	bl	80034e4 <osThreadExit>
        }
        osDelay(100);
 800134e:	2064      	movs	r0, #100	@ 0x64
 8001350:	f002 f8cf 	bl	80034f2 <osDelay>
        if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001354:	e7ec      	b.n	8001330 <ArmedTask+0x1c>
 8001356:	bf00      	nop
 8001358:	08009668 	.word	0x08009668
 800135c:	0800969c 	.word	0x0800969c
 8001360:	40020800 	.word	0x40020800
 8001364:	08001369 	.word	0x08001369

08001368 <LaunchTask>:
    }
}
void LaunchTask(void *argument) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    printf("System in LAUNCH state. Detecting liftoff...\n\r");
 8001370:	480e      	ldr	r0, [pc, #56]	@ (80013ac <LaunchTask+0x44>)
 8001372:	f005 ff2b 	bl	80071cc <iprintf>

    HAL_Delay(1000);
 8001376:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800137a:	f000 fac5 	bl	8001908 <HAL_Delay>
    printf("Liftoff detected. Switching to ASCENT state.\n\r");
 800137e:	480c      	ldr	r0, [pc, #48]	@ (80013b0 <LaunchTask+0x48>)
 8001380:	f005 ff24 	bl	80071cc <iprintf>
    while(1){
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001384:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001388:	480a      	ldr	r0, [pc, #40]	@ (80013b4 <LaunchTask+0x4c>)
 800138a:	f000 fd5b 	bl	8001e44 <HAL_GPIO_ReadPin>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <LaunchTask+0x3a>

			osThreadNew(AscentTask, NULL, NULL);
 8001394:	2200      	movs	r2, #0
 8001396:	2100      	movs	r1, #0
 8001398:	4807      	ldr	r0, [pc, #28]	@ (80013b8 <LaunchTask+0x50>)
 800139a:	f002 f811 	bl	80033c0 <osThreadNew>
			osThreadExit();
 800139e:	f002 f8a1 	bl	80034e4 <osThreadExit>
		}
        osDelay(100);
 80013a2:	2064      	movs	r0, #100	@ 0x64
 80013a4:	f002 f8a5 	bl	80034f2 <osDelay>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 80013a8:	e7ec      	b.n	8001384 <LaunchTask+0x1c>
 80013aa:	bf00      	nop
 80013ac:	080096d8 	.word	0x080096d8
 80013b0:	08009708 	.word	0x08009708
 80013b4:	40020800 	.word	0x40020800
 80013b8:	080013bd 	.word	0x080013bd

080013bc <AscentTask>:
    }
}

void AscentTask(void *argument) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
    printf("System in ASCENT state. Monitoring flight data...\n\r");
 80013c4:	480e      	ldr	r0, [pc, #56]	@ (8001400 <AscentTask+0x44>)
 80013c6:	f005 ff01 	bl	80071cc <iprintf>

    HAL_Delay(3000);
 80013ca:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013ce:	f000 fa9b 	bl	8001908 <HAL_Delay>
    printf("Motor burnout detected. Switching to DESCENT state.\n\r");
 80013d2:	480c      	ldr	r0, [pc, #48]	@ (8001404 <AscentTask+0x48>)
 80013d4:	f005 fefa 	bl	80071cc <iprintf>

    while(1){
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 80013d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013dc:	480a      	ldr	r0, [pc, #40]	@ (8001408 <AscentTask+0x4c>)
 80013de:	f000 fd31 	bl	8001e44 <HAL_GPIO_ReadPin>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d106      	bne.n	80013f6 <AscentTask+0x3a>

			osThreadNew(DescentTask, NULL, NULL);
 80013e8:	2200      	movs	r2, #0
 80013ea:	2100      	movs	r1, #0
 80013ec:	4807      	ldr	r0, [pc, #28]	@ (800140c <AscentTask+0x50>)
 80013ee:	f001 ffe7 	bl	80033c0 <osThreadNew>
			osThreadExit();
 80013f2:	f002 f877 	bl	80034e4 <osThreadExit>
		}
        osDelay(100);
 80013f6:	2064      	movs	r0, #100	@ 0x64
 80013f8:	f002 f87b 	bl	80034f2 <osDelay>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 80013fc:	e7ec      	b.n	80013d8 <AscentTask+0x1c>
 80013fe:	bf00      	nop
 8001400:	08009738 	.word	0x08009738
 8001404:	0800976c 	.word	0x0800976c
 8001408:	40020800 	.word	0x40020800
 800140c:	08001411 	.word	0x08001411

08001410 <DescentTask>:
    }
}

void DescentTask(void *argument) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    printf("System in DESCENT state. Deploying parachutes...\n\r");
 8001418:	4816      	ldr	r0, [pc, #88]	@ (8001474 <DescentTask+0x64>)
 800141a:	f005 fed7 	bl	80071cc <iprintf>

    printf("Releasing drogue parachute.\n");
 800141e:	4816      	ldr	r0, [pc, #88]	@ (8001478 <DescentTask+0x68>)
 8001420:	f005 ff3c 	bl	800729c <puts>
    HAL_Delay(1000);
 8001424:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001428:	f000 fa6e 	bl	8001908 <HAL_Delay>
    printf("Payload ejection.\n");
 800142c:	4813      	ldr	r0, [pc, #76]	@ (800147c <DescentTask+0x6c>)
 800142e:	f005 ff35 	bl	800729c <puts>
    HAL_Delay(1000);
 8001432:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001436:	f000 fa67 	bl	8001908 <HAL_Delay>
    printf("Deploying main parachute.\n");
 800143a:	4811      	ldr	r0, [pc, #68]	@ (8001480 <DescentTask+0x70>)
 800143c:	f005 ff2e 	bl	800729c <puts>
    HAL_Delay(1000);
 8001440:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001444:	f000 fa60 	bl	8001908 <HAL_Delay>

    printf("Switching to RECOVERY state.\n");
 8001448:	480e      	ldr	r0, [pc, #56]	@ (8001484 <DescentTask+0x74>)
 800144a:	f005 ff27 	bl	800729c <puts>

    while(1){
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 800144e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001452:	480d      	ldr	r0, [pc, #52]	@ (8001488 <DescentTask+0x78>)
 8001454:	f000 fcf6 	bl	8001e44 <HAL_GPIO_ReadPin>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d106      	bne.n	800146c <DescentTask+0x5c>

			osThreadNew(RecoveryTask, NULL, NULL);
 800145e:	2200      	movs	r2, #0
 8001460:	2100      	movs	r1, #0
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <DescentTask+0x7c>)
 8001464:	f001 ffac 	bl	80033c0 <osThreadNew>
			osThreadExit();
 8001468:	f002 f83c 	bl	80034e4 <osThreadExit>
		}
        osDelay(100);
 800146c:	2064      	movs	r0, #100	@ 0x64
 800146e:	f002 f840 	bl	80034f2 <osDelay>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001472:	e7ec      	b.n	800144e <DescentTask+0x3e>
 8001474:	080097a4 	.word	0x080097a4
 8001478:	080097d8 	.word	0x080097d8
 800147c:	080097f4 	.word	0x080097f4
 8001480:	08009808 	.word	0x08009808
 8001484:	08009824 	.word	0x08009824
 8001488:	40020800 	.word	0x40020800
 800148c:	08001491 	.word	0x08001491

08001490 <RecoveryTask>:
    }
}

void RecoveryTask(void *argument) {
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    printf("System in RECOVERY state. Blinking LED and transmitting GPS data.\n");
 8001498:	480b      	ldr	r0, [pc, #44]	@ (80014c8 <RecoveryTask+0x38>)
 800149a:	f005 feff 	bl	800729c <puts>

    while (1) {
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800149e:	2120      	movs	r1, #32
 80014a0:	480a      	ldr	r0, [pc, #40]	@ (80014cc <RecoveryTask+0x3c>)
 80014a2:	f000 fd00 	bl	8001ea6 <HAL_GPIO_TogglePin>
        HAL_Delay(500);
 80014a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014aa:	f000 fa2d 	bl	8001908 <HAL_Delay>
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 80014ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014b2:	4807      	ldr	r0, [pc, #28]	@ (80014d0 <RecoveryTask+0x40>)
 80014b4:	f000 fcc6 	bl	8001e44 <HAL_GPIO_ReadPin>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1ef      	bne.n	800149e <RecoveryTask+0xe>
	        Recovered = 1;
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <RecoveryTask+0x44>)
 80014c0:	2201      	movs	r2, #1
 80014c2:	601a      	str	r2, [r3, #0]
			osThreadExit();
 80014c4:	f002 f80e 	bl	80034e4 <osThreadExit>
 80014c8:	08009844 	.word	0x08009844
 80014cc:	40020000 	.word	0x40020000
 80014d0:	40020800 	.word	0x40020800
 80014d4:	2000023c 	.word	0x2000023c

080014d8 <Error_Handler>:
    }
}


void Error_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
	...

080014e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_MspInit+0x54>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f6:	4a11      	ldr	r2, [pc, #68]	@ (800153c <HAL_MspInit+0x54>)
 80014f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_MspInit+0x54>)
 8001500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001502:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <HAL_MspInit+0x54>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <HAL_MspInit+0x54>)
 8001514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001518:	6413      	str	r3, [r2, #64]	@ 0x40
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <HAL_MspInit+0x54>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	210f      	movs	r1, #15
 800152a:	f06f 0001 	mvn.w	r0, #1
 800152e:	f000 facc 	bl	8001aca <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40023800 	.word	0x40023800

08001540 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b08a      	sub	sp, #40	@ 0x28
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a19      	ldr	r2, [pc, #100]	@ (80015c4 <HAL_UART_MspInit+0x84>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d12b      	bne.n	80015ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 800156c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001570:	6413      	str	r3, [r2, #64]	@ 0x40
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a10      	ldr	r2, [pc, #64]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <HAL_UART_MspInit+0x88>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800159a:	230c      	movs	r3, #12
 800159c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015aa:	2307      	movs	r3, #7
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	@ (80015cc <HAL_UART_MspInit+0x8c>)
 80015b6:	f000 fab1 	bl	8001b1c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015ba:	bf00      	nop
 80015bc:	3728      	adds	r7, #40	@ 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40004400 	.word	0x40004400
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020000 	.word	0x40020000

080015d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <NMI_Handler+0x4>

080015d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <HardFault_Handler+0x4>

080015e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <MemManage_Handler+0x4>

080015e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <BusFault_Handler+0x4>

080015f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <UsageFault_Handler+0x4>

080015f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800160a:	f000 f95d 	bl	80018c8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800160e:	f003 ff45 	bl	800549c <xTaskGetSchedulerState>
 8001612:	4603      	mov	r3, r0
 8001614:	2b01      	cmp	r3, #1
 8001616:	d001      	beq.n	800161c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001618:	f004 fe3e 	bl	8006298 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800161c:	bf00      	nop
 800161e:	bd80      	pop	{r7, pc}

08001620 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return 1;
 8001624:	2301      	movs	r3, #1
}
 8001626:	4618      	mov	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <_kill>:

int _kill(int pid, int sig)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800163a:	f005 ff81 	bl	8007540 <__errno>
 800163e:	4603      	mov	r3, r0
 8001640:	2216      	movs	r2, #22
 8001642:	601a      	str	r2, [r3, #0]
  return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <_exit>:

void _exit (int status)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001658:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff ffe7 	bl	8001630 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001662:	bf00      	nop
 8001664:	e7fd      	b.n	8001662 <_exit+0x12>

08001666 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b086      	sub	sp, #24
 800166a:	af00      	add	r7, sp, #0
 800166c:	60f8      	str	r0, [r7, #12]
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	e00a      	b.n	800168e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001678:	f3af 8000 	nop.w
 800167c:	4601      	mov	r1, r0
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	1c5a      	adds	r2, r3, #1
 8001682:	60ba      	str	r2, [r7, #8]
 8001684:	b2ca      	uxtb	r2, r1
 8001686:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	3301      	adds	r3, #1
 800168c:	617b      	str	r3, [r7, #20]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	429a      	cmp	r2, r3
 8001694:	dbf0      	blt.n	8001678 <_read+0x12>
  }

  return len;
 8001696:	687b      	ldr	r3, [r7, #4]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	e009      	b.n	80016c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	1c5a      	adds	r2, r3, #1
 80016b6:	60ba      	str	r2, [r7, #8]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fc0c 	bl	8000ed8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	3301      	adds	r3, #1
 80016c4:	617b      	str	r3, [r7, #20]
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	dbf1      	blt.n	80016b2 <_write+0x12>
  }
  return len;
 80016ce:	687b      	ldr	r3, [r7, #4]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <_close>:

int _close(int file)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001700:	605a      	str	r2, [r3, #4]
  return 0;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <_isatty>:

int _isatty(int file)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001718:	2301      	movs	r3, #1
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001726:	b480      	push	{r7}
 8001728:	b085      	sub	sp, #20
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001732:	2300      	movs	r3, #0
}
 8001734:	4618      	mov	r0, r3
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001748:	4a14      	ldr	r2, [pc, #80]	@ (800179c <_sbrk+0x5c>)
 800174a:	4b15      	ldr	r3, [pc, #84]	@ (80017a0 <_sbrk+0x60>)
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001754:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d102      	bne.n	8001762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800175c:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <_sbrk+0x64>)
 800175e:	4a12      	ldr	r2, [pc, #72]	@ (80017a8 <_sbrk+0x68>)
 8001760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001762:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <_sbrk+0x64>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	429a      	cmp	r2, r3
 800176e:	d207      	bcs.n	8001780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001770:	f005 fee6 	bl	8007540 <__errno>
 8001774:	4603      	mov	r3, r0
 8001776:	220c      	movs	r2, #12
 8001778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800177a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800177e:	e009      	b.n	8001794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <_sbrk+0x64>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001786:	4b07      	ldr	r3, [pc, #28]	@ (80017a4 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <_sbrk+0x64>)
 8001790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001792:	68fb      	ldr	r3, [r7, #12]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20020000 	.word	0x20020000
 80017a0:	00000400 	.word	0x00000400
 80017a4:	2000035c 	.word	0x2000035c
 80017a8:	20004e00 	.word	0x20004e00

080017ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <SystemInit+0x20>)
 80017b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017b6:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <SystemInit+0x20>)
 80017b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c0:	bf00      	nop
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001808 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017d4:	f7ff ffea 	bl	80017ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017d8:	480c      	ldr	r0, [pc, #48]	@ (800180c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017da:	490d      	ldr	r1, [pc, #52]	@ (8001810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e0:	e002      	b.n	80017e8 <LoopCopyDataInit>

080017e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e6:	3304      	adds	r3, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ec:	d3f9      	bcc.n	80017e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f0:	4c0a      	ldr	r4, [pc, #40]	@ (800181c <LoopFillZerobss+0x22>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f4:	e001      	b.n	80017fa <LoopFillZerobss>

080017f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f8:	3204      	adds	r2, #4

080017fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017fc:	d3fb      	bcc.n	80017f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017fe:	f005 fea5 	bl	800754c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001802:	f7ff fba7 	bl	8000f54 <main>
  bx  lr    
 8001806:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800180c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001810:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001814:	08009cc8 	.word	0x08009cc8
  ldr r2, =_sbss
 8001818:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800181c:	20004e00 	.word	0x20004e00

08001820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001820:	e7fe      	b.n	8001820 <ADC_IRQHandler>
	...

08001824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001828:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <HAL_Init+0x40>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a0d      	ldr	r2, [pc, #52]	@ (8001864 <HAL_Init+0x40>)
 800182e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001832:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001834:	4b0b      	ldr	r3, [pc, #44]	@ (8001864 <HAL_Init+0x40>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0a      	ldr	r2, [pc, #40]	@ (8001864 <HAL_Init+0x40>)
 800183a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800183e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001840:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <HAL_Init+0x40>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a07      	ldr	r2, [pc, #28]	@ (8001864 <HAL_Init+0x40>)
 8001846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800184a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800184c:	2003      	movs	r0, #3
 800184e:	f000 f931 	bl	8001ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001852:	200f      	movs	r0, #15
 8001854:	f000 f808 	bl	8001868 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001858:	f7ff fe46 	bl	80014e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40023c00 	.word	0x40023c00

08001868 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_InitTick+0x54>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <HAL_InitTick+0x58>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800187e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001882:	fbb2 f3f3 	udiv	r3, r2, r3
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f93b 	bl	8001b02 <HAL_SYSTICK_Config>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e00e      	b.n	80018b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b0f      	cmp	r3, #15
 800189a:	d80a      	bhi.n	80018b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800189c:	2200      	movs	r2, #0
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018a4:	f000 f911 	bl	8001aca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a8:	4a06      	ldr	r2, [pc, #24]	@ (80018c4 <HAL_InitTick+0x5c>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ae:	2300      	movs	r3, #0
 80018b0:	e000      	b.n	80018b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000008 	.word	0x20000008
 80018c4:	20000004 	.word	0x20000004

080018c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_IncTick+0x20>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <HAL_IncTick+0x24>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4413      	add	r3, r2
 80018d8:	4a04      	ldr	r2, [pc, #16]	@ (80018ec <HAL_IncTick+0x24>)
 80018da:	6013      	str	r3, [r2, #0]
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	20000008 	.word	0x20000008
 80018ec:	20000360 	.word	0x20000360

080018f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  return uwTick;
 80018f4:	4b03      	ldr	r3, [pc, #12]	@ (8001904 <HAL_GetTick+0x14>)
 80018f6:	681b      	ldr	r3, [r3, #0]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	20000360 	.word	0x20000360

08001908 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001910:	f7ff ffee 	bl	80018f0 <HAL_GetTick>
 8001914:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001920:	d005      	beq.n	800192e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001922:	4b0a      	ldr	r3, [pc, #40]	@ (800194c <HAL_Delay+0x44>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4413      	add	r3, r2
 800192c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800192e:	bf00      	nop
 8001930:	f7ff ffde 	bl	80018f0 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	429a      	cmp	r2, r3
 800193e:	d8f7      	bhi.n	8001930 <HAL_Delay+0x28>
  {
  }
}
 8001940:	bf00      	nop
 8001942:	bf00      	nop
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000008 	.word	0x20000008

08001950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f003 0307 	and.w	r3, r3, #7
 800195e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800196c:	4013      	ands	r3, r2
 800196e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001978:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800197c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001982:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <__NVIC_SetPriorityGrouping+0x44>)
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	60d3      	str	r3, [r2, #12]
}
 8001988:	bf00      	nop
 800198a:	3714      	adds	r7, #20
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800199c:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <__NVIC_GetPriorityGrouping+0x18>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	f003 0307 	and.w	r3, r3, #7
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	6039      	str	r1, [r7, #0]
 80019be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	db0a      	blt.n	80019de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	490c      	ldr	r1, [pc, #48]	@ (8001a00 <__NVIC_SetPriority+0x4c>)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	0112      	lsls	r2, r2, #4
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	440b      	add	r3, r1
 80019d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019dc:	e00a      	b.n	80019f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4908      	ldr	r1, [pc, #32]	@ (8001a04 <__NVIC_SetPriority+0x50>)
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	3b04      	subs	r3, #4
 80019ec:	0112      	lsls	r2, r2, #4
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	440b      	add	r3, r1
 80019f2:	761a      	strb	r2, [r3, #24]
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000e100 	.word	0xe000e100
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	@ 0x24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f1c3 0307 	rsb	r3, r3, #7
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	bf28      	it	cs
 8001a26:	2304      	movcs	r3, #4
 8001a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	2b06      	cmp	r3, #6
 8001a30:	d902      	bls.n	8001a38 <NVIC_EncodePriority+0x30>
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3b03      	subs	r3, #3
 8001a36:	e000      	b.n	8001a3a <NVIC_EncodePriority+0x32>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43da      	mvns	r2, r3
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	401a      	ands	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5a:	43d9      	mvns	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a60:	4313      	orrs	r3, r2
         );
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3724      	adds	r7, #36	@ 0x24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a80:	d301      	bcc.n	8001a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00f      	b.n	8001aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8e:	210f      	movs	r1, #15
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a94:	f7ff ff8e 	bl	80019b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <SysTick_Config+0x40>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ff47 	bl	8001950 <__NVIC_SetPriorityGrouping>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001adc:	f7ff ff5c 	bl	8001998 <__NVIC_GetPriorityGrouping>
 8001ae0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	6978      	ldr	r0, [r7, #20]
 8001ae8:	f7ff ff8e 	bl	8001a08 <NVIC_EncodePriority>
 8001aec:	4602      	mov	r2, r0
 8001aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff5d 	bl	80019b4 <__NVIC_SetPriority>
}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffb0 	bl	8001a70 <SysTick_Config>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
	...

08001b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b089      	sub	sp, #36	@ 0x24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
 8001b36:	e165      	b.n	8001e04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b38:	2201      	movs	r2, #1
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	f040 8154 	bne.w	8001dfe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d005      	beq.n	8001b6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d130      	bne.n	8001bd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	2203      	movs	r2, #3
 8001b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4013      	ands	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	68da      	ldr	r2, [r3, #12]
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	091b      	lsrs	r3, r3, #4
 8001bba:	f003 0201 	and.w	r2, r3, #1
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	d017      	beq.n	8001c0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	2203      	movs	r2, #3
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d123      	bne.n	8001c60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	08da      	lsrs	r2, r3, #3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3208      	adds	r2, #8
 8001c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	691a      	ldr	r2, [r3, #16]
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	08da      	lsrs	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3208      	adds	r2, #8
 8001c5a:	69b9      	ldr	r1, [r7, #24]
 8001c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4013      	ands	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 0203 	and.w	r2, r3, #3
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 80ae 	beq.w	8001dfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b5d      	ldr	r3, [pc, #372]	@ (8001e1c <HAL_GPIO_Init+0x300>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	4a5c      	ldr	r2, [pc, #368]	@ (8001e1c <HAL_GPIO_Init+0x300>)
 8001cac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cb2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e1c <HAL_GPIO_Init+0x300>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cbe:	4a58      	ldr	r2, [pc, #352]	@ (8001e20 <HAL_GPIO_Init+0x304>)
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	089b      	lsrs	r3, r3, #2
 8001cc4:	3302      	adds	r3, #2
 8001cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	220f      	movs	r2, #15
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a4f      	ldr	r2, [pc, #316]	@ (8001e24 <HAL_GPIO_Init+0x308>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d025      	beq.n	8001d36 <HAL_GPIO_Init+0x21a>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a4e      	ldr	r2, [pc, #312]	@ (8001e28 <HAL_GPIO_Init+0x30c>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d01f      	beq.n	8001d32 <HAL_GPIO_Init+0x216>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a4d      	ldr	r2, [pc, #308]	@ (8001e2c <HAL_GPIO_Init+0x310>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d019      	beq.n	8001d2e <HAL_GPIO_Init+0x212>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a4c      	ldr	r2, [pc, #304]	@ (8001e30 <HAL_GPIO_Init+0x314>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d013      	beq.n	8001d2a <HAL_GPIO_Init+0x20e>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4b      	ldr	r2, [pc, #300]	@ (8001e34 <HAL_GPIO_Init+0x318>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d00d      	beq.n	8001d26 <HAL_GPIO_Init+0x20a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4a      	ldr	r2, [pc, #296]	@ (8001e38 <HAL_GPIO_Init+0x31c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d007      	beq.n	8001d22 <HAL_GPIO_Init+0x206>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a49      	ldr	r2, [pc, #292]	@ (8001e3c <HAL_GPIO_Init+0x320>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d101      	bne.n	8001d1e <HAL_GPIO_Init+0x202>
 8001d1a:	2306      	movs	r3, #6
 8001d1c:	e00c      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d1e:	2307      	movs	r3, #7
 8001d20:	e00a      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d22:	2305      	movs	r3, #5
 8001d24:	e008      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d26:	2304      	movs	r3, #4
 8001d28:	e006      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e004      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e002      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_GPIO_Init+0x21c>
 8001d36:	2300      	movs	r3, #0
 8001d38:	69fa      	ldr	r2, [r7, #28]
 8001d3a:	f002 0203 	and.w	r2, r2, #3
 8001d3e:	0092      	lsls	r2, r2, #2
 8001d40:	4093      	lsls	r3, r2
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d48:	4935      	ldr	r1, [pc, #212]	@ (8001e20 <HAL_GPIO_Init+0x304>)
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	089b      	lsrs	r3, r3, #2
 8001d4e:	3302      	adds	r3, #2
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d56:	4b3a      	ldr	r3, [pc, #232]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4013      	ands	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d7a:	4a31      	ldr	r2, [pc, #196]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d80:	4b2f      	ldr	r3, [pc, #188]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001da4:	4a26      	ldr	r2, [pc, #152]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001daa:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dce:	4a1c      	ldr	r2, [pc, #112]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001df8:	4a11      	ldr	r2, [pc, #68]	@ (8001e40 <HAL_GPIO_Init+0x324>)
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3301      	adds	r3, #1
 8001e02:	61fb      	str	r3, [r7, #28]
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	2b0f      	cmp	r3, #15
 8001e08:	f67f ae96 	bls.w	8001b38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	bf00      	nop
 8001e10:	3724      	adds	r7, #36	@ 0x24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40013800 	.word	0x40013800
 8001e24:	40020000 	.word	0x40020000
 8001e28:	40020400 	.word	0x40020400
 8001e2c:	40020800 	.word	0x40020800
 8001e30:	40020c00 	.word	0x40020c00
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40021400 	.word	0x40021400
 8001e3c:	40021800 	.word	0x40021800
 8001e40:	40013c00 	.word	0x40013c00

08001e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	887b      	ldrh	r3, [r7, #2]
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
 8001e60:	e001      	b.n	8001e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e62:	2300      	movs	r3, #0
 8001e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
 8001e80:	4613      	mov	r3, r2
 8001e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e84:	787b      	ldrb	r3, [r7, #1]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d003      	beq.n	8001e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e90:	e003      	b.n	8001e9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e92:	887b      	ldrh	r3, [r7, #2]
 8001e94:	041a      	lsls	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	619a      	str	r2, [r3, #24]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001eb8:	887a      	ldrh	r2, [r7, #2]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	041a      	lsls	r2, r3, #16
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	43d9      	mvns	r1, r3
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	400b      	ands	r3, r1
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	619a      	str	r2, [r3, #24]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0cc      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef0:	4b68      	ldr	r3, [pc, #416]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 030f 	and.w	r3, r3, #15
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d90c      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	4b65      	ldr	r3, [pc, #404]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f06:	4b63      	ldr	r3, [pc, #396]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d001      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0b8      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d020      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f30:	4b59      	ldr	r3, [pc, #356]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	4a58      	ldr	r2, [pc, #352]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001f3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f48:	4b53      	ldr	r3, [pc, #332]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	4a52      	ldr	r2, [pc, #328]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001f52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b50      	ldr	r3, [pc, #320]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	494d      	ldr	r1, [pc, #308]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d044      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	4b47      	ldr	r3, [pc, #284]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d119      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e07f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d003      	beq.n	8001f9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d107      	bne.n	8001faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d109      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e06f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001faa:	4b3b      	ldr	r3, [pc, #236]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e067      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fba:	4b37      	ldr	r3, [pc, #220]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f023 0203 	bic.w	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4934      	ldr	r1, [pc, #208]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fcc:	f7ff fc90 	bl	80018f0 <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd4:	f7ff fc8c 	bl	80018f0 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e04f      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fea:	4b2b      	ldr	r3, [pc, #172]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 020c 	and.w	r2, r3, #12
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1eb      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b25      	ldr	r3, [pc, #148]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 030f 	and.w	r3, r3, #15
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d20c      	bcs.n	8002024 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b22      	ldr	r3, [pc, #136]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002012:	4b20      	ldr	r3, [pc, #128]	@ (8002094 <HAL_RCC_ClockConfig+0x1b8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d001      	beq.n	8002024 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e032      	b.n	800208a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d008      	beq.n	8002042 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002030:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	4916      	ldr	r1, [pc, #88]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d009      	beq.n	8002062 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204e:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	490e      	ldr	r1, [pc, #56]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	4313      	orrs	r3, r2
 8002060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002062:	f000 f855 	bl	8002110 <HAL_RCC_GetSysClockFreq>
 8002066:	4602      	mov	r2, r0
 8002068:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <HAL_RCC_ClockConfig+0x1bc>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	490a      	ldr	r1, [pc, #40]	@ (800209c <HAL_RCC_ClockConfig+0x1c0>)
 8002074:	5ccb      	ldrb	r3, [r1, r3]
 8002076:	fa22 f303 	lsr.w	r3, r2, r3
 800207a:	4a09      	ldr	r2, [pc, #36]	@ (80020a0 <HAL_RCC_ClockConfig+0x1c4>)
 800207c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fbf0 	bl	8001868 <HAL_InitTick>

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023c00 	.word	0x40023c00
 8002098:	40023800 	.word	0x40023800
 800209c:	0800992c 	.word	0x0800992c
 80020a0:	20000000 	.word	0x20000000
 80020a4:	20000004 	.word	0x20000004

080020a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020ac:	4b03      	ldr	r3, [pc, #12]	@ (80020bc <HAL_RCC_GetHCLKFreq+0x14>)
 80020ae:	681b      	ldr	r3, [r3, #0]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000000 	.word	0x20000000

080020c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020c4:	f7ff fff0 	bl	80020a8 <HAL_RCC_GetHCLKFreq>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	0a9b      	lsrs	r3, r3, #10
 80020d0:	f003 0307 	and.w	r3, r3, #7
 80020d4:	4903      	ldr	r1, [pc, #12]	@ (80020e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020d6:	5ccb      	ldrb	r3, [r1, r3]
 80020d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020dc:	4618      	mov	r0, r3
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40023800 	.word	0x40023800
 80020e4:	0800993c 	.word	0x0800993c

080020e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020ec:	f7ff ffdc 	bl	80020a8 <HAL_RCC_GetHCLKFreq>
 80020f0:	4602      	mov	r2, r0
 80020f2:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	0b5b      	lsrs	r3, r3, #13
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	4903      	ldr	r1, [pc, #12]	@ (800210c <HAL_RCC_GetPCLK2Freq+0x24>)
 80020fe:	5ccb      	ldrb	r3, [r1, r3]
 8002100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002104:	4618      	mov	r0, r3
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40023800 	.word	0x40023800
 800210c:	0800993c 	.word	0x0800993c

08002110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002114:	b0ae      	sub	sp, #184	@ 0xb8
 8002116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002118:	2300      	movs	r3, #0
 800211a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002130:	2300      	movs	r3, #0
 8002132:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002136:	4bcb      	ldr	r3, [pc, #812]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b0c      	cmp	r3, #12
 8002140:	f200 8206 	bhi.w	8002550 <HAL_RCC_GetSysClockFreq+0x440>
 8002144:	a201      	add	r2, pc, #4	@ (adr r2, 800214c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214a:	bf00      	nop
 800214c:	08002181 	.word	0x08002181
 8002150:	08002551 	.word	0x08002551
 8002154:	08002551 	.word	0x08002551
 8002158:	08002551 	.word	0x08002551
 800215c:	08002189 	.word	0x08002189
 8002160:	08002551 	.word	0x08002551
 8002164:	08002551 	.word	0x08002551
 8002168:	08002551 	.word	0x08002551
 800216c:	08002191 	.word	0x08002191
 8002170:	08002551 	.word	0x08002551
 8002174:	08002551 	.word	0x08002551
 8002178:	08002551 	.word	0x08002551
 800217c:	08002381 	.word	0x08002381
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002180:	4bb9      	ldr	r3, [pc, #740]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x358>)
 8002182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002186:	e1e7      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002188:	4bb8      	ldr	r3, [pc, #736]	@ (800246c <HAL_RCC_GetSysClockFreq+0x35c>)
 800218a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800218e:	e1e3      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002190:	4bb4      	ldr	r3, [pc, #720]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002198:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800219c:	4bb1      	ldr	r3, [pc, #708]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d071      	beq.n	800228c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021a8:	4bae      	ldr	r3, [pc, #696]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	099b      	lsrs	r3, r3, #6
 80021ae:	2200      	movs	r2, #0
 80021b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80021b4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80021b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80021ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80021ce:	4622      	mov	r2, r4
 80021d0:	462b      	mov	r3, r5
 80021d2:	f04f 0000 	mov.w	r0, #0
 80021d6:	f04f 0100 	mov.w	r1, #0
 80021da:	0159      	lsls	r1, r3, #5
 80021dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021e0:	0150      	lsls	r0, r2, #5
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4621      	mov	r1, r4
 80021e8:	1a51      	subs	r1, r2, r1
 80021ea:	6439      	str	r1, [r7, #64]	@ 0x40
 80021ec:	4629      	mov	r1, r5
 80021ee:	eb63 0301 	sbc.w	r3, r3, r1
 80021f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002200:	4649      	mov	r1, r9
 8002202:	018b      	lsls	r3, r1, #6
 8002204:	4641      	mov	r1, r8
 8002206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800220a:	4641      	mov	r1, r8
 800220c:	018a      	lsls	r2, r1, #6
 800220e:	4641      	mov	r1, r8
 8002210:	1a51      	subs	r1, r2, r1
 8002212:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002214:	4649      	mov	r1, r9
 8002216:	eb63 0301 	sbc.w	r3, r3, r1
 800221a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	f04f 0300 	mov.w	r3, #0
 8002224:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002228:	4649      	mov	r1, r9
 800222a:	00cb      	lsls	r3, r1, #3
 800222c:	4641      	mov	r1, r8
 800222e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002232:	4641      	mov	r1, r8
 8002234:	00ca      	lsls	r2, r1, #3
 8002236:	4610      	mov	r0, r2
 8002238:	4619      	mov	r1, r3
 800223a:	4603      	mov	r3, r0
 800223c:	4622      	mov	r2, r4
 800223e:	189b      	adds	r3, r3, r2
 8002240:	633b      	str	r3, [r7, #48]	@ 0x30
 8002242:	462b      	mov	r3, r5
 8002244:	460a      	mov	r2, r1
 8002246:	eb42 0303 	adc.w	r3, r2, r3
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002258:	4629      	mov	r1, r5
 800225a:	024b      	lsls	r3, r1, #9
 800225c:	4621      	mov	r1, r4
 800225e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002262:	4621      	mov	r1, r4
 8002264:	024a      	lsls	r2, r1, #9
 8002266:	4610      	mov	r0, r2
 8002268:	4619      	mov	r1, r3
 800226a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800226e:	2200      	movs	r2, #0
 8002270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002274:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002278:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800227c:	f7fe fcb4 	bl	8000be8 <__aeabi_uldivmod>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4613      	mov	r3, r2
 8002286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800228a:	e067      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800228c:	4b75      	ldr	r3, [pc, #468]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	099b      	lsrs	r3, r3, #6
 8002292:	2200      	movs	r2, #0
 8002294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002298:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800229c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022a6:	2300      	movs	r3, #0
 80022a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80022aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80022ae:	4622      	mov	r2, r4
 80022b0:	462b      	mov	r3, r5
 80022b2:	f04f 0000 	mov.w	r0, #0
 80022b6:	f04f 0100 	mov.w	r1, #0
 80022ba:	0159      	lsls	r1, r3, #5
 80022bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022c0:	0150      	lsls	r0, r2, #5
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	4621      	mov	r1, r4
 80022c8:	1a51      	subs	r1, r2, r1
 80022ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 80022cc:	4629      	mov	r1, r5
 80022ce:	eb63 0301 	sbc.w	r3, r3, r1
 80022d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80022e0:	4649      	mov	r1, r9
 80022e2:	018b      	lsls	r3, r1, #6
 80022e4:	4641      	mov	r1, r8
 80022e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022ea:	4641      	mov	r1, r8
 80022ec:	018a      	lsls	r2, r1, #6
 80022ee:	4641      	mov	r1, r8
 80022f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80022f4:	4649      	mov	r1, r9
 80022f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002306:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800230a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800230e:	4692      	mov	sl, r2
 8002310:	469b      	mov	fp, r3
 8002312:	4623      	mov	r3, r4
 8002314:	eb1a 0303 	adds.w	r3, sl, r3
 8002318:	623b      	str	r3, [r7, #32]
 800231a:	462b      	mov	r3, r5
 800231c:	eb4b 0303 	adc.w	r3, fp, r3
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800232e:	4629      	mov	r1, r5
 8002330:	028b      	lsls	r3, r1, #10
 8002332:	4621      	mov	r1, r4
 8002334:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002338:	4621      	mov	r1, r4
 800233a:	028a      	lsls	r2, r1, #10
 800233c:	4610      	mov	r0, r2
 800233e:	4619      	mov	r1, r3
 8002340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002344:	2200      	movs	r2, #0
 8002346:	673b      	str	r3, [r7, #112]	@ 0x70
 8002348:	677a      	str	r2, [r7, #116]	@ 0x74
 800234a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800234e:	f7fe fc4b 	bl	8000be8 <__aeabi_uldivmod>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4613      	mov	r3, r2
 8002358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800235c:	4b41      	ldr	r3, [pc, #260]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	0c1b      	lsrs	r3, r3, #16
 8002362:	f003 0303 	and.w	r3, r3, #3
 8002366:	3301      	adds	r3, #1
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800236e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002372:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002376:	fbb2 f3f3 	udiv	r3, r2, r3
 800237a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800237e:	e0eb      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002380:	4b38      	ldr	r3, [pc, #224]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800238c:	4b35      	ldr	r3, [pc, #212]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d06b      	beq.n	8002470 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002398:	4b32      	ldr	r3, [pc, #200]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x354>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	2200      	movs	r2, #0
 80023a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80023a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80023ac:	2300      	movs	r3, #0
 80023ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80023b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023b4:	4622      	mov	r2, r4
 80023b6:	462b      	mov	r3, r5
 80023b8:	f04f 0000 	mov.w	r0, #0
 80023bc:	f04f 0100 	mov.w	r1, #0
 80023c0:	0159      	lsls	r1, r3, #5
 80023c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c6:	0150      	lsls	r0, r2, #5
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4621      	mov	r1, r4
 80023ce:	1a51      	subs	r1, r2, r1
 80023d0:	61b9      	str	r1, [r7, #24]
 80023d2:	4629      	mov	r1, r5
 80023d4:	eb63 0301 	sbc.w	r3, r3, r1
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	f04f 0200 	mov.w	r2, #0
 80023de:	f04f 0300 	mov.w	r3, #0
 80023e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80023e6:	4659      	mov	r1, fp
 80023e8:	018b      	lsls	r3, r1, #6
 80023ea:	4651      	mov	r1, sl
 80023ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f0:	4651      	mov	r1, sl
 80023f2:	018a      	lsls	r2, r1, #6
 80023f4:	4651      	mov	r1, sl
 80023f6:	ebb2 0801 	subs.w	r8, r2, r1
 80023fa:	4659      	mov	r1, fp
 80023fc:	eb63 0901 	sbc.w	r9, r3, r1
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800240c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002410:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002414:	4690      	mov	r8, r2
 8002416:	4699      	mov	r9, r3
 8002418:	4623      	mov	r3, r4
 800241a:	eb18 0303 	adds.w	r3, r8, r3
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	462b      	mov	r3, r5
 8002422:	eb49 0303 	adc.w	r3, r9, r3
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002434:	4629      	mov	r1, r5
 8002436:	024b      	lsls	r3, r1, #9
 8002438:	4621      	mov	r1, r4
 800243a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800243e:	4621      	mov	r1, r4
 8002440:	024a      	lsls	r2, r1, #9
 8002442:	4610      	mov	r0, r2
 8002444:	4619      	mov	r1, r3
 8002446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800244a:	2200      	movs	r2, #0
 800244c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800244e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002450:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002454:	f7fe fbc8 	bl	8000be8 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4613      	mov	r3, r2
 800245e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002462:	e065      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x420>
 8002464:	40023800 	.word	0x40023800
 8002468:	00f42400 	.word	0x00f42400
 800246c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002470:	4b3d      	ldr	r3, [pc, #244]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x458>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	099b      	lsrs	r3, r3, #6
 8002476:	2200      	movs	r2, #0
 8002478:	4618      	mov	r0, r3
 800247a:	4611      	mov	r1, r2
 800247c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002480:	653b      	str	r3, [r7, #80]	@ 0x50
 8002482:	2300      	movs	r3, #0
 8002484:	657b      	str	r3, [r7, #84]	@ 0x54
 8002486:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800248a:	4642      	mov	r2, r8
 800248c:	464b      	mov	r3, r9
 800248e:	f04f 0000 	mov.w	r0, #0
 8002492:	f04f 0100 	mov.w	r1, #0
 8002496:	0159      	lsls	r1, r3, #5
 8002498:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800249c:	0150      	lsls	r0, r2, #5
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4641      	mov	r1, r8
 80024a4:	1a51      	subs	r1, r2, r1
 80024a6:	60b9      	str	r1, [r7, #8]
 80024a8:	4649      	mov	r1, r9
 80024aa:	eb63 0301 	sbc.w	r3, r3, r1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	f04f 0200 	mov.w	r2, #0
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80024bc:	4659      	mov	r1, fp
 80024be:	018b      	lsls	r3, r1, #6
 80024c0:	4651      	mov	r1, sl
 80024c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024c6:	4651      	mov	r1, sl
 80024c8:	018a      	lsls	r2, r1, #6
 80024ca:	4651      	mov	r1, sl
 80024cc:	1a54      	subs	r4, r2, r1
 80024ce:	4659      	mov	r1, fp
 80024d0:	eb63 0501 	sbc.w	r5, r3, r1
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	00eb      	lsls	r3, r5, #3
 80024de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024e2:	00e2      	lsls	r2, r4, #3
 80024e4:	4614      	mov	r4, r2
 80024e6:	461d      	mov	r5, r3
 80024e8:	4643      	mov	r3, r8
 80024ea:	18e3      	adds	r3, r4, r3
 80024ec:	603b      	str	r3, [r7, #0]
 80024ee:	464b      	mov	r3, r9
 80024f0:	eb45 0303 	adc.w	r3, r5, r3
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	f04f 0300 	mov.w	r3, #0
 80024fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002502:	4629      	mov	r1, r5
 8002504:	028b      	lsls	r3, r1, #10
 8002506:	4621      	mov	r1, r4
 8002508:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800250c:	4621      	mov	r1, r4
 800250e:	028a      	lsls	r2, r1, #10
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002518:	2200      	movs	r2, #0
 800251a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800251c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800251e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002522:	f7fe fb61 	bl	8000be8 <__aeabi_uldivmod>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4613      	mov	r3, r2
 800252c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002530:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x458>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	0f1b      	lsrs	r3, r3, #28
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800253e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002542:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800254e:	e003      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002552:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002556:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002558:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800255c:	4618      	mov	r0, r3
 800255e:	37b8      	adds	r7, #184	@ 0xb8
 8002560:	46bd      	mov	sp, r7
 8002562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800
 800256c:	00f42400 	.word	0x00f42400

08002570 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e28d      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 8083 	beq.w	8002696 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002590:	4b94      	ldr	r3, [pc, #592]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 030c 	and.w	r3, r3, #12
 8002598:	2b04      	cmp	r3, #4
 800259a:	d019      	beq.n	80025d0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800259c:	4b91      	ldr	r3, [pc, #580]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 030c 	and.w	r3, r3, #12
        || \
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d106      	bne.n	80025b6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80025a8:	4b8e      	ldr	r3, [pc, #568]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025b4:	d00c      	beq.n	80025d0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025b6:	4b8b      	ldr	r3, [pc, #556]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d112      	bne.n	80025e8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025c2:	4b88      	ldr	r3, [pc, #544]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025ce:	d10b      	bne.n	80025e8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d0:	4b84      	ldr	r3, [pc, #528]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d05b      	beq.n	8002694 <HAL_RCC_OscConfig+0x124>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d157      	bne.n	8002694 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e25a      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025f0:	d106      	bne.n	8002600 <HAL_RCC_OscConfig+0x90>
 80025f2:	4b7c      	ldr	r3, [pc, #496]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a7b      	ldr	r2, [pc, #492]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e01d      	b.n	800263c <HAL_RCC_OscConfig+0xcc>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002608:	d10c      	bne.n	8002624 <HAL_RCC_OscConfig+0xb4>
 800260a:	4b76      	ldr	r3, [pc, #472]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a75      	ldr	r2, [pc, #468]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	4b73      	ldr	r3, [pc, #460]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a72      	ldr	r2, [pc, #456]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e00b      	b.n	800263c <HAL_RCC_OscConfig+0xcc>
 8002624:	4b6f      	ldr	r3, [pc, #444]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a6e      	ldr	r2, [pc, #440]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 800262a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800262e:	6013      	str	r3, [r2, #0]
 8002630:	4b6c      	ldr	r3, [pc, #432]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a6b      	ldr	r2, [pc, #428]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002636:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800263a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d013      	beq.n	800266c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7ff f954 	bl	80018f0 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7ff f950 	bl	80018f0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e21f      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	4b61      	ldr	r3, [pc, #388]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0xdc>
 800266a:	e014      	b.n	8002696 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7ff f940 	bl	80018f0 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002674:	f7ff f93c 	bl	80018f0 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b64      	cmp	r3, #100	@ 0x64
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e20b      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002686:	4b57      	ldr	r3, [pc, #348]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x104>
 8002692:	e000      	b.n	8002696 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d06f      	beq.n	8002782 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80026a2:	4b50      	ldr	r3, [pc, #320]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d017      	beq.n	80026de <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026ae:	4b4d      	ldr	r3, [pc, #308]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 030c 	and.w	r3, r3, #12
        || \
 80026b6:	2b08      	cmp	r3, #8
 80026b8:	d105      	bne.n	80026c6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026ba:	4b4a      	ldr	r3, [pc, #296]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026c6:	4b47      	ldr	r3, [pc, #284]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80026ce:	2b0c      	cmp	r3, #12
 80026d0:	d11c      	bne.n	800270c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026d2:	4b44      	ldr	r3, [pc, #272]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d116      	bne.n	800270c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026de:	4b41      	ldr	r3, [pc, #260]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <HAL_RCC_OscConfig+0x186>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d001      	beq.n	80026f6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e1d3      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f6:	4b3b      	ldr	r3, [pc, #236]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4937      	ldr	r1, [pc, #220]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002706:	4313      	orrs	r3, r2
 8002708:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270a:	e03a      	b.n	8002782 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d020      	beq.n	8002756 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002714:	4b34      	ldr	r3, [pc, #208]	@ (80027e8 <HAL_RCC_OscConfig+0x278>)
 8002716:	2201      	movs	r2, #1
 8002718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271a:	f7ff f8e9 	bl	80018f0 <HAL_GetTick>
 800271e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002720:	e008      	b.n	8002734 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002722:	f7ff f8e5 	bl	80018f0 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e1b4      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002734:	4b2b      	ldr	r3, [pc, #172]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0f0      	beq.n	8002722 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002740:	4b28      	ldr	r3, [pc, #160]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691b      	ldr	r3, [r3, #16]
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	4925      	ldr	r1, [pc, #148]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002750:	4313      	orrs	r3, r2
 8002752:	600b      	str	r3, [r1, #0]
 8002754:	e015      	b.n	8002782 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002756:	4b24      	ldr	r3, [pc, #144]	@ (80027e8 <HAL_RCC_OscConfig+0x278>)
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275c:	f7ff f8c8 	bl	80018f0 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002764:	f7ff f8c4 	bl	80018f0 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e193      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002776:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f0      	bne.n	8002764 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b00      	cmp	r3, #0
 800278c:	d036      	beq.n	80027fc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d016      	beq.n	80027c4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002796:	4b15      	ldr	r3, [pc, #84]	@ (80027ec <HAL_RCC_OscConfig+0x27c>)
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7ff f8a8 	bl	80018f0 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a4:	f7ff f8a4 	bl	80018f0 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e173      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b6:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <HAL_RCC_OscConfig+0x274>)
 80027b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0f0      	beq.n	80027a4 <HAL_RCC_OscConfig+0x234>
 80027c2:	e01b      	b.n	80027fc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027c4:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_RCC_OscConfig+0x27c>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ca:	f7ff f891 	bl	80018f0 <HAL_GetTick>
 80027ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d0:	e00e      	b.n	80027f0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d2:	f7ff f88d 	bl	80018f0 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d907      	bls.n	80027f0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e15c      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
 80027e4:	40023800 	.word	0x40023800
 80027e8:	42470000 	.word	0x42470000
 80027ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f0:	4b8a      	ldr	r3, [pc, #552]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80027f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1ea      	bne.n	80027d2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 8097 	beq.w	8002938 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800280a:	2300      	movs	r3, #0
 800280c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800280e:	4b83      	ldr	r3, [pc, #524]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10f      	bne.n	800283a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60bb      	str	r3, [r7, #8]
 800281e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	4a7e      	ldr	r2, [pc, #504]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002828:	6413      	str	r3, [r2, #64]	@ 0x40
 800282a:	4b7c      	ldr	r3, [pc, #496]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002832:	60bb      	str	r3, [r7, #8]
 8002834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002836:	2301      	movs	r3, #1
 8002838:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283a:	4b79      	ldr	r3, [pc, #484]	@ (8002a20 <HAL_RCC_OscConfig+0x4b0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002842:	2b00      	cmp	r3, #0
 8002844:	d118      	bne.n	8002878 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002846:	4b76      	ldr	r3, [pc, #472]	@ (8002a20 <HAL_RCC_OscConfig+0x4b0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a75      	ldr	r2, [pc, #468]	@ (8002a20 <HAL_RCC_OscConfig+0x4b0>)
 800284c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002852:	f7ff f84d 	bl	80018f0 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285a:	f7ff f849 	bl	80018f0 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e118      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286c:	4b6c      	ldr	r3, [pc, #432]	@ (8002a20 <HAL_RCC_OscConfig+0x4b0>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0f0      	beq.n	800285a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d106      	bne.n	800288e <HAL_RCC_OscConfig+0x31e>
 8002880:	4b66      	ldr	r3, [pc, #408]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002884:	4a65      	ldr	r2, [pc, #404]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	6713      	str	r3, [r2, #112]	@ 0x70
 800288c:	e01c      	b.n	80028c8 <HAL_RCC_OscConfig+0x358>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b05      	cmp	r3, #5
 8002894:	d10c      	bne.n	80028b0 <HAL_RCC_OscConfig+0x340>
 8002896:	4b61      	ldr	r3, [pc, #388]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289a:	4a60      	ldr	r2, [pc, #384]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 800289c:	f043 0304 	orr.w	r3, r3, #4
 80028a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028a2:	4b5e      	ldr	r3, [pc, #376]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ae:	e00b      	b.n	80028c8 <HAL_RCC_OscConfig+0x358>
 80028b0:	4b5a      	ldr	r3, [pc, #360]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b4:	4a59      	ldr	r2, [pc, #356]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028b6:	f023 0301 	bic.w	r3, r3, #1
 80028ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80028bc:	4b57      	ldr	r3, [pc, #348]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c0:	4a56      	ldr	r2, [pc, #344]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028c2:	f023 0304 	bic.w	r3, r3, #4
 80028c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d015      	beq.n	80028fc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7ff f80e 	bl	80018f0 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d6:	e00a      	b.n	80028ee <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028d8:	f7ff f80a 	bl	80018f0 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e0d7      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ee:	4b4b      	ldr	r3, [pc, #300]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80028f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d0ee      	beq.n	80028d8 <HAL_RCC_OscConfig+0x368>
 80028fa:	e014      	b.n	8002926 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fc:	f7fe fff8 	bl	80018f0 <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002902:	e00a      	b.n	800291a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002904:	f7fe fff4 	bl	80018f0 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002912:	4293      	cmp	r3, r2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e0c1      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800291a:	4b40      	ldr	r3, [pc, #256]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 800291c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1ee      	bne.n	8002904 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002926:	7dfb      	ldrb	r3, [r7, #23]
 8002928:	2b01      	cmp	r3, #1
 800292a:	d105      	bne.n	8002938 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800292c:	4b3b      	ldr	r3, [pc, #236]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 800292e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002930:	4a3a      	ldr	r2, [pc, #232]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002936:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	2b00      	cmp	r3, #0
 800293e:	f000 80ad 	beq.w	8002a9c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002942:	4b36      	ldr	r3, [pc, #216]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	2b08      	cmp	r3, #8
 800294c:	d060      	beq.n	8002a10 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b02      	cmp	r3, #2
 8002954:	d145      	bne.n	80029e2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002956:	4b33      	ldr	r3, [pc, #204]	@ (8002a24 <HAL_RCC_OscConfig+0x4b4>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295c:	f7fe ffc8 	bl	80018f0 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002964:	f7fe ffc4 	bl	80018f0 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e093      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002976:	4b29      	ldr	r3, [pc, #164]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69da      	ldr	r2, [r3, #28]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002990:	019b      	lsls	r3, r3, #6
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	085b      	lsrs	r3, r3, #1
 800299a:	3b01      	subs	r3, #1
 800299c:	041b      	lsls	r3, r3, #16
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a4:	061b      	lsls	r3, r3, #24
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ac:	071b      	lsls	r3, r3, #28
 80029ae:	491b      	ldr	r1, [pc, #108]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a24 <HAL_RCC_OscConfig+0x4b4>)
 80029b6:	2201      	movs	r2, #1
 80029b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ba:	f7fe ff99 	bl	80018f0 <HAL_GetTick>
 80029be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c2:	f7fe ff95 	bl	80018f0 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e064      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d4:	4b11      	ldr	r3, [pc, #68]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0f0      	beq.n	80029c2 <HAL_RCC_OscConfig+0x452>
 80029e0:	e05c      	b.n	8002a9c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e2:	4b10      	ldr	r3, [pc, #64]	@ (8002a24 <HAL_RCC_OscConfig+0x4b4>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e8:	f7fe ff82 	bl	80018f0 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f0:	f7fe ff7e 	bl	80018f0 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e04d      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_RCC_OscConfig+0x4ac>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1f0      	bne.n	80029f0 <HAL_RCC_OscConfig+0x480>
 8002a0e:	e045      	b.n	8002a9c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d107      	bne.n	8002a28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e040      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40007000 	.word	0x40007000
 8002a24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a28:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa8 <HAL_RCC_OscConfig+0x538>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d030      	beq.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d129      	bne.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d122      	bne.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a58:	4013      	ands	r3, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d119      	bne.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6e:	085b      	lsrs	r3, r3, #1
 8002a70:	3b01      	subs	r3, #1
 8002a72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d10f      	bne.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d107      	bne.n	8002a98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d001      	beq.n	8002a9c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e000      	b.n	8002a9e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40023800 	.word	0x40023800

08002aac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e042      	b.n	8002b44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d106      	bne.n	8002ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7fe fd34 	bl	8001540 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2224      	movs	r2, #36	@ 0x24
 8002adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68da      	ldr	r2, [r3, #12]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002aee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f973 	bl	8002ddc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	691a      	ldr	r2, [r3, #16]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	695a      	ldr	r2, [r3, #20]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08a      	sub	sp, #40	@ 0x28
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	603b      	str	r3, [r7, #0]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	2b20      	cmp	r3, #32
 8002b6a:	d175      	bne.n	8002c58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d002      	beq.n	8002b78 <HAL_UART_Transmit+0x2c>
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e06e      	b.n	8002c5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2221      	movs	r2, #33	@ 0x21
 8002b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b8a:	f7fe feb1 	bl	80018f0 <HAL_GetTick>
 8002b8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	88fa      	ldrh	r2, [r7, #6]
 8002b94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	88fa      	ldrh	r2, [r7, #6]
 8002b9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba4:	d108      	bne.n	8002bb8 <HAL_UART_Transmit+0x6c>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d104      	bne.n	8002bb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	61bb      	str	r3, [r7, #24]
 8002bb6:	e003      	b.n	8002bc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bc0:	e02e      	b.n	8002c20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2180      	movs	r1, #128	@ 0x80
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 f848 	bl	8002c62 <UART_WaitOnFlagUntilTimeout>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e03a      	b.n	8002c5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10b      	bne.n	8002c02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	61bb      	str	r3, [r7, #24]
 8002c00:	e007      	b.n	8002c12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	781a      	ldrb	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1cb      	bne.n	8002bc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2200      	movs	r2, #0
 8002c32:	2140      	movs	r1, #64	@ 0x40
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 f814 	bl	8002c62 <UART_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d005      	beq.n	8002c4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e006      	b.n	8002c5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c54:	2300      	movs	r3, #0
 8002c56:	e000      	b.n	8002c5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c58:	2302      	movs	r3, #2
  }
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b086      	sub	sp, #24
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	60f8      	str	r0, [r7, #12]
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	603b      	str	r3, [r7, #0]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c72:	e03b      	b.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c7a:	d037      	beq.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c7c:	f7fe fe38 	bl	80018f0 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	6a3a      	ldr	r2, [r7, #32]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d302      	bcc.n	8002c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e03a      	b.n	8002d0c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d023      	beq.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	2b80      	cmp	r3, #128	@ 0x80
 8002ca8:	d020      	beq.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	2b40      	cmp	r3, #64	@ 0x40
 8002cae:	d01d      	beq.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0308 	and.w	r3, r3, #8
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d116      	bne.n	8002cec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	617b      	str	r3, [r7, #20]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f000 f81d 	bl	8002d14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2208      	movs	r2, #8
 8002cde:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e00f      	b.n	8002d0c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	bf0c      	ite	eq
 8002cfc:	2301      	moveq	r3, #1
 8002cfe:	2300      	movne	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	461a      	mov	r2, r3
 8002d04:	79fb      	ldrb	r3, [r7, #7]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d0b4      	beq.n	8002c74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b095      	sub	sp, #84	@ 0x54
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	330c      	adds	r3, #12
 8002d22:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d26:	e853 3f00 	ldrex	r3, [r3]
 8002d2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	330c      	adds	r3, #12
 8002d3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d44:	e841 2300 	strex	r3, r2, [r1]
 8002d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e5      	bne.n	8002d1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	3314      	adds	r3, #20
 8002d56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	e853 3f00 	ldrex	r3, [r3]
 8002d5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f023 0301 	bic.w	r3, r3, #1
 8002d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3314      	adds	r3, #20
 8002d6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d78:	e841 2300 	strex	r3, r2, [r1]
 8002d7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1e5      	bne.n	8002d50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d119      	bne.n	8002dc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	330c      	adds	r3, #12
 8002d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	e853 3f00 	ldrex	r3, [r3]
 8002d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f023 0310 	bic.w	r3, r3, #16
 8002da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	330c      	adds	r3, #12
 8002daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dac:	61ba      	str	r2, [r7, #24]
 8002dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db0:	6979      	ldr	r1, [r7, #20]
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	e841 2300 	strex	r3, r2, [r1]
 8002db8:	613b      	str	r3, [r7, #16]
   return(result);
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1e5      	bne.n	8002d8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002dce:	bf00      	nop
 8002dd0:	3754      	adds	r7, #84	@ 0x54
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
	...

08002ddc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002de0:	b0c0      	sub	sp, #256	@ 0x100
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002df8:	68d9      	ldr	r1, [r3, #12]
 8002dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	ea40 0301 	orr.w	r3, r0, r1
 8002e04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	431a      	orrs	r2, r3
 8002e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e34:	f021 010c 	bic.w	r1, r1, #12
 8002e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e42:	430b      	orrs	r3, r1
 8002e44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e56:	6999      	ldr	r1, [r3, #24]
 8002e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	ea40 0301 	orr.w	r3, r0, r1
 8002e62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	4b8f      	ldr	r3, [pc, #572]	@ (80030a8 <UART_SetConfig+0x2cc>)
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d005      	beq.n	8002e7c <UART_SetConfig+0xa0>
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4b8d      	ldr	r3, [pc, #564]	@ (80030ac <UART_SetConfig+0x2d0>)
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d104      	bne.n	8002e86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e7c:	f7ff f934 	bl	80020e8 <HAL_RCC_GetPCLK2Freq>
 8002e80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002e84:	e003      	b.n	8002e8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e86:	f7ff f91b 	bl	80020c0 <HAL_RCC_GetPCLK1Freq>
 8002e8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e98:	f040 810c 	bne.w	80030b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ea6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002eaa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002eae:	4622      	mov	r2, r4
 8002eb0:	462b      	mov	r3, r5
 8002eb2:	1891      	adds	r1, r2, r2
 8002eb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002eb6:	415b      	adcs	r3, r3
 8002eb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002eba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	eb12 0801 	adds.w	r8, r2, r1
 8002ec4:	4629      	mov	r1, r5
 8002ec6:	eb43 0901 	adc.w	r9, r3, r1
 8002eca:	f04f 0200 	mov.w	r2, #0
 8002ece:	f04f 0300 	mov.w	r3, #0
 8002ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002eda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ede:	4690      	mov	r8, r2
 8002ee0:	4699      	mov	r9, r3
 8002ee2:	4623      	mov	r3, r4
 8002ee4:	eb18 0303 	adds.w	r3, r8, r3
 8002ee8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002eec:	462b      	mov	r3, r5
 8002eee:	eb49 0303 	adc.w	r3, r9, r3
 8002ef2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	18db      	adds	r3, r3, r3
 8002f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f10:	4613      	mov	r3, r2
 8002f12:	eb42 0303 	adc.w	r3, r2, r3
 8002f16:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f20:	f7fd fe62 	bl	8000be8 <__aeabi_uldivmod>
 8002f24:	4602      	mov	r2, r0
 8002f26:	460b      	mov	r3, r1
 8002f28:	4b61      	ldr	r3, [pc, #388]	@ (80030b0 <UART_SetConfig+0x2d4>)
 8002f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f2e:	095b      	lsrs	r3, r3, #5
 8002f30:	011c      	lsls	r4, r3, #4
 8002f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f36:	2200      	movs	r2, #0
 8002f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f44:	4642      	mov	r2, r8
 8002f46:	464b      	mov	r3, r9
 8002f48:	1891      	adds	r1, r2, r2
 8002f4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f4c:	415b      	adcs	r3, r3
 8002f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f54:	4641      	mov	r1, r8
 8002f56:	eb12 0a01 	adds.w	sl, r2, r1
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	eb43 0b01 	adc.w	fp, r3, r1
 8002f60:	f04f 0200 	mov.w	r2, #0
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f74:	4692      	mov	sl, r2
 8002f76:	469b      	mov	fp, r3
 8002f78:	4643      	mov	r3, r8
 8002f7a:	eb1a 0303 	adds.w	r3, sl, r3
 8002f7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002f82:	464b      	mov	r3, r9
 8002f84:	eb4b 0303 	adc.w	r3, fp, r3
 8002f88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002f9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	18db      	adds	r3, r3, r3
 8002fa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	eb42 0303 	adc.w	r3, r2, r3
 8002fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002fb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002fb6:	f7fd fe17 	bl	8000be8 <__aeabi_uldivmod>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80030b0 <UART_SetConfig+0x2d4>)
 8002fc2:	fba3 2301 	umull	r2, r3, r3, r1
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	2264      	movs	r2, #100	@ 0x64
 8002fca:	fb02 f303 	mul.w	r3, r2, r3
 8002fce:	1acb      	subs	r3, r1, r3
 8002fd0:	00db      	lsls	r3, r3, #3
 8002fd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002fd6:	4b36      	ldr	r3, [pc, #216]	@ (80030b0 <UART_SetConfig+0x2d4>)
 8002fd8:	fba3 2302 	umull	r2, r3, r3, r2
 8002fdc:	095b      	lsrs	r3, r3, #5
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002fe4:	441c      	add	r4, r3
 8002fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fea:	2200      	movs	r2, #0
 8002fec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ff0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ff4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ff8:	4642      	mov	r2, r8
 8002ffa:	464b      	mov	r3, r9
 8002ffc:	1891      	adds	r1, r2, r2
 8002ffe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003000:	415b      	adcs	r3, r3
 8003002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003004:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003008:	4641      	mov	r1, r8
 800300a:	1851      	adds	r1, r2, r1
 800300c:	6339      	str	r1, [r7, #48]	@ 0x30
 800300e:	4649      	mov	r1, r9
 8003010:	414b      	adcs	r3, r1
 8003012:	637b      	str	r3, [r7, #52]	@ 0x34
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003020:	4659      	mov	r1, fp
 8003022:	00cb      	lsls	r3, r1, #3
 8003024:	4651      	mov	r1, sl
 8003026:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800302a:	4651      	mov	r1, sl
 800302c:	00ca      	lsls	r2, r1, #3
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	4603      	mov	r3, r0
 8003034:	4642      	mov	r2, r8
 8003036:	189b      	adds	r3, r3, r2
 8003038:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800303c:	464b      	mov	r3, r9
 800303e:	460a      	mov	r2, r1
 8003040:	eb42 0303 	adc.w	r3, r2, r3
 8003044:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003054:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003058:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800305c:	460b      	mov	r3, r1
 800305e:	18db      	adds	r3, r3, r3
 8003060:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003062:	4613      	mov	r3, r2
 8003064:	eb42 0303 	adc.w	r3, r2, r3
 8003068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800306a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800306e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003072:	f7fd fdb9 	bl	8000be8 <__aeabi_uldivmod>
 8003076:	4602      	mov	r2, r0
 8003078:	460b      	mov	r3, r1
 800307a:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <UART_SetConfig+0x2d4>)
 800307c:	fba3 1302 	umull	r1, r3, r3, r2
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	2164      	movs	r1, #100	@ 0x64
 8003084:	fb01 f303 	mul.w	r3, r1, r3
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	3332      	adds	r3, #50	@ 0x32
 800308e:	4a08      	ldr	r2, [pc, #32]	@ (80030b0 <UART_SetConfig+0x2d4>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	095b      	lsrs	r3, r3, #5
 8003096:	f003 0207 	and.w	r2, r3, #7
 800309a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4422      	add	r2, r4
 80030a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030a4:	e106      	b.n	80032b4 <UART_SetConfig+0x4d8>
 80030a6:	bf00      	nop
 80030a8:	40011000 	.word	0x40011000
 80030ac:	40011400 	.word	0x40011400
 80030b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030b8:	2200      	movs	r2, #0
 80030ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80030be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80030c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80030c6:	4642      	mov	r2, r8
 80030c8:	464b      	mov	r3, r9
 80030ca:	1891      	adds	r1, r2, r2
 80030cc:	6239      	str	r1, [r7, #32]
 80030ce:	415b      	adcs	r3, r3
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030d6:	4641      	mov	r1, r8
 80030d8:	1854      	adds	r4, r2, r1
 80030da:	4649      	mov	r1, r9
 80030dc:	eb43 0501 	adc.w	r5, r3, r1
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	f04f 0300 	mov.w	r3, #0
 80030e8:	00eb      	lsls	r3, r5, #3
 80030ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030ee:	00e2      	lsls	r2, r4, #3
 80030f0:	4614      	mov	r4, r2
 80030f2:	461d      	mov	r5, r3
 80030f4:	4643      	mov	r3, r8
 80030f6:	18e3      	adds	r3, r4, r3
 80030f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80030fc:	464b      	mov	r3, r9
 80030fe:	eb45 0303 	adc.w	r3, r5, r3
 8003102:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003112:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003122:	4629      	mov	r1, r5
 8003124:	008b      	lsls	r3, r1, #2
 8003126:	4621      	mov	r1, r4
 8003128:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800312c:	4621      	mov	r1, r4
 800312e:	008a      	lsls	r2, r1, #2
 8003130:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003134:	f7fd fd58 	bl	8000be8 <__aeabi_uldivmod>
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	4b60      	ldr	r3, [pc, #384]	@ (80032c0 <UART_SetConfig+0x4e4>)
 800313e:	fba3 2302 	umull	r2, r3, r3, r2
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	011c      	lsls	r4, r3, #4
 8003146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800314a:	2200      	movs	r2, #0
 800314c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003150:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003154:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003158:	4642      	mov	r2, r8
 800315a:	464b      	mov	r3, r9
 800315c:	1891      	adds	r1, r2, r2
 800315e:	61b9      	str	r1, [r7, #24]
 8003160:	415b      	adcs	r3, r3
 8003162:	61fb      	str	r3, [r7, #28]
 8003164:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003168:	4641      	mov	r1, r8
 800316a:	1851      	adds	r1, r2, r1
 800316c:	6139      	str	r1, [r7, #16]
 800316e:	4649      	mov	r1, r9
 8003170:	414b      	adcs	r3, r1
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003180:	4659      	mov	r1, fp
 8003182:	00cb      	lsls	r3, r1, #3
 8003184:	4651      	mov	r1, sl
 8003186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800318a:	4651      	mov	r1, sl
 800318c:	00ca      	lsls	r2, r1, #3
 800318e:	4610      	mov	r0, r2
 8003190:	4619      	mov	r1, r3
 8003192:	4603      	mov	r3, r0
 8003194:	4642      	mov	r2, r8
 8003196:	189b      	adds	r3, r3, r2
 8003198:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800319c:	464b      	mov	r3, r9
 800319e:	460a      	mov	r2, r1
 80031a0:	eb42 0303 	adc.w	r3, r2, r3
 80031a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80031c0:	4649      	mov	r1, r9
 80031c2:	008b      	lsls	r3, r1, #2
 80031c4:	4641      	mov	r1, r8
 80031c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031ca:	4641      	mov	r1, r8
 80031cc:	008a      	lsls	r2, r1, #2
 80031ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80031d2:	f7fd fd09 	bl	8000be8 <__aeabi_uldivmod>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4611      	mov	r1, r2
 80031dc:	4b38      	ldr	r3, [pc, #224]	@ (80032c0 <UART_SetConfig+0x4e4>)
 80031de:	fba3 2301 	umull	r2, r3, r3, r1
 80031e2:	095b      	lsrs	r3, r3, #5
 80031e4:	2264      	movs	r2, #100	@ 0x64
 80031e6:	fb02 f303 	mul.w	r3, r2, r3
 80031ea:	1acb      	subs	r3, r1, r3
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	3332      	adds	r3, #50	@ 0x32
 80031f0:	4a33      	ldr	r2, [pc, #204]	@ (80032c0 <UART_SetConfig+0x4e4>)
 80031f2:	fba2 2303 	umull	r2, r3, r2, r3
 80031f6:	095b      	lsrs	r3, r3, #5
 80031f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031fc:	441c      	add	r4, r3
 80031fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003202:	2200      	movs	r2, #0
 8003204:	673b      	str	r3, [r7, #112]	@ 0x70
 8003206:	677a      	str	r2, [r7, #116]	@ 0x74
 8003208:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800320c:	4642      	mov	r2, r8
 800320e:	464b      	mov	r3, r9
 8003210:	1891      	adds	r1, r2, r2
 8003212:	60b9      	str	r1, [r7, #8]
 8003214:	415b      	adcs	r3, r3
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800321c:	4641      	mov	r1, r8
 800321e:	1851      	adds	r1, r2, r1
 8003220:	6039      	str	r1, [r7, #0]
 8003222:	4649      	mov	r1, r9
 8003224:	414b      	adcs	r3, r1
 8003226:	607b      	str	r3, [r7, #4]
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	f04f 0300 	mov.w	r3, #0
 8003230:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003234:	4659      	mov	r1, fp
 8003236:	00cb      	lsls	r3, r1, #3
 8003238:	4651      	mov	r1, sl
 800323a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800323e:	4651      	mov	r1, sl
 8003240:	00ca      	lsls	r2, r1, #3
 8003242:	4610      	mov	r0, r2
 8003244:	4619      	mov	r1, r3
 8003246:	4603      	mov	r3, r0
 8003248:	4642      	mov	r2, r8
 800324a:	189b      	adds	r3, r3, r2
 800324c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800324e:	464b      	mov	r3, r9
 8003250:	460a      	mov	r2, r1
 8003252:	eb42 0303 	adc.w	r3, r2, r3
 8003256:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	663b      	str	r3, [r7, #96]	@ 0x60
 8003262:	667a      	str	r2, [r7, #100]	@ 0x64
 8003264:	f04f 0200 	mov.w	r2, #0
 8003268:	f04f 0300 	mov.w	r3, #0
 800326c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003270:	4649      	mov	r1, r9
 8003272:	008b      	lsls	r3, r1, #2
 8003274:	4641      	mov	r1, r8
 8003276:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800327a:	4641      	mov	r1, r8
 800327c:	008a      	lsls	r2, r1, #2
 800327e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003282:	f7fd fcb1 	bl	8000be8 <__aeabi_uldivmod>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4b0d      	ldr	r3, [pc, #52]	@ (80032c0 <UART_SetConfig+0x4e4>)
 800328c:	fba3 1302 	umull	r1, r3, r3, r2
 8003290:	095b      	lsrs	r3, r3, #5
 8003292:	2164      	movs	r1, #100	@ 0x64
 8003294:	fb01 f303 	mul.w	r3, r1, r3
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	3332      	adds	r3, #50	@ 0x32
 800329e:	4a08      	ldr	r2, [pc, #32]	@ (80032c0 <UART_SetConfig+0x4e4>)
 80032a0:	fba2 2303 	umull	r2, r3, r2, r3
 80032a4:	095b      	lsrs	r3, r3, #5
 80032a6:	f003 020f 	and.w	r2, r3, #15
 80032aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4422      	add	r2, r4
 80032b2:	609a      	str	r2, [r3, #8]
}
 80032b4:	bf00      	nop
 80032b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80032ba:	46bd      	mov	sp, r7
 80032bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032c0:	51eb851f 	.word	0x51eb851f

080032c4 <__NVIC_SetPriority>:
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	6039      	str	r1, [r7, #0]
 80032ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	db0a      	blt.n	80032ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	490c      	ldr	r1, [pc, #48]	@ (8003310 <__NVIC_SetPriority+0x4c>)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	0112      	lsls	r2, r2, #4
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	440b      	add	r3, r1
 80032e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80032ec:	e00a      	b.n	8003304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	4908      	ldr	r1, [pc, #32]	@ (8003314 <__NVIC_SetPriority+0x50>)
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	3b04      	subs	r3, #4
 80032fc:	0112      	lsls	r2, r2, #4
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	440b      	add	r3, r1
 8003302:	761a      	strb	r2, [r3, #24]
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	e000e100 	.word	0xe000e100
 8003314:	e000ed00 	.word	0xe000ed00

08003318 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800331c:	2100      	movs	r1, #0
 800331e:	f06f 0004 	mvn.w	r0, #4
 8003322:	f7ff ffcf 	bl	80032c4 <__NVIC_SetPriority>
#endif
}
 8003326:	bf00      	nop
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003332:	f3ef 8305 	mrs	r3, IPSR
 8003336:	603b      	str	r3, [r7, #0]
  return(result);
 8003338:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800333e:	f06f 0305 	mvn.w	r3, #5
 8003342:	607b      	str	r3, [r7, #4]
 8003344:	e00c      	b.n	8003360 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003346:	4b0a      	ldr	r3, [pc, #40]	@ (8003370 <osKernelInitialize+0x44>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d105      	bne.n	800335a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800334e:	4b08      	ldr	r3, [pc, #32]	@ (8003370 <osKernelInitialize+0x44>)
 8003350:	2201      	movs	r2, #1
 8003352:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003354:	2300      	movs	r3, #0
 8003356:	607b      	str	r3, [r7, #4]
 8003358:	e002      	b.n	8003360 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800335a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800335e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003360:	687b      	ldr	r3, [r7, #4]
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	20000364 	.word	0x20000364

08003374 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800337a:	f3ef 8305 	mrs	r3, IPSR
 800337e:	603b      	str	r3, [r7, #0]
  return(result);
 8003380:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <osKernelStart+0x1a>
    stat = osErrorISR;
 8003386:	f06f 0305 	mvn.w	r3, #5
 800338a:	607b      	str	r3, [r7, #4]
 800338c:	e010      	b.n	80033b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800338e:	4b0b      	ldr	r3, [pc, #44]	@ (80033bc <osKernelStart+0x48>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2b01      	cmp	r3, #1
 8003394:	d109      	bne.n	80033aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003396:	f7ff ffbf 	bl	8003318 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800339a:	4b08      	ldr	r3, [pc, #32]	@ (80033bc <osKernelStart+0x48>)
 800339c:	2202      	movs	r2, #2
 800339e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80033a0:	f001 fc1e 	bl	8004be0 <vTaskStartScheduler>
      stat = osOK;
 80033a4:	2300      	movs	r3, #0
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	e002      	b.n	80033b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80033aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80033b0:	687b      	ldr	r3, [r7, #4]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000364 	.word	0x20000364

080033c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08e      	sub	sp, #56	@ 0x38
 80033c4:	af04      	add	r7, sp, #16
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80033cc:	2300      	movs	r3, #0
 80033ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033d0:	f3ef 8305 	mrs	r3, IPSR
 80033d4:	617b      	str	r3, [r7, #20]
  return(result);
 80033d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d17e      	bne.n	80034da <osThreadNew+0x11a>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d07b      	beq.n	80034da <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80033e2:	2380      	movs	r3, #128	@ 0x80
 80033e4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80033e6:	2318      	movs	r3, #24
 80033e8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80033ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033f2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d045      	beq.n	8003486 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <osThreadNew+0x48>
        name = attr->name;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d002      	beq.n	8003416 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <osThreadNew+0x6e>
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	2b38      	cmp	r3, #56	@ 0x38
 8003420:	d805      	bhi.n	800342e <osThreadNew+0x6e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <osThreadNew+0x72>
        return (NULL);
 800342e:	2300      	movs	r3, #0
 8003430:	e054      	b.n	80034dc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	089b      	lsrs	r3, r3, #2
 8003440:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00e      	beq.n	8003468 <osThreadNew+0xa8>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	2b5b      	cmp	r3, #91	@ 0x5b
 8003450:	d90a      	bls.n	8003468 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003456:	2b00      	cmp	r3, #0
 8003458:	d006      	beq.n	8003468 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <osThreadNew+0xa8>
        mem = 1;
 8003462:	2301      	movs	r3, #1
 8003464:	61bb      	str	r3, [r7, #24]
 8003466:	e010      	b.n	800348a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10c      	bne.n	800348a <osThreadNew+0xca>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d108      	bne.n	800348a <osThreadNew+0xca>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d104      	bne.n	800348a <osThreadNew+0xca>
          mem = 0;
 8003480:	2300      	movs	r3, #0
 8003482:	61bb      	str	r3, [r7, #24]
 8003484:	e001      	b.n	800348a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d110      	bne.n	80034b2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003498:	9202      	str	r2, [sp, #8]
 800349a:	9301      	str	r3, [sp, #4]
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	6a3a      	ldr	r2, [r7, #32]
 80034a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f001 f94a 	bl	8004740 <xTaskCreateStatic>
 80034ac:	4603      	mov	r3, r0
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	e013      	b.n	80034da <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d110      	bne.n	80034da <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	f107 0310 	add.w	r3, r7, #16
 80034c0:	9301      	str	r3, [sp, #4]
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f001 f998 	bl	8004800 <xTaskCreate>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d001      	beq.n	80034da <osThreadNew+0x11a>
            hTask = NULL;
 80034d6:	2300      	movs	r3, #0
 80034d8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80034da:	693b      	ldr	r3, [r7, #16]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3728      	adds	r7, #40	@ 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80034e8:	2000      	movs	r0, #0
 80034ea:	f001 facf 	bl	8004a8c <vTaskDelete>
#endif
  for (;;);
 80034ee:	bf00      	nop
 80034f0:	e7fd      	b.n	80034ee <osThreadExit+0xa>

080034f2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b084      	sub	sp, #16
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80034fa:	f3ef 8305 	mrs	r3, IPSR
 80034fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003500:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <osDelay+0x1c>
    stat = osErrorISR;
 8003506:	f06f 0305 	mvn.w	r3, #5
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	e007      	b.n	800351e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800350e:	2300      	movs	r3, #0
 8003510:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d002      	beq.n	800351e <osDelay+0x2c>
      vTaskDelay(ticks);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f001 fb2b 	bl	8004b74 <vTaskDelay>
    }
  }

  return (stat);
 800351e:	68fb      	ldr	r3, [r7, #12]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8003530:	2300      	movs	r3, #0
 8003532:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003534:	f3ef 8305 	mrs	r3, IPSR
 8003538:	60bb      	str	r3, [r7, #8]
  return(result);
 800353a:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800353c:	2b00      	cmp	r3, #0
 800353e:	d174      	bne.n	800362a <osMutexNew+0x102>
    if (attr != NULL) {
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <osMutexNew+0x26>
      type = attr->attr_bits;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	e001      	b.n	8003552 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800354e:	2300      	movs	r3, #0
 8003550:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d002      	beq.n	8003562 <osMutexNew+0x3a>
      rmtx = 1U;
 800355c:	2301      	movs	r3, #1
 800355e:	617b      	str	r3, [r7, #20]
 8003560:	e001      	b.n	8003566 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8003562:	2300      	movs	r3, #0
 8003564:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	f003 0308 	and.w	r3, r3, #8
 800356c:	2b00      	cmp	r3, #0
 800356e:	d15c      	bne.n	800362a <osMutexNew+0x102>
      mem = -1;
 8003570:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003574:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d015      	beq.n	80035a8 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d006      	beq.n	8003592 <osMutexNew+0x6a>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b4f      	cmp	r3, #79	@ 0x4f
 800358a:	d902      	bls.n	8003592 <osMutexNew+0x6a>
          mem = 1;
 800358c:	2301      	movs	r3, #1
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	e00c      	b.n	80035ac <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d108      	bne.n	80035ac <osMutexNew+0x84>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d104      	bne.n	80035ac <osMutexNew+0x84>
            mem = 0;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	e001      	b.n	80035ac <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d112      	bne.n	80035d8 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	4619      	mov	r1, r3
 80035be:	2004      	movs	r0, #4
 80035c0:	f000 fb1f 	bl	8003c02 <xQueueCreateMutexStatic>
 80035c4:	61f8      	str	r0, [r7, #28]
 80035c6:	e016      	b.n	80035f6 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	4619      	mov	r1, r3
 80035ce:	2001      	movs	r0, #1
 80035d0:	f000 fb17 	bl	8003c02 <xQueueCreateMutexStatic>
 80035d4:	61f8      	str	r0, [r7, #28]
 80035d6:	e00e      	b.n	80035f6 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10b      	bne.n	80035f6 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d004      	beq.n	80035ee <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80035e4:	2004      	movs	r0, #4
 80035e6:	f000 faf4 	bl	8003bd2 <xQueueCreateMutex>
 80035ea:	61f8      	str	r0, [r7, #28]
 80035ec:	e003      	b.n	80035f6 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80035ee:	2001      	movs	r0, #1
 80035f0:	f000 faef 	bl	8003bd2 <xQueueCreateMutex>
 80035f4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00c      	beq.n	8003616 <osMutexNew+0xee>
        if (attr != NULL) {
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <osMutexNew+0xe2>
          name = attr->name;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	e001      	b.n	800360e <osMutexNew+0xe6>
        } else {
          name = NULL;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800360e:	68f9      	ldr	r1, [r7, #12]
 8003610:	69f8      	ldr	r0, [r7, #28]
 8003612:	f001 f837 	bl	8004684 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d006      	beq.n	800362a <osMutexNew+0x102>
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f043 0301 	orr.w	r3, r3, #1
 8003628:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800362a:	69fb      	ldr	r3, [r7, #28]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3720      	adds	r7, #32
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f023 0301 	bic.w	r3, r3, #1
 8003644:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003652:	f3ef 8305 	mrs	r3, IPSR
 8003656:	60bb      	str	r3, [r7, #8]
  return(result);
 8003658:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800365e:	f06f 0305 	mvn.w	r3, #5
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	e02c      	b.n	80036c0 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d103      	bne.n	8003674 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800366c:	f06f 0303 	mvn.w	r3, #3
 8003670:	617b      	str	r3, [r7, #20]
 8003672:	e025      	b.n	80036c0 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d011      	beq.n	800369e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800367a:	6839      	ldr	r1, [r7, #0]
 800367c:	6938      	ldr	r0, [r7, #16]
 800367e:	f000 fb10 	bl	8003ca2 <xQueueTakeMutexRecursive>
 8003682:	4603      	mov	r3, r0
 8003684:	2b01      	cmp	r3, #1
 8003686:	d01b      	beq.n	80036c0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800368e:	f06f 0301 	mvn.w	r3, #1
 8003692:	617b      	str	r3, [r7, #20]
 8003694:	e014      	b.n	80036c0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8003696:	f06f 0302 	mvn.w	r3, #2
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	e010      	b.n	80036c0 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800369e:	6839      	ldr	r1, [r7, #0]
 80036a0:	6938      	ldr	r0, [r7, #16]
 80036a2:	f000 fdb7 	bl	8004214 <xQueueSemaphoreTake>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d009      	beq.n	80036c0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80036b2:	f06f 0301 	mvn.w	r3, #1
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e002      	b.n	80036c0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80036ba:	f06f 0302 	mvn.w	r3, #2
 80036be:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80036c0:	697b      	ldr	r3, [r7, #20]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3718      	adds	r7, #24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b086      	sub	sp, #24
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f023 0301 	bic.w	r3, r3, #1
 80036d8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036e6:	f3ef 8305 	mrs	r3, IPSR
 80036ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80036ec:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <osMutexRelease+0x30>
    stat = osErrorISR;
 80036f2:	f06f 0305 	mvn.w	r3, #5
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	e01f      	b.n	800373a <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d103      	bne.n	8003708 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8003700:	f06f 0303 	mvn.w	r3, #3
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	e018      	b.n	800373a <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d009      	beq.n	8003722 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800370e:	6938      	ldr	r0, [r7, #16]
 8003710:	f000 fa92 	bl	8003c38 <xQueueGiveMutexRecursive>
 8003714:	4603      	mov	r3, r0
 8003716:	2b01      	cmp	r3, #1
 8003718:	d00f      	beq.n	800373a <osMutexRelease+0x70>
        stat = osErrorResource;
 800371a:	f06f 0302 	mvn.w	r3, #2
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	e00b      	b.n	800373a <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8003722:	2300      	movs	r3, #0
 8003724:	2200      	movs	r2, #0
 8003726:	2100      	movs	r1, #0
 8003728:	6938      	ldr	r0, [r7, #16]
 800372a:	f000 faf1 	bl	8003d10 <xQueueGenericSend>
 800372e:	4603      	mov	r3, r0
 8003730:	2b01      	cmp	r3, #1
 8003732:	d002      	beq.n	800373a <osMutexRelease+0x70>
        stat = osErrorResource;
 8003734:	f06f 0302 	mvn.w	r3, #2
 8003738:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800373a:	697b      	ldr	r3, [r7, #20]
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4a07      	ldr	r2, [pc, #28]	@ (8003770 <vApplicationGetIdleTaskMemory+0x2c>)
 8003754:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	4a06      	ldr	r2, [pc, #24]	@ (8003774 <vApplicationGetIdleTaskMemory+0x30>)
 800375a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2280      	movs	r2, #128	@ 0x80
 8003760:	601a      	str	r2, [r3, #0]
}
 8003762:	bf00      	nop
 8003764:	3714      	adds	r7, #20
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	20000368 	.word	0x20000368
 8003774:	200003c4 	.word	0x200003c4

08003778 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4a07      	ldr	r2, [pc, #28]	@ (80037a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003788:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	4a06      	ldr	r2, [pc, #24]	@ (80037a8 <vApplicationGetTimerTaskMemory+0x30>)
 800378e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003796:	601a      	str	r2, [r3, #0]
}
 8003798:	bf00      	nop
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	200005c4 	.word	0x200005c4
 80037a8:	20000620 	.word	0x20000620

080037ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f103 0208 	add.w	r2, r3, #8
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f103 0208 	add.w	r2, r3, #8
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f103 0208 	add.w	r2, r3, #8
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	601a      	str	r2, [r3, #0]
}
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800384e:	b480      	push	{r7}
 8003850:	b085      	sub	sp, #20
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003864:	d103      	bne.n	800386e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	e00c      	b.n	8003888 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3308      	adds	r3, #8
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	e002      	b.n	800387c <vListInsert+0x2e>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	429a      	cmp	r2, r3
 8003886:	d2f6      	bcs.n	8003876 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	601a      	str	r2, [r3, #0]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6892      	ldr	r2, [r2, #8]
 80038d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6852      	ldr	r2, [r2, #4]
 80038e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d103      	bne.n	80038f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	1e5a      	subs	r2, r3, #1
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10b      	bne.n	8003940 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800392c:	f383 8811 	msr	BASEPRI, r3
 8003930:	f3bf 8f6f 	isb	sy
 8003934:	f3bf 8f4f 	dsb	sy
 8003938:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	e7fd      	b.n	800393c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003940:	f002 fc1a 	bl	8006178 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394c:	68f9      	ldr	r1, [r7, #12]
 800394e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003950:	fb01 f303 	mul.w	r3, r1, r3
 8003954:	441a      	add	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003970:	3b01      	subs	r3, #1
 8003972:	68f9      	ldr	r1, [r7, #12]
 8003974:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003976:	fb01 f303 	mul.w	r3, r1, r3
 800397a:	441a      	add	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	22ff      	movs	r2, #255	@ 0xff
 8003984:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	22ff      	movs	r2, #255	@ 0xff
 800398c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d114      	bne.n	80039c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d01a      	beq.n	80039d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	3310      	adds	r3, #16
 80039a2:	4618      	mov	r0, r3
 80039a4:	f001 fbaa 	bl	80050fc <xTaskRemoveFromEventList>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d012      	beq.n	80039d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80039ae:	4b0d      	ldr	r3, [pc, #52]	@ (80039e4 <xQueueGenericReset+0xd0>)
 80039b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	f3bf 8f4f 	dsb	sy
 80039ba:	f3bf 8f6f 	isb	sy
 80039be:	e009      	b.n	80039d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	3310      	adds	r3, #16
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff fef1 	bl	80037ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	3324      	adds	r3, #36	@ 0x24
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff feec 	bl	80037ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80039d4:	f002 fc02 	bl	80061dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80039d8:	2301      	movs	r3, #1
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	e000ed04 	.word	0xe000ed04

080039e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08e      	sub	sp, #56	@ 0x38
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
 80039f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80039fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a00:	f383 8811 	msr	BASEPRI, r3
 8003a04:	f3bf 8f6f 	isb	sy
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a0e:	bf00      	nop
 8003a10:	bf00      	nop
 8003a12:	e7fd      	b.n	8003a10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10b      	bne.n	8003a32 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a1e:	f383 8811 	msr	BASEPRI, r3
 8003a22:	f3bf 8f6f 	isb	sy
 8003a26:	f3bf 8f4f 	dsb	sy
 8003a2a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	e7fd      	b.n	8003a2e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d002      	beq.n	8003a3e <xQueueGenericCreateStatic+0x56>
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <xQueueGenericCreateStatic+0x5a>
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e000      	b.n	8003a44 <xQueueGenericCreateStatic+0x5c>
 8003a42:	2300      	movs	r3, #0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10b      	bne.n	8003a60 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a4c:	f383 8811 	msr	BASEPRI, r3
 8003a50:	f3bf 8f6f 	isb	sy
 8003a54:	f3bf 8f4f 	dsb	sy
 8003a58:	623b      	str	r3, [r7, #32]
}
 8003a5a:	bf00      	nop
 8003a5c:	bf00      	nop
 8003a5e:	e7fd      	b.n	8003a5c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d102      	bne.n	8003a6c <xQueueGenericCreateStatic+0x84>
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <xQueueGenericCreateStatic+0x88>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e000      	b.n	8003a72 <xQueueGenericCreateStatic+0x8a>
 8003a70:	2300      	movs	r3, #0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10b      	bne.n	8003a8e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7a:	f383 8811 	msr	BASEPRI, r3
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f3bf 8f4f 	dsb	sy
 8003a86:	61fb      	str	r3, [r7, #28]
}
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	e7fd      	b.n	8003a8a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003a8e:	2350      	movs	r3, #80	@ 0x50
 8003a90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b50      	cmp	r3, #80	@ 0x50
 8003a96:	d00b      	beq.n	8003ab0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a9c:	f383 8811 	msr	BASEPRI, r3
 8003aa0:	f3bf 8f6f 	isb	sy
 8003aa4:	f3bf 8f4f 	dsb	sy
 8003aa8:	61bb      	str	r3, [r7, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	bf00      	nop
 8003aae:	e7fd      	b.n	8003aac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003ab0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00d      	beq.n	8003ad8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ac4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	4613      	mov	r3, r2
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 f840 	bl	8003b58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3730      	adds	r7, #48	@ 0x30
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b08a      	sub	sp, #40	@ 0x28
 8003ae6:	af02      	add	r7, sp, #8
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	4613      	mov	r3, r2
 8003aee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10b      	bne.n	8003b0e <xQueueGenericCreate+0x2c>
	__asm volatile
 8003af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afa:	f383 8811 	msr	BASEPRI, r3
 8003afe:	f3bf 8f6f 	isb	sy
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	613b      	str	r3, [r7, #16]
}
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	e7fd      	b.n	8003b0a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	fb02 f303 	mul.w	r3, r2, r3
 8003b16:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3350      	adds	r3, #80	@ 0x50
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f002 fc4d 	bl	80063bc <pvPortMalloc>
 8003b22:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d011      	beq.n	8003b4e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	3350      	adds	r3, #80	@ 0x50
 8003b32:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b3c:	79fa      	ldrb	r2, [r7, #7]
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	4613      	mov	r3, r2
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	68b9      	ldr	r1, [r7, #8]
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 f805 	bl	8003b58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003b4e:	69bb      	ldr	r3, [r7, #24]
	}
 8003b50:	4618      	mov	r0, r3
 8003b52:	3720      	adds	r7, #32
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d103      	bne.n	8003b74 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	e002      	b.n	8003b7a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003b86:	2101      	movs	r1, #1
 8003b88:	69b8      	ldr	r0, [r7, #24]
 8003b8a:	f7ff fec3 	bl	8003914 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003b96:	bf00      	nop
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00e      	beq.n	8003bca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f8a3 	bl	8003d10 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003bca:	bf00      	nop
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b086      	sub	sp, #24
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	4603      	mov	r3, r0
 8003bda:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	2300      	movs	r3, #0
 8003be2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003be4:	79fb      	ldrb	r3, [r7, #7]
 8003be6:	461a      	mov	r2, r3
 8003be8:	6939      	ldr	r1, [r7, #16]
 8003bea:	6978      	ldr	r0, [r7, #20]
 8003bec:	f7ff ff79 	bl	8003ae2 <xQueueGenericCreate>
 8003bf0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f7ff ffd3 	bl	8003b9e <prvInitialiseMutex>

		return xNewQueue;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
	}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b088      	sub	sp, #32
 8003c06:	af02      	add	r7, sp, #8
 8003c08:	4603      	mov	r3, r0
 8003c0a:	6039      	str	r1, [r7, #0]
 8003c0c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
 8003c12:	2300      	movs	r3, #0
 8003c14:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	6939      	ldr	r1, [r7, #16]
 8003c20:	6978      	ldr	r0, [r7, #20]
 8003c22:	f7ff fee1 	bl	80039e8 <xQueueGenericCreateStatic>
 8003c26:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f7ff ffb8 	bl	8003b9e <prvInitialiseMutex>

		return xNewQueue;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
	}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10b      	bne.n	8003c62 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	60fb      	str	r3, [r7, #12]
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	e7fd      	b.n	8003c5e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	689c      	ldr	r4, [r3, #8]
 8003c66:	f001 fc09 	bl	800547c <xTaskGetCurrentTaskHandle>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	429c      	cmp	r4, r3
 8003c6e:	d111      	bne.n	8003c94 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	1e5a      	subs	r2, r3, #1
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d105      	bne.n	8003c8e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8003c82:	2300      	movs	r3, #0
 8003c84:	2200      	movs	r2, #0
 8003c86:	2100      	movs	r1, #0
 8003c88:	6938      	ldr	r0, [r7, #16]
 8003c8a:	f000 f841 	bl	8003d10 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	e001      	b.n	8003c98 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8003c94:	2300      	movs	r3, #0
 8003c96:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8003c98:	697b      	ldr	r3, [r7, #20]
	}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd90      	pop	{r4, r7, pc}

08003ca2 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8003ca2:	b590      	push	{r4, r7, lr}
 8003ca4:	b087      	sub	sp, #28
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
 8003caa:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10b      	bne.n	8003cce <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	60fb      	str	r3, [r7, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	e7fd      	b.n	8003cca <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	689c      	ldr	r4, [r3, #8]
 8003cd2:	f001 fbd3 	bl	800547c <xTaskGetCurrentTaskHandle>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	429c      	cmp	r4, r3
 8003cda:	d107      	bne.n	8003cec <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	617b      	str	r3, [r7, #20]
 8003cea:	e00c      	b.n	8003d06 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8003cec:	6839      	ldr	r1, [r7, #0]
 8003cee:	6938      	ldr	r0, [r7, #16]
 8003cf0:	f000 fa90 	bl	8004214 <xQueueSemaphoreTake>
 8003cf4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d004      	beq.n	8003d06 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	1c5a      	adds	r2, r3, #1
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8003d06:	697b      	ldr	r3, [r7, #20]
	}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd90      	pop	{r4, r7, pc}

08003d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08e      	sub	sp, #56	@ 0x38
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10b      	bne.n	8003d44 <xQueueGenericSend+0x34>
	__asm volatile
 8003d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d30:	f383 8811 	msr	BASEPRI, r3
 8003d34:	f3bf 8f6f 	isb	sy
 8003d38:	f3bf 8f4f 	dsb	sy
 8003d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d3e:	bf00      	nop
 8003d40:	bf00      	nop
 8003d42:	e7fd      	b.n	8003d40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d103      	bne.n	8003d52 <xQueueGenericSend+0x42>
 8003d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <xQueueGenericSend+0x46>
 8003d52:	2301      	movs	r3, #1
 8003d54:	e000      	b.n	8003d58 <xQueueGenericSend+0x48>
 8003d56:	2300      	movs	r3, #0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10b      	bne.n	8003d74 <xQueueGenericSend+0x64>
	__asm volatile
 8003d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d60:	f383 8811 	msr	BASEPRI, r3
 8003d64:	f3bf 8f6f 	isb	sy
 8003d68:	f3bf 8f4f 	dsb	sy
 8003d6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d6e:	bf00      	nop
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d103      	bne.n	8003d82 <xQueueGenericSend+0x72>
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <xQueueGenericSend+0x76>
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <xQueueGenericSend+0x78>
 8003d86:	2300      	movs	r3, #0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <xQueueGenericSend+0x94>
	__asm volatile
 8003d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d90:	f383 8811 	msr	BASEPRI, r3
 8003d94:	f3bf 8f6f 	isb	sy
 8003d98:	f3bf 8f4f 	dsb	sy
 8003d9c:	623b      	str	r3, [r7, #32]
}
 8003d9e:	bf00      	nop
 8003da0:	bf00      	nop
 8003da2:	e7fd      	b.n	8003da0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003da4:	f001 fb7a 	bl	800549c <xTaskGetSchedulerState>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d102      	bne.n	8003db4 <xQueueGenericSend+0xa4>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <xQueueGenericSend+0xa8>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <xQueueGenericSend+0xaa>
 8003db8:	2300      	movs	r3, #0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10b      	bne.n	8003dd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8003dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc2:	f383 8811 	msr	BASEPRI, r3
 8003dc6:	f3bf 8f6f 	isb	sy
 8003dca:	f3bf 8f4f 	dsb	sy
 8003dce:	61fb      	str	r3, [r7, #28]
}
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	e7fd      	b.n	8003dd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003dd6:	f002 f9cf 	bl	8006178 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d302      	bcc.n	8003dec <xQueueGenericSend+0xdc>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d129      	bne.n	8003e40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	68b9      	ldr	r1, [r7, #8]
 8003df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003df2:	f000 fb37 	bl	8004464 <prvCopyDataToQueue>
 8003df6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d010      	beq.n	8003e22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	3324      	adds	r3, #36	@ 0x24
 8003e04:	4618      	mov	r0, r3
 8003e06:	f001 f979 	bl	80050fc <xTaskRemoveFromEventList>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003e10:	4b3f      	ldr	r3, [pc, #252]	@ (8003f10 <xQueueGenericSend+0x200>)
 8003e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e16:	601a      	str	r2, [r3, #0]
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	e00a      	b.n	8003e38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d007      	beq.n	8003e38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003e28:	4b39      	ldr	r3, [pc, #228]	@ (8003f10 <xQueueGenericSend+0x200>)
 8003e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003e38:	f002 f9d0 	bl	80061dc <vPortExitCritical>
				return pdPASS;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e063      	b.n	8003f08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d103      	bne.n	8003e4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003e46:	f002 f9c9 	bl	80061dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	e05c      	b.n	8003f08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003e54:	f107 0314 	add.w	r3, r7, #20
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f001 f9b3 	bl	80051c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003e62:	f002 f9bb 	bl	80061dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003e66:	f000 ff23 	bl	8004cb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003e6a:	f002 f985 	bl	8006178 <vPortEnterCritical>
 8003e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e74:	b25b      	sxtb	r3, r3
 8003e76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e7a:	d103      	bne.n	8003e84 <xQueueGenericSend+0x174>
 8003e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e90:	d103      	bne.n	8003e9a <xQueueGenericSend+0x18a>
 8003e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e9a:	f002 f99f 	bl	80061dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003e9e:	1d3a      	adds	r2, r7, #4
 8003ea0:	f107 0314 	add.w	r3, r7, #20
 8003ea4:	4611      	mov	r1, r2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f001 f9a2 	bl	80051f0 <xTaskCheckForTimeOut>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d124      	bne.n	8003efc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003eb4:	f000 fbce 	bl	8004654 <prvIsQueueFull>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d018      	beq.n	8003ef0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec0:	3310      	adds	r3, #16
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f001 f8c6 	bl	8005058 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003ecc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ece:	f000 fb59 	bl	8004584 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003ed2:	f000 fefb 	bl	8004ccc <xTaskResumeAll>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f47f af7c 	bne.w	8003dd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003ede:	4b0c      	ldr	r3, [pc, #48]	@ (8003f10 <xQueueGenericSend+0x200>)
 8003ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	f3bf 8f4f 	dsb	sy
 8003eea:	f3bf 8f6f 	isb	sy
 8003eee:	e772      	b.n	8003dd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ef2:	f000 fb47 	bl	8004584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ef6:	f000 fee9 	bl	8004ccc <xTaskResumeAll>
 8003efa:	e76c      	b.n	8003dd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003efe:	f000 fb41 	bl	8004584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f02:	f000 fee3 	bl	8004ccc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3738      	adds	r7, #56	@ 0x38
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	e000ed04 	.word	0xe000ed04

08003f14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b090      	sub	sp, #64	@ 0x40
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10b      	bne.n	8003f44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f30:	f383 8811 	msr	BASEPRI, r3
 8003f34:	f3bf 8f6f 	isb	sy
 8003f38:	f3bf 8f4f 	dsb	sy
 8003f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003f3e:	bf00      	nop
 8003f40:	bf00      	nop
 8003f42:	e7fd      	b.n	8003f40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d103      	bne.n	8003f52 <xQueueGenericSendFromISR+0x3e>
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <xQueueGenericSendFromISR+0x42>
 8003f52:	2301      	movs	r3, #1
 8003f54:	e000      	b.n	8003f58 <xQueueGenericSendFromISR+0x44>
 8003f56:	2300      	movs	r3, #0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10b      	bne.n	8003f74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f60:	f383 8811 	msr	BASEPRI, r3
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	f3bf 8f4f 	dsb	sy
 8003f6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f6e:	bf00      	nop
 8003f70:	bf00      	nop
 8003f72:	e7fd      	b.n	8003f70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d103      	bne.n	8003f82 <xQueueGenericSendFromISR+0x6e>
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d101      	bne.n	8003f86 <xQueueGenericSendFromISR+0x72>
 8003f82:	2301      	movs	r3, #1
 8003f84:	e000      	b.n	8003f88 <xQueueGenericSendFromISR+0x74>
 8003f86:	2300      	movs	r3, #0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10b      	bne.n	8003fa4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	623b      	str	r3, [r7, #32]
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003fa4:	f002 f9c8 	bl	8006338 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003fa8:	f3ef 8211 	mrs	r2, BASEPRI
 8003fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	61fa      	str	r2, [r7, #28]
 8003fbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003fc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003fc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d302      	bcc.n	8003fd6 <xQueueGenericSendFromISR+0xc2>
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d12f      	bne.n	8004036 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003fec:	f000 fa3a 	bl	8004464 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003ff0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ff8:	d112      	bne.n	8004020 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004004:	3324      	adds	r3, #36	@ 0x24
 8004006:	4618      	mov	r0, r3
 8004008:	f001 f878 	bl	80050fc <xTaskRemoveFromEventList>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00e      	beq.n	8004030 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00b      	beq.n	8004030 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	e007      	b.n	8004030 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004024:	3301      	adds	r3, #1
 8004026:	b2db      	uxtb	r3, r3
 8004028:	b25a      	sxtb	r2, r3
 800402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004030:	2301      	movs	r3, #1
 8004032:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004034:	e001      	b.n	800403a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004036:	2300      	movs	r3, #0
 8004038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800403a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800403c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004044:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004048:	4618      	mov	r0, r3
 800404a:	3740      	adds	r7, #64	@ 0x40
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08c      	sub	sp, #48	@ 0x30
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800405c:	2300      	movs	r3, #0
 800405e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10b      	bne.n	8004082 <xQueueReceive+0x32>
	__asm volatile
 800406a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800406e:	f383 8811 	msr	BASEPRI, r3
 8004072:	f3bf 8f6f 	isb	sy
 8004076:	f3bf 8f4f 	dsb	sy
 800407a:	623b      	str	r3, [r7, #32]
}
 800407c:	bf00      	nop
 800407e:	bf00      	nop
 8004080:	e7fd      	b.n	800407e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d103      	bne.n	8004090 <xQueueReceive+0x40>
 8004088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d101      	bne.n	8004094 <xQueueReceive+0x44>
 8004090:	2301      	movs	r3, #1
 8004092:	e000      	b.n	8004096 <xQueueReceive+0x46>
 8004094:	2300      	movs	r3, #0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10b      	bne.n	80040b2 <xQueueReceive+0x62>
	__asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	61fb      	str	r3, [r7, #28]
}
 80040ac:	bf00      	nop
 80040ae:	bf00      	nop
 80040b0:	e7fd      	b.n	80040ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80040b2:	f001 f9f3 	bl	800549c <xTaskGetSchedulerState>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <xQueueReceive+0x72>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <xQueueReceive+0x76>
 80040c2:	2301      	movs	r3, #1
 80040c4:	e000      	b.n	80040c8 <xQueueReceive+0x78>
 80040c6:	2300      	movs	r3, #0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <xQueueReceive+0x94>
	__asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	61bb      	str	r3, [r7, #24]
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	e7fd      	b.n	80040e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040e4:	f002 f848 	bl	8006178 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d01f      	beq.n	8004134 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80040f4:	68b9      	ldr	r1, [r7, #8]
 80040f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040f8:	f000 fa1e 	bl	8004538 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80040fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fe:	1e5a      	subs	r2, r3, #1
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00f      	beq.n	800412c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800410c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410e:	3310      	adds	r3, #16
 8004110:	4618      	mov	r0, r3
 8004112:	f000 fff3 	bl	80050fc <xTaskRemoveFromEventList>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d007      	beq.n	800412c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800411c:	4b3c      	ldr	r3, [pc, #240]	@ (8004210 <xQueueReceive+0x1c0>)
 800411e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800412c:	f002 f856 	bl	80061dc <vPortExitCritical>
				return pdPASS;
 8004130:	2301      	movs	r3, #1
 8004132:	e069      	b.n	8004208 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d103      	bne.n	8004142 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800413a:	f002 f84f 	bl	80061dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800413e:	2300      	movs	r3, #0
 8004140:	e062      	b.n	8004208 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004144:	2b00      	cmp	r3, #0
 8004146:	d106      	bne.n	8004156 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004148:	f107 0310 	add.w	r3, r7, #16
 800414c:	4618      	mov	r0, r3
 800414e:	f001 f839 	bl	80051c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004152:	2301      	movs	r3, #1
 8004154:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004156:	f002 f841 	bl	80061dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800415a:	f000 fda9 	bl	8004cb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800415e:	f002 f80b 	bl	8006178 <vPortEnterCritical>
 8004162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004164:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004168:	b25b      	sxtb	r3, r3
 800416a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800416e:	d103      	bne.n	8004178 <xQueueReceive+0x128>
 8004170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800417e:	b25b      	sxtb	r3, r3
 8004180:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004184:	d103      	bne.n	800418e <xQueueReceive+0x13e>
 8004186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800418e:	f002 f825 	bl	80061dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004192:	1d3a      	adds	r2, r7, #4
 8004194:	f107 0310 	add.w	r3, r7, #16
 8004198:	4611      	mov	r1, r2
 800419a:	4618      	mov	r0, r3
 800419c:	f001 f828 	bl	80051f0 <xTaskCheckForTimeOut>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d123      	bne.n	80041ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041a8:	f000 fa3e 	bl	8004628 <prvIsQueueEmpty>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d017      	beq.n	80041e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80041b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b4:	3324      	adds	r3, #36	@ 0x24
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	4611      	mov	r1, r2
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 ff4c 	bl	8005058 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80041c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041c2:	f000 f9df 	bl	8004584 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80041c6:	f000 fd81 	bl	8004ccc <xTaskResumeAll>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d189      	bne.n	80040e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80041d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004210 <xQueueReceive+0x1c0>)
 80041d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	f3bf 8f6f 	isb	sy
 80041e0:	e780      	b.n	80040e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80041e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041e4:	f000 f9ce 	bl	8004584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80041e8:	f000 fd70 	bl	8004ccc <xTaskResumeAll>
 80041ec:	e77a      	b.n	80040e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80041ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041f0:	f000 f9c8 	bl	8004584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041f4:	f000 fd6a 	bl	8004ccc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041fa:	f000 fa15 	bl	8004628 <prvIsQueueEmpty>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	f43f af6f 	beq.w	80040e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004206:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004208:	4618      	mov	r0, r3
 800420a:	3730      	adds	r7, #48	@ 0x30
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	e000ed04 	.word	0xe000ed04

08004214 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b08e      	sub	sp, #56	@ 0x38
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800421e:	2300      	movs	r3, #0
 8004220:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004226:	2300      	movs	r3, #0
 8004228:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800422a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10b      	bne.n	8004248 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004234:	f383 8811 	msr	BASEPRI, r3
 8004238:	f3bf 8f6f 	isb	sy
 800423c:	f3bf 8f4f 	dsb	sy
 8004240:	623b      	str	r3, [r7, #32]
}
 8004242:	bf00      	nop
 8004244:	bf00      	nop
 8004246:	e7fd      	b.n	8004244 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00b      	beq.n	8004268 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	61fb      	str	r3, [r7, #28]
}
 8004262:	bf00      	nop
 8004264:	bf00      	nop
 8004266:	e7fd      	b.n	8004264 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004268:	f001 f918 	bl	800549c <xTaskGetSchedulerState>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d102      	bne.n	8004278 <xQueueSemaphoreTake+0x64>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <xQueueSemaphoreTake+0x68>
 8004278:	2301      	movs	r3, #1
 800427a:	e000      	b.n	800427e <xQueueSemaphoreTake+0x6a>
 800427c:	2300      	movs	r3, #0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10b      	bne.n	800429a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	f3bf 8f6f 	isb	sy
 800428e:	f3bf 8f4f 	dsb	sy
 8004292:	61bb      	str	r3, [r7, #24]
}
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	e7fd      	b.n	8004296 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800429a:	f001 ff6d 	bl	8006178 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800429e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80042a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d024      	beq.n	80042f4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	1e5a      	subs	r2, r3, #1
 80042ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80042b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d104      	bne.n	80042c4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80042ba:	f001 fa69 	bl	8005790 <pvTaskIncrementMutexHeldCount>
 80042be:	4602      	mov	r2, r0
 80042c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00f      	beq.n	80042ec <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ce:	3310      	adds	r3, #16
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 ff13 	bl	80050fc <xTaskRemoveFromEventList>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d007      	beq.n	80042ec <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042dc:	4b54      	ldr	r3, [pc, #336]	@ (8004430 <xQueueSemaphoreTake+0x21c>)
 80042de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042e2:	601a      	str	r2, [r3, #0]
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80042ec:	f001 ff76 	bl	80061dc <vPortExitCritical>
				return pdPASS;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e098      	b.n	8004426 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d112      	bne.n	8004320 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80042fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00b      	beq.n	8004318 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	617b      	str	r3, [r7, #20]
}
 8004312:	bf00      	nop
 8004314:	bf00      	nop
 8004316:	e7fd      	b.n	8004314 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004318:	f001 ff60 	bl	80061dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800431c:	2300      	movs	r3, #0
 800431e:	e082      	b.n	8004426 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004322:	2b00      	cmp	r3, #0
 8004324:	d106      	bne.n	8004334 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004326:	f107 030c 	add.w	r3, r7, #12
 800432a:	4618      	mov	r0, r3
 800432c:	f000 ff4a 	bl	80051c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004330:	2301      	movs	r3, #1
 8004332:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004334:	f001 ff52 	bl	80061dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004338:	f000 fcba 	bl	8004cb0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800433c:	f001 ff1c 	bl	8006178 <vPortEnterCritical>
 8004340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004342:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004346:	b25b      	sxtb	r3, r3
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800434c:	d103      	bne.n	8004356 <xQueueSemaphoreTake+0x142>
 800434e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004358:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800435c:	b25b      	sxtb	r3, r3
 800435e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004362:	d103      	bne.n	800436c <xQueueSemaphoreTake+0x158>
 8004364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800436c:	f001 ff36 	bl	80061dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004370:	463a      	mov	r2, r7
 8004372:	f107 030c 	add.w	r3, r7, #12
 8004376:	4611      	mov	r1, r2
 8004378:	4618      	mov	r0, r3
 800437a:	f000 ff39 	bl	80051f0 <xTaskCheckForTimeOut>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d132      	bne.n	80043ea <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004384:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004386:	f000 f94f 	bl	8004628 <prvIsQueueEmpty>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d026      	beq.n	80043de <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d109      	bne.n	80043ac <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004398:	f001 feee 	bl	8006178 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800439c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f001 f899 	bl	80054d8 <xTaskPriorityInherit>
 80043a6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80043a8:	f001 ff18 	bl	80061dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ae:	3324      	adds	r3, #36	@ 0x24
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	4611      	mov	r1, r2
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fe4f 	bl	8005058 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043bc:	f000 f8e2 	bl	8004584 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043c0:	f000 fc84 	bl	8004ccc <xTaskResumeAll>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f47f af67 	bne.w	800429a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80043cc:	4b18      	ldr	r3, [pc, #96]	@ (8004430 <xQueueSemaphoreTake+0x21c>)
 80043ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	f3bf 8f6f 	isb	sy
 80043dc:	e75d      	b.n	800429a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80043de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043e0:	f000 f8d0 	bl	8004584 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043e4:	f000 fc72 	bl	8004ccc <xTaskResumeAll>
 80043e8:	e757      	b.n	800429a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80043ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043ec:	f000 f8ca 	bl	8004584 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043f0:	f000 fc6c 	bl	8004ccc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043f6:	f000 f917 	bl	8004628 <prvIsQueueEmpty>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f43f af4c 	beq.w	800429a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00d      	beq.n	8004424 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004408:	f001 feb6 	bl	8006178 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800440c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800440e:	f000 f811 	bl	8004434 <prvGetDisinheritPriorityAfterTimeout>
 8004412:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800441a:	4618      	mov	r0, r3
 800441c:	f001 f934 	bl	8005688 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004420:	f001 fedc 	bl	80061dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004424:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004426:	4618      	mov	r0, r3
 8004428:	3738      	adds	r7, #56	@ 0x38
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	e000ed04 	.word	0xe000ed04

08004434 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d006      	beq.n	8004452 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	e001      	b.n	8004456 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004452:	2300      	movs	r3, #0
 8004454:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004456:	68fb      	ldr	r3, [r7, #12]
	}
 8004458:	4618      	mov	r0, r3
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004470:	2300      	movs	r3, #0
 8004472:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004478:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10d      	bne.n	800449e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d14d      	bne.n	8004526 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	4618      	mov	r0, r3
 8004490:	f001 f88a 	bl	80055a8 <xTaskPriorityDisinherit>
 8004494:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	609a      	str	r2, [r3, #8]
 800449c:	e043      	b.n	8004526 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d119      	bne.n	80044d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6858      	ldr	r0, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	461a      	mov	r2, r3
 80044ae:	68b9      	ldr	r1, [r7, #8]
 80044b0:	f003 f873 	bl	800759a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	441a      	add	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d32b      	bcc.n	8004526 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	605a      	str	r2, [r3, #4]
 80044d6:	e026      	b.n	8004526 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	68d8      	ldr	r0, [r3, #12]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	461a      	mov	r2, r3
 80044e2:	68b9      	ldr	r1, [r7, #8]
 80044e4:	f003 f859 	bl	800759a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	425b      	negs	r3, r3
 80044f2:	441a      	add	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d207      	bcs.n	8004514 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450c:	425b      	negs	r3, r3
 800450e:	441a      	add	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d105      	bne.n	8004526 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	3b01      	subs	r3, #1
 8004524:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800452e:	697b      	ldr	r3, [r7, #20]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d018      	beq.n	800457c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004552:	441a      	add	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68da      	ldr	r2, [r3, #12]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	429a      	cmp	r2, r3
 8004562:	d303      	bcc.n	800456c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68d9      	ldr	r1, [r3, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	461a      	mov	r2, r3
 8004576:	6838      	ldr	r0, [r7, #0]
 8004578:	f003 f80f 	bl	800759a <memcpy>
	}
}
 800457c:	bf00      	nop
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800458c:	f001 fdf4 	bl	8006178 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004596:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004598:	e011      	b.n	80045be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d012      	beq.n	80045c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3324      	adds	r3, #36	@ 0x24
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fda8 	bl	80050fc <xTaskRemoveFromEventList>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80045b2:	f000 fe81 	bl	80052b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	dce9      	bgt.n	800459a <prvUnlockQueue+0x16>
 80045c6:	e000      	b.n	80045ca <prvUnlockQueue+0x46>
					break;
 80045c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	22ff      	movs	r2, #255	@ 0xff
 80045ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80045d2:	f001 fe03 	bl	80061dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80045d6:	f001 fdcf 	bl	8006178 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045e2:	e011      	b.n	8004608 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d012      	beq.n	8004612 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	3310      	adds	r3, #16
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 fd83 	bl	80050fc <xTaskRemoveFromEventList>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80045fc:	f000 fe5c 	bl	80052b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004600:	7bbb      	ldrb	r3, [r7, #14]
 8004602:	3b01      	subs	r3, #1
 8004604:	b2db      	uxtb	r3, r3
 8004606:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004608:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800460c:	2b00      	cmp	r3, #0
 800460e:	dce9      	bgt.n	80045e4 <prvUnlockQueue+0x60>
 8004610:	e000      	b.n	8004614 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004612:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	22ff      	movs	r2, #255	@ 0xff
 8004618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800461c:	f001 fdde 	bl	80061dc <vPortExitCritical>
}
 8004620:	bf00      	nop
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004630:	f001 fda2 	bl	8006178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004638:	2b00      	cmp	r3, #0
 800463a:	d102      	bne.n	8004642 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800463c:	2301      	movs	r3, #1
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	e001      	b.n	8004646 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004642:	2300      	movs	r3, #0
 8004644:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004646:	f001 fdc9 	bl	80061dc <vPortExitCritical>

	return xReturn;
 800464a:	68fb      	ldr	r3, [r7, #12]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800465c:	f001 fd8c 	bl	8006178 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004668:	429a      	cmp	r2, r3
 800466a:	d102      	bne.n	8004672 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800466c:	2301      	movs	r3, #1
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	e001      	b.n	8004676 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004672:	2300      	movs	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004676:	f001 fdb1 	bl	80061dc <vPortExitCritical>

	return xReturn;
 800467a:	68fb      	ldr	r3, [r7, #12]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3710      	adds	r7, #16
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800468e:	2300      	movs	r3, #0
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	e014      	b.n	80046be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004694:	4a0f      	ldr	r2, [pc, #60]	@ (80046d4 <vQueueAddToRegistry+0x50>)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10b      	bne.n	80046b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046a0:	490c      	ldr	r1, [pc, #48]	@ (80046d4 <vQueueAddToRegistry+0x50>)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046aa:	4a0a      	ldr	r2, [pc, #40]	@ (80046d4 <vQueueAddToRegistry+0x50>)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	4413      	add	r3, r2
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80046b6:	e006      	b.n	80046c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3301      	adds	r3, #1
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2b07      	cmp	r3, #7
 80046c2:	d9e7      	bls.n	8004694 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046c4:	bf00      	nop
 80046c6:	bf00      	nop
 80046c8:	3714      	adds	r7, #20
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	20000a20 	.word	0x20000a20

080046d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80046e8:	f001 fd46 	bl	8006178 <vPortEnterCritical>
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046f2:	b25b      	sxtb	r3, r3
 80046f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046f8:	d103      	bne.n	8004702 <vQueueWaitForMessageRestricted+0x2a>
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004708:	b25b      	sxtb	r3, r3
 800470a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800470e:	d103      	bne.n	8004718 <vQueueWaitForMessageRestricted+0x40>
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004718:	f001 fd60 	bl	80061dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004720:	2b00      	cmp	r3, #0
 8004722:	d106      	bne.n	8004732 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3324      	adds	r3, #36	@ 0x24
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	68b9      	ldr	r1, [r7, #8]
 800472c:	4618      	mov	r0, r3
 800472e:	f000 fcb9 	bl	80050a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004732:	6978      	ldr	r0, [r7, #20]
 8004734:	f7ff ff26 	bl	8004584 <prvUnlockQueue>
	}
 8004738:	bf00      	nop
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08e      	sub	sp, #56	@ 0x38
 8004744:	af04      	add	r7, sp, #16
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800474e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10b      	bne.n	800476c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	623b      	str	r3, [r7, #32]
}
 8004766:	bf00      	nop
 8004768:	bf00      	nop
 800476a:	e7fd      	b.n	8004768 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800476c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10b      	bne.n	800478a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	61fb      	str	r3, [r7, #28]
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	e7fd      	b.n	8004786 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800478a:	235c      	movs	r3, #92	@ 0x5c
 800478c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	2b5c      	cmp	r3, #92	@ 0x5c
 8004792:	d00b      	beq.n	80047ac <xTaskCreateStatic+0x6c>
	__asm volatile
 8004794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	61bb      	str	r3, [r7, #24]
}
 80047a6:	bf00      	nop
 80047a8:	bf00      	nop
 80047aa:	e7fd      	b.n	80047a8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01e      	beq.n	80047f2 <xTaskCreateStatic+0xb2>
 80047b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d01b      	beq.n	80047f2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80047be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80047cc:	2300      	movs	r3, #0
 80047ce:	9303      	str	r3, [sp, #12]
 80047d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d2:	9302      	str	r3, [sp, #8]
 80047d4:	f107 0314 	add.w	r3, r7, #20
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	68b9      	ldr	r1, [r7, #8]
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f850 	bl	800488a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047ec:	f000 f8de 	bl	80049ac <prvAddNewTaskToReadyList>
 80047f0:	e001      	b.n	80047f6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80047f6:	697b      	ldr	r3, [r7, #20]
	}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3728      	adds	r7, #40	@ 0x28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08c      	sub	sp, #48	@ 0x30
 8004804:	af04      	add	r7, sp, #16
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	603b      	str	r3, [r7, #0]
 800480c:	4613      	mov	r3, r2
 800480e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004810:	88fb      	ldrh	r3, [r7, #6]
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4618      	mov	r0, r3
 8004816:	f001 fdd1 	bl	80063bc <pvPortMalloc>
 800481a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00e      	beq.n	8004840 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004822:	205c      	movs	r0, #92	@ 0x5c
 8004824:	f001 fdca 	bl	80063bc <pvPortMalloc>
 8004828:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	631a      	str	r2, [r3, #48]	@ 0x30
 8004836:	e005      	b.n	8004844 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004838:	6978      	ldr	r0, [r7, #20]
 800483a:	f001 fe8d 	bl	8006558 <vPortFree>
 800483e:	e001      	b.n	8004844 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004840:	2300      	movs	r3, #0
 8004842:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d017      	beq.n	800487a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004852:	88fa      	ldrh	r2, [r7, #6]
 8004854:	2300      	movs	r3, #0
 8004856:	9303      	str	r3, [sp, #12]
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	9302      	str	r3, [sp, #8]
 800485c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800485e:	9301      	str	r3, [sp, #4]
 8004860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	68b9      	ldr	r1, [r7, #8]
 8004868:	68f8      	ldr	r0, [r7, #12]
 800486a:	f000 f80e 	bl	800488a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800486e:	69f8      	ldr	r0, [r7, #28]
 8004870:	f000 f89c 	bl	80049ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004874:	2301      	movs	r3, #1
 8004876:	61bb      	str	r3, [r7, #24]
 8004878:	e002      	b.n	8004880 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800487a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800487e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004880:	69bb      	ldr	r3, [r7, #24]
	}
 8004882:	4618      	mov	r0, r3
 8004884:	3720      	adds	r7, #32
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b088      	sub	sp, #32
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800489a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	461a      	mov	r2, r3
 80048a2:	21a5      	movs	r1, #165	@ 0xa5
 80048a4:	f002 fdfa 	bl	800749c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80048b2:	3b01      	subs	r3, #1
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	f023 0307 	bic.w	r3, r3, #7
 80048c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00b      	beq.n	80048e4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80048cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	617b      	str	r3, [r7, #20]
}
 80048de:	bf00      	nop
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d01f      	beq.n	800492a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
 80048ee:	e012      	b.n	8004916 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	4413      	add	r3, r2
 80048f6:	7819      	ldrb	r1, [r3, #0]
 80048f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	4413      	add	r3, r2
 80048fe:	3334      	adds	r3, #52	@ 0x34
 8004900:	460a      	mov	r2, r1
 8004902:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	4413      	add	r3, r2
 800490a:	781b      	ldrb	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d006      	beq.n	800491e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	3301      	adds	r3, #1
 8004914:	61fb      	str	r3, [r7, #28]
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	2b0f      	cmp	r3, #15
 800491a:	d9e9      	bls.n	80048f0 <prvInitialiseNewTask+0x66>
 800491c:	e000      	b.n	8004920 <prvInitialiseNewTask+0x96>
			{
				break;
 800491e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004928:	e003      	b.n	8004932 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	2200      	movs	r2, #0
 800492e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004934:	2b37      	cmp	r3, #55	@ 0x37
 8004936:	d901      	bls.n	800493c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004938:	2337      	movs	r3, #55	@ 0x37
 800493a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800493c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800493e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004940:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004946:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494a:	2200      	movs	r2, #0
 800494c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004950:	3304      	adds	r3, #4
 8004952:	4618      	mov	r0, r3
 8004954:	f7fe ff4a 	bl	80037ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495a:	3318      	adds	r3, #24
 800495c:	4618      	mov	r0, r3
 800495e:	f7fe ff45 	bl	80037ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004966:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800496e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004970:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004976:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497a:	2200      	movs	r2, #0
 800497c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800497e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	68f9      	ldr	r1, [r7, #12]
 800498a:	69b8      	ldr	r0, [r7, #24]
 800498c:	f001 fac2 	bl	8005f14 <pxPortInitialiseStack>
 8004990:	4602      	mov	r2, r0
 8004992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004994:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d002      	beq.n	80049a2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800499c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049a2:	bf00      	nop
 80049a4:	3720      	adds	r7, #32
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
	...

080049ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049b4:	f001 fbe0 	bl	8006178 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80049b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004a70 <prvAddNewTaskToReadyList+0xc4>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3301      	adds	r3, #1
 80049be:	4a2c      	ldr	r2, [pc, #176]	@ (8004a70 <prvAddNewTaskToReadyList+0xc4>)
 80049c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80049c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004a74 <prvAddNewTaskToReadyList+0xc8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d109      	bne.n	80049de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004a74 <prvAddNewTaskToReadyList+0xc8>)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80049d0:	4b27      	ldr	r3, [pc, #156]	@ (8004a70 <prvAddNewTaskToReadyList+0xc4>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d110      	bne.n	80049fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80049d8:	f000 fc92 	bl	8005300 <prvInitialiseTaskLists>
 80049dc:	e00d      	b.n	80049fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80049de:	4b26      	ldr	r3, [pc, #152]	@ (8004a78 <prvAddNewTaskToReadyList+0xcc>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d109      	bne.n	80049fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80049e6:	4b23      	ldr	r3, [pc, #140]	@ (8004a74 <prvAddNewTaskToReadyList+0xc8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d802      	bhi.n	80049fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80049f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004a74 <prvAddNewTaskToReadyList+0xc8>)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80049fa:	4b20      	ldr	r3, [pc, #128]	@ (8004a7c <prvAddNewTaskToReadyList+0xd0>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3301      	adds	r3, #1
 8004a00:	4a1e      	ldr	r2, [pc, #120]	@ (8004a7c <prvAddNewTaskToReadyList+0xd0>)
 8004a02:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004a04:	4b1d      	ldr	r3, [pc, #116]	@ (8004a7c <prvAddNewTaskToReadyList+0xd0>)
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a10:	4b1b      	ldr	r3, [pc, #108]	@ (8004a80 <prvAddNewTaskToReadyList+0xd4>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d903      	bls.n	8004a20 <prvAddNewTaskToReadyList+0x74>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1c:	4a18      	ldr	r2, [pc, #96]	@ (8004a80 <prvAddNewTaskToReadyList+0xd4>)
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a24:	4613      	mov	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4a15      	ldr	r2, [pc, #84]	@ (8004a84 <prvAddNewTaskToReadyList+0xd8>)
 8004a2e:	441a      	add	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	3304      	adds	r3, #4
 8004a34:	4619      	mov	r1, r3
 8004a36:	4610      	mov	r0, r2
 8004a38:	f7fe fee5 	bl	8003806 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a3c:	f001 fbce 	bl	80061dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a40:	4b0d      	ldr	r3, [pc, #52]	@ (8004a78 <prvAddNewTaskToReadyList+0xcc>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00e      	beq.n	8004a66 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a48:	4b0a      	ldr	r3, [pc, #40]	@ (8004a74 <prvAddNewTaskToReadyList+0xc8>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d207      	bcs.n	8004a66 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a56:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <prvAddNewTaskToReadyList+0xdc>)
 8004a58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a5c:	601a      	str	r2, [r3, #0]
 8004a5e:	f3bf 8f4f 	dsb	sy
 8004a62:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000f34 	.word	0x20000f34
 8004a74:	20000a60 	.word	0x20000a60
 8004a78:	20000f40 	.word	0x20000f40
 8004a7c:	20000f50 	.word	0x20000f50
 8004a80:	20000f3c 	.word	0x20000f3c
 8004a84:	20000a64 	.word	0x20000a64
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004a94:	f001 fb70 	bl	8006178 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d102      	bne.n	8004aa4 <vTaskDelete+0x18>
 8004a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8004b54 <vTaskDelete+0xc8>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	e000      	b.n	8004aa6 <vTaskDelete+0x1a>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	4618      	mov	r0, r3
 8004aae:	f7fe ff07 	bl	80038c0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d004      	beq.n	8004ac4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	3318      	adds	r3, #24
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fe fefe 	bl	80038c0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8004ac4:	4b24      	ldr	r3, [pc, #144]	@ (8004b58 <vTaskDelete+0xcc>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	4a23      	ldr	r2, [pc, #140]	@ (8004b58 <vTaskDelete+0xcc>)
 8004acc:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8004ace:	4b21      	ldr	r3, [pc, #132]	@ (8004b54 <vTaskDelete+0xc8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d10b      	bne.n	8004af0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3304      	adds	r3, #4
 8004adc:	4619      	mov	r1, r3
 8004ade:	481f      	ldr	r0, [pc, #124]	@ (8004b5c <vTaskDelete+0xd0>)
 8004ae0:	f7fe fe91 	bl	8003806 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8004ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8004b60 <vTaskDelete+0xd4>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	4a1d      	ldr	r2, [pc, #116]	@ (8004b60 <vTaskDelete+0xd4>)
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	e009      	b.n	8004b04 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8004af0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b64 <vTaskDelete+0xd8>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3b01      	subs	r3, #1
 8004af6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b64 <vTaskDelete+0xd8>)
 8004af8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 fc6e 	bl	80053dc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8004b00:	f000 fc9c 	bl	800543c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8004b04:	f001 fb6a 	bl	80061dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8004b08:	4b17      	ldr	r3, [pc, #92]	@ (8004b68 <vTaskDelete+0xdc>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d01c      	beq.n	8004b4a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8004b10:	4b10      	ldr	r3, [pc, #64]	@ (8004b54 <vTaskDelete+0xc8>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d117      	bne.n	8004b4a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8004b1a:	4b14      	ldr	r3, [pc, #80]	@ (8004b6c <vTaskDelete+0xe0>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00b      	beq.n	8004b3a <vTaskDelete+0xae>
	__asm volatile
 8004b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b26:	f383 8811 	msr	BASEPRI, r3
 8004b2a:	f3bf 8f6f 	isb	sy
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	60bb      	str	r3, [r7, #8]
}
 8004b34:	bf00      	nop
 8004b36:	bf00      	nop
 8004b38:	e7fd      	b.n	8004b36 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <vTaskDelete+0xe4>)
 8004b3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	f3bf 8f4f 	dsb	sy
 8004b46:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004b4a:	bf00      	nop
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20000a60 	.word	0x20000a60
 8004b58:	20000f50 	.word	0x20000f50
 8004b5c:	20000f08 	.word	0x20000f08
 8004b60:	20000f1c 	.word	0x20000f1c
 8004b64:	20000f34 	.word	0x20000f34
 8004b68:	20000f40 	.word	0x20000f40
 8004b6c:	20000f5c 	.word	0x20000f5c
 8004b70:	e000ed04 	.word	0xe000ed04

08004b74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d018      	beq.n	8004bb8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b86:	4b14      	ldr	r3, [pc, #80]	@ (8004bd8 <vTaskDelay+0x64>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00b      	beq.n	8004ba6 <vTaskDelay+0x32>
	__asm volatile
 8004b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b92:	f383 8811 	msr	BASEPRI, r3
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	f3bf 8f4f 	dsb	sy
 8004b9e:	60bb      	str	r3, [r7, #8]
}
 8004ba0:	bf00      	nop
 8004ba2:	bf00      	nop
 8004ba4:	e7fd      	b.n	8004ba2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ba6:	f000 f883 	bl	8004cb0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004baa:	2100      	movs	r1, #0
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 fe03 	bl	80057b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004bb2:	f000 f88b 	bl	8004ccc <xTaskResumeAll>
 8004bb6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d107      	bne.n	8004bce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004bbe:	4b07      	ldr	r3, [pc, #28]	@ (8004bdc <vTaskDelay+0x68>)
 8004bc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bc4:	601a      	str	r2, [r3, #0]
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004bce:	bf00      	nop
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000f5c 	.word	0x20000f5c
 8004bdc:	e000ed04 	.word	0xe000ed04

08004be0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	@ 0x28
 8004be4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004bee:	463a      	mov	r2, r7
 8004bf0:	1d39      	adds	r1, r7, #4
 8004bf2:	f107 0308 	add.w	r3, r7, #8
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7fe fda4 	bl	8003744 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004bfc:	6839      	ldr	r1, [r7, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	9202      	str	r2, [sp, #8]
 8004c04:	9301      	str	r3, [sp, #4]
 8004c06:	2300      	movs	r3, #0
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	460a      	mov	r2, r1
 8004c0e:	4922      	ldr	r1, [pc, #136]	@ (8004c98 <vTaskStartScheduler+0xb8>)
 8004c10:	4822      	ldr	r0, [pc, #136]	@ (8004c9c <vTaskStartScheduler+0xbc>)
 8004c12:	f7ff fd95 	bl	8004740 <xTaskCreateStatic>
 8004c16:	4603      	mov	r3, r0
 8004c18:	4a21      	ldr	r2, [pc, #132]	@ (8004ca0 <vTaskStartScheduler+0xc0>)
 8004c1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004c1c:	4b20      	ldr	r3, [pc, #128]	@ (8004ca0 <vTaskStartScheduler+0xc0>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d002      	beq.n	8004c2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004c24:	2301      	movs	r3, #1
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	e001      	b.n	8004c2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d102      	bne.n	8004c3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004c34:	f000 fe14 	bl	8005860 <xTimerCreateTimerTask>
 8004c38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d116      	bne.n	8004c6e <vTaskStartScheduler+0x8e>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	613b      	str	r3, [r7, #16]
}
 8004c52:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c54:	4b13      	ldr	r3, [pc, #76]	@ (8004ca4 <vTaskStartScheduler+0xc4>)
 8004c56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c5a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ca8 <vTaskStartScheduler+0xc8>)
 8004c5e:	2201      	movs	r2, #1
 8004c60:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c62:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <vTaskStartScheduler+0xcc>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c68:	f001 f9e2 	bl	8006030 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c6c:	e00f      	b.n	8004c8e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c74:	d10b      	bne.n	8004c8e <vTaskStartScheduler+0xae>
	__asm volatile
 8004c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7a:	f383 8811 	msr	BASEPRI, r3
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	60fb      	str	r3, [r7, #12]
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	e7fd      	b.n	8004c8a <vTaskStartScheduler+0xaa>
}
 8004c8e:	bf00      	nop
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	08009888 	.word	0x08009888
 8004c9c:	080052d1 	.word	0x080052d1
 8004ca0:	20000f58 	.word	0x20000f58
 8004ca4:	20000f54 	.word	0x20000f54
 8004ca8:	20000f40 	.word	0x20000f40
 8004cac:	20000f38 	.word	0x20000f38

08004cb0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004cb4:	4b04      	ldr	r3, [pc, #16]	@ (8004cc8 <vTaskSuspendAll+0x18>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	4a03      	ldr	r2, [pc, #12]	@ (8004cc8 <vTaskSuspendAll+0x18>)
 8004cbc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004cbe:	bf00      	nop
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	20000f5c 	.word	0x20000f5c

08004ccc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004cda:	4b42      	ldr	r3, [pc, #264]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10b      	bne.n	8004cfa <xTaskResumeAll+0x2e>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	603b      	str	r3, [r7, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004cfa:	f001 fa3d 	bl	8006178 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004cfe:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	4a37      	ldr	r2, [pc, #220]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d08:	4b36      	ldr	r3, [pc, #216]	@ (8004de4 <xTaskResumeAll+0x118>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d162      	bne.n	8004dd6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d10:	4b35      	ldr	r3, [pc, #212]	@ (8004de8 <xTaskResumeAll+0x11c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d05e      	beq.n	8004dd6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d18:	e02f      	b.n	8004d7a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d1a:	4b34      	ldr	r3, [pc, #208]	@ (8004dec <xTaskResumeAll+0x120>)
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	3318      	adds	r3, #24
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fdca 	bl	80038c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	3304      	adds	r3, #4
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fe fdc5 	bl	80038c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8004df0 <xTaskResumeAll+0x124>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d903      	bls.n	8004d4a <xTaskResumeAll+0x7e>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d46:	4a2a      	ldr	r2, [pc, #168]	@ (8004df0 <xTaskResumeAll+0x124>)
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4a27      	ldr	r2, [pc, #156]	@ (8004df4 <xTaskResumeAll+0x128>)
 8004d58:	441a      	add	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4610      	mov	r0, r2
 8004d62:	f7fe fd50 	bl	8003806 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d6a:	4b23      	ldr	r3, [pc, #140]	@ (8004df8 <xTaskResumeAll+0x12c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d302      	bcc.n	8004d7a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004d74:	4b21      	ldr	r3, [pc, #132]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004d76:	2201      	movs	r2, #1
 8004d78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dec <xTaskResumeAll+0x120>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1cb      	bne.n	8004d1a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d88:	f000 fb58 	bl	800543c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e00 <xTaskResumeAll+0x134>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d010      	beq.n	8004dba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d98:	f000 f846 	bl	8004e28 <xTaskIncrementTick>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004da2:	4b16      	ldr	r3, [pc, #88]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1f1      	bne.n	8004d98 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004db4:	4b12      	ldr	r3, [pc, #72]	@ (8004e00 <xTaskResumeAll+0x134>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004dba:	4b10      	ldr	r3, [pc, #64]	@ (8004dfc <xTaskResumeAll+0x130>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8004e04 <xTaskResumeAll+0x138>)
 8004dc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004dd6:	f001 fa01 	bl	80061dc <vPortExitCritical>

	return xAlreadyYielded;
 8004dda:	68bb      	ldr	r3, [r7, #8]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	20000f5c 	.word	0x20000f5c
 8004de8:	20000f34 	.word	0x20000f34
 8004dec:	20000ef4 	.word	0x20000ef4
 8004df0:	20000f3c 	.word	0x20000f3c
 8004df4:	20000a64 	.word	0x20000a64
 8004df8:	20000a60 	.word	0x20000a60
 8004dfc:	20000f48 	.word	0x20000f48
 8004e00:	20000f44 	.word	0x20000f44
 8004e04:	e000ed04 	.word	0xe000ed04

08004e08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004e0e:	4b05      	ldr	r3, [pc, #20]	@ (8004e24 <xTaskGetTickCount+0x1c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004e14:	687b      	ldr	r3, [r7, #4]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000f38 	.word	0x20000f38

08004e28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e32:	4b4f      	ldr	r3, [pc, #316]	@ (8004f70 <xTaskIncrementTick+0x148>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f040 8090 	bne.w	8004f5c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e3c:	4b4d      	ldr	r3, [pc, #308]	@ (8004f74 <xTaskIncrementTick+0x14c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3301      	adds	r3, #1
 8004e42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e44:	4a4b      	ldr	r2, [pc, #300]	@ (8004f74 <xTaskIncrementTick+0x14c>)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d121      	bne.n	8004e94 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e50:	4b49      	ldr	r3, [pc, #292]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00b      	beq.n	8004e72 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5e:	f383 8811 	msr	BASEPRI, r3
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	603b      	str	r3, [r7, #0]
}
 8004e6c:	bf00      	nop
 8004e6e:	bf00      	nop
 8004e70:	e7fd      	b.n	8004e6e <xTaskIncrementTick+0x46>
 8004e72:	4b41      	ldr	r3, [pc, #260]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	4b40      	ldr	r3, [pc, #256]	@ (8004f7c <xTaskIncrementTick+0x154>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a3e      	ldr	r2, [pc, #248]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004e7e:	6013      	str	r3, [r2, #0]
 8004e80:	4a3e      	ldr	r2, [pc, #248]	@ (8004f7c <xTaskIncrementTick+0x154>)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6013      	str	r3, [r2, #0]
 8004e86:	4b3e      	ldr	r3, [pc, #248]	@ (8004f80 <xTaskIncrementTick+0x158>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	4a3c      	ldr	r2, [pc, #240]	@ (8004f80 <xTaskIncrementTick+0x158>)
 8004e8e:	6013      	str	r3, [r2, #0]
 8004e90:	f000 fad4 	bl	800543c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e94:	4b3b      	ldr	r3, [pc, #236]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d349      	bcc.n	8004f32 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e9e:	4b36      	ldr	r3, [pc, #216]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d104      	bne.n	8004eb2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ea8:	4b36      	ldr	r3, [pc, #216]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004eaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004eae:	601a      	str	r2, [r3, #0]
					break;
 8004eb0:	e03f      	b.n	8004f32 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eb2:	4b31      	ldr	r3, [pc, #196]	@ (8004f78 <xTaskIncrementTick+0x150>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d203      	bcs.n	8004ed2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004eca:	4a2e      	ldr	r2, [pc, #184]	@ (8004f84 <xTaskIncrementTick+0x15c>)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ed0:	e02f      	b.n	8004f32 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fe fcf2 	bl	80038c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d004      	beq.n	8004eee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	3318      	adds	r3, #24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7fe fce9 	bl	80038c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef2:	4b25      	ldr	r3, [pc, #148]	@ (8004f88 <xTaskIncrementTick+0x160>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d903      	bls.n	8004f02 <xTaskIncrementTick+0xda>
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efe:	4a22      	ldr	r2, [pc, #136]	@ (8004f88 <xTaskIncrementTick+0x160>)
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f06:	4613      	mov	r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4413      	add	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004f8c <xTaskIncrementTick+0x164>)
 8004f10:	441a      	add	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	3304      	adds	r3, #4
 8004f16:	4619      	mov	r1, r3
 8004f18:	4610      	mov	r0, r2
 8004f1a:	f7fe fc74 	bl	8003806 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f22:	4b1b      	ldr	r3, [pc, #108]	@ (8004f90 <xTaskIncrementTick+0x168>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d3b8      	bcc.n	8004e9e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f30:	e7b5      	b.n	8004e9e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f32:	4b17      	ldr	r3, [pc, #92]	@ (8004f90 <xTaskIncrementTick+0x168>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f38:	4914      	ldr	r1, [pc, #80]	@ (8004f8c <xTaskIncrementTick+0x164>)
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	4413      	add	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	440b      	add	r3, r1
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d901      	bls.n	8004f4e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004f4e:	4b11      	ldr	r3, [pc, #68]	@ (8004f94 <xTaskIncrementTick+0x16c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	e004      	b.n	8004f66 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f98 <xTaskIncrementTick+0x170>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3301      	adds	r3, #1
 8004f62:	4a0d      	ldr	r2, [pc, #52]	@ (8004f98 <xTaskIncrementTick+0x170>)
 8004f64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004f66:	697b      	ldr	r3, [r7, #20]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3718      	adds	r7, #24
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	20000f5c 	.word	0x20000f5c
 8004f74:	20000f38 	.word	0x20000f38
 8004f78:	20000eec 	.word	0x20000eec
 8004f7c:	20000ef0 	.word	0x20000ef0
 8004f80:	20000f4c 	.word	0x20000f4c
 8004f84:	20000f54 	.word	0x20000f54
 8004f88:	20000f3c 	.word	0x20000f3c
 8004f8c:	20000a64 	.word	0x20000a64
 8004f90:	20000a60 	.word	0x20000a60
 8004f94:	20000f48 	.word	0x20000f48
 8004f98:	20000f44 	.word	0x20000f44

08004f9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004fa2:	4b28      	ldr	r3, [pc, #160]	@ (8005044 <vTaskSwitchContext+0xa8>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d003      	beq.n	8004fb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004faa:	4b27      	ldr	r3, [pc, #156]	@ (8005048 <vTaskSwitchContext+0xac>)
 8004fac:	2201      	movs	r2, #1
 8004fae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004fb0:	e042      	b.n	8005038 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004fb2:	4b25      	ldr	r3, [pc, #148]	@ (8005048 <vTaskSwitchContext+0xac>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fb8:	4b24      	ldr	r3, [pc, #144]	@ (800504c <vTaskSwitchContext+0xb0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	e011      	b.n	8004fe4 <vTaskSwitchContext+0x48>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10b      	bne.n	8004fde <vTaskSwitchContext+0x42>
	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	607b      	str	r3, [r7, #4]
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	e7fd      	b.n	8004fda <vTaskSwitchContext+0x3e>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	491a      	ldr	r1, [pc, #104]	@ (8005050 <vTaskSwitchContext+0xb4>)
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0e3      	beq.n	8004fc0 <vTaskSwitchContext+0x24>
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4a13      	ldr	r2, [pc, #76]	@ (8005050 <vTaskSwitchContext+0xb4>)
 8005004:	4413      	add	r3, r2
 8005006:	60bb      	str	r3, [r7, #8]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	605a      	str	r2, [r3, #4]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	3308      	adds	r3, #8
 800501a:	429a      	cmp	r2, r3
 800501c:	d104      	bne.n	8005028 <vTaskSwitchContext+0x8c>
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	605a      	str	r2, [r3, #4]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	4a09      	ldr	r2, [pc, #36]	@ (8005054 <vTaskSwitchContext+0xb8>)
 8005030:	6013      	str	r3, [r2, #0]
 8005032:	4a06      	ldr	r2, [pc, #24]	@ (800504c <vTaskSwitchContext+0xb0>)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6013      	str	r3, [r2, #0]
}
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	20000f5c 	.word	0x20000f5c
 8005048:	20000f48 	.word	0x20000f48
 800504c:	20000f3c 	.word	0x20000f3c
 8005050:	20000a64 	.word	0x20000a64
 8005054:	20000a60 	.word	0x20000a60

08005058 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10b      	bne.n	8005080 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	60fb      	str	r3, [r7, #12]
}
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005080:	4b07      	ldr	r3, [pc, #28]	@ (80050a0 <vTaskPlaceOnEventList+0x48>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	3318      	adds	r3, #24
 8005086:	4619      	mov	r1, r3
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7fe fbe0 	bl	800384e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800508e:	2101      	movs	r1, #1
 8005090:	6838      	ldr	r0, [r7, #0]
 8005092:	f000 fb91 	bl	80057b8 <prvAddCurrentTaskToDelayedList>
}
 8005096:	bf00      	nop
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	20000a60 	.word	0x20000a60

080050a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80050b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	617b      	str	r3, [r7, #20]
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	e7fd      	b.n	80050ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050ce:	4b0a      	ldr	r3, [pc, #40]	@ (80050f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	3318      	adds	r3, #24
 80050d4:	4619      	mov	r1, r3
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f7fe fb95 	bl	8003806 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80050e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	68b8      	ldr	r0, [r7, #8]
 80050ec:	f000 fb64 	bl	80057b8 <prvAddCurrentTaskToDelayedList>
	}
 80050f0:	bf00      	nop
 80050f2:	3718      	adds	r7, #24
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	20000a60 	.word	0x20000a60

080050fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10b      	bne.n	800512a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	60fb      	str	r3, [r7, #12]
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	e7fd      	b.n	8005126 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	3318      	adds	r3, #24
 800512e:	4618      	mov	r0, r3
 8005130:	f7fe fbc6 	bl	80038c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005134:	4b1d      	ldr	r3, [pc, #116]	@ (80051ac <xTaskRemoveFromEventList+0xb0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d11d      	bne.n	8005178 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	3304      	adds	r3, #4
 8005140:	4618      	mov	r0, r3
 8005142:	f7fe fbbd 	bl	80038c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514a:	4b19      	ldr	r3, [pc, #100]	@ (80051b0 <xTaskRemoveFromEventList+0xb4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	429a      	cmp	r2, r3
 8005150:	d903      	bls.n	800515a <xTaskRemoveFromEventList+0x5e>
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005156:	4a16      	ldr	r2, [pc, #88]	@ (80051b0 <xTaskRemoveFromEventList+0xb4>)
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515e:	4613      	mov	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4a13      	ldr	r2, [pc, #76]	@ (80051b4 <xTaskRemoveFromEventList+0xb8>)
 8005168:	441a      	add	r2, r3
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	3304      	adds	r3, #4
 800516e:	4619      	mov	r1, r3
 8005170:	4610      	mov	r0, r2
 8005172:	f7fe fb48 	bl	8003806 <vListInsertEnd>
 8005176:	e005      	b.n	8005184 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	3318      	adds	r3, #24
 800517c:	4619      	mov	r1, r3
 800517e:	480e      	ldr	r0, [pc, #56]	@ (80051b8 <xTaskRemoveFromEventList+0xbc>)
 8005180:	f7fe fb41 	bl	8003806 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005188:	4b0c      	ldr	r3, [pc, #48]	@ (80051bc <xTaskRemoveFromEventList+0xc0>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518e:	429a      	cmp	r2, r3
 8005190:	d905      	bls.n	800519e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005192:	2301      	movs	r3, #1
 8005194:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005196:	4b0a      	ldr	r3, [pc, #40]	@ (80051c0 <xTaskRemoveFromEventList+0xc4>)
 8005198:	2201      	movs	r2, #1
 800519a:	601a      	str	r2, [r3, #0]
 800519c:	e001      	b.n	80051a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800519e:	2300      	movs	r3, #0
 80051a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80051a2:	697b      	ldr	r3, [r7, #20]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	20000f5c 	.word	0x20000f5c
 80051b0:	20000f3c 	.word	0x20000f3c
 80051b4:	20000a64 	.word	0x20000a64
 80051b8:	20000ef4 	.word	0x20000ef4
 80051bc:	20000a60 	.word	0x20000a60
 80051c0:	20000f48 	.word	0x20000f48

080051c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051cc:	4b06      	ldr	r3, [pc, #24]	@ (80051e8 <vTaskInternalSetTimeOutState+0x24>)
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80051d4:	4b05      	ldr	r3, [pc, #20]	@ (80051ec <vTaskInternalSetTimeOutState+0x28>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	605a      	str	r2, [r3, #4]
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	20000f4c 	.word	0x20000f4c
 80051ec:	20000f38 	.word	0x20000f38

080051f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b088      	sub	sp, #32
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d10b      	bne.n	8005218 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005204:	f383 8811 	msr	BASEPRI, r3
 8005208:	f3bf 8f6f 	isb	sy
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	613b      	str	r3, [r7, #16]
}
 8005212:	bf00      	nop
 8005214:	bf00      	nop
 8005216:	e7fd      	b.n	8005214 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10b      	bne.n	8005236 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800521e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005222:	f383 8811 	msr	BASEPRI, r3
 8005226:	f3bf 8f6f 	isb	sy
 800522a:	f3bf 8f4f 	dsb	sy
 800522e:	60fb      	str	r3, [r7, #12]
}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	e7fd      	b.n	8005232 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005236:	f000 ff9f 	bl	8006178 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800523a:	4b1d      	ldr	r3, [pc, #116]	@ (80052b0 <xTaskCheckForTimeOut+0xc0>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005252:	d102      	bne.n	800525a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005254:	2300      	movs	r3, #0
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	e023      	b.n	80052a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	4b15      	ldr	r3, [pc, #84]	@ (80052b4 <xTaskCheckForTimeOut+0xc4>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	429a      	cmp	r2, r3
 8005264:	d007      	beq.n	8005276 <xTaskCheckForTimeOut+0x86>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	429a      	cmp	r2, r3
 800526e:	d302      	bcc.n	8005276 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005270:	2301      	movs	r3, #1
 8005272:	61fb      	str	r3, [r7, #28]
 8005274:	e015      	b.n	80052a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	429a      	cmp	r2, r3
 800527e:	d20b      	bcs.n	8005298 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	1ad2      	subs	r2, r2, r3
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff ff99 	bl	80051c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005292:	2300      	movs	r3, #0
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	e004      	b.n	80052a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800529e:	2301      	movs	r3, #1
 80052a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80052a2:	f000 ff9b 	bl	80061dc <vPortExitCritical>

	return xReturn;
 80052a6:	69fb      	ldr	r3, [r7, #28]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3720      	adds	r7, #32
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	20000f38 	.word	0x20000f38
 80052b4:	20000f4c 	.word	0x20000f4c

080052b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80052bc:	4b03      	ldr	r3, [pc, #12]	@ (80052cc <vTaskMissedYield+0x14>)
 80052be:	2201      	movs	r2, #1
 80052c0:	601a      	str	r2, [r3, #0]
}
 80052c2:	bf00      	nop
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr
 80052cc:	20000f48 	.word	0x20000f48

080052d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80052d8:	f000 f852 	bl	8005380 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80052dc:	4b06      	ldr	r3, [pc, #24]	@ (80052f8 <prvIdleTask+0x28>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d9f9      	bls.n	80052d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80052e4:	4b05      	ldr	r3, [pc, #20]	@ (80052fc <prvIdleTask+0x2c>)
 80052e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ea:	601a      	str	r2, [r3, #0]
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80052f4:	e7f0      	b.n	80052d8 <prvIdleTask+0x8>
 80052f6:	bf00      	nop
 80052f8:	20000a64 	.word	0x20000a64
 80052fc:	e000ed04 	.word	0xe000ed04

08005300 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005306:	2300      	movs	r3, #0
 8005308:	607b      	str	r3, [r7, #4]
 800530a:	e00c      	b.n	8005326 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	4613      	mov	r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	4a12      	ldr	r2, [pc, #72]	@ (8005360 <prvInitialiseTaskLists+0x60>)
 8005318:	4413      	add	r3, r2
 800531a:	4618      	mov	r0, r3
 800531c:	f7fe fa46 	bl	80037ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	3301      	adds	r3, #1
 8005324:	607b      	str	r3, [r7, #4]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2b37      	cmp	r3, #55	@ 0x37
 800532a:	d9ef      	bls.n	800530c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800532c:	480d      	ldr	r0, [pc, #52]	@ (8005364 <prvInitialiseTaskLists+0x64>)
 800532e:	f7fe fa3d 	bl	80037ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005332:	480d      	ldr	r0, [pc, #52]	@ (8005368 <prvInitialiseTaskLists+0x68>)
 8005334:	f7fe fa3a 	bl	80037ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005338:	480c      	ldr	r0, [pc, #48]	@ (800536c <prvInitialiseTaskLists+0x6c>)
 800533a:	f7fe fa37 	bl	80037ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800533e:	480c      	ldr	r0, [pc, #48]	@ (8005370 <prvInitialiseTaskLists+0x70>)
 8005340:	f7fe fa34 	bl	80037ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005344:	480b      	ldr	r0, [pc, #44]	@ (8005374 <prvInitialiseTaskLists+0x74>)
 8005346:	f7fe fa31 	bl	80037ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800534a:	4b0b      	ldr	r3, [pc, #44]	@ (8005378 <prvInitialiseTaskLists+0x78>)
 800534c:	4a05      	ldr	r2, [pc, #20]	@ (8005364 <prvInitialiseTaskLists+0x64>)
 800534e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005350:	4b0a      	ldr	r3, [pc, #40]	@ (800537c <prvInitialiseTaskLists+0x7c>)
 8005352:	4a05      	ldr	r2, [pc, #20]	@ (8005368 <prvInitialiseTaskLists+0x68>)
 8005354:	601a      	str	r2, [r3, #0]
}
 8005356:	bf00      	nop
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20000a64 	.word	0x20000a64
 8005364:	20000ec4 	.word	0x20000ec4
 8005368:	20000ed8 	.word	0x20000ed8
 800536c:	20000ef4 	.word	0x20000ef4
 8005370:	20000f08 	.word	0x20000f08
 8005374:	20000f20 	.word	0x20000f20
 8005378:	20000eec 	.word	0x20000eec
 800537c:	20000ef0 	.word	0x20000ef0

08005380 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005386:	e019      	b.n	80053bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005388:	f000 fef6 	bl	8006178 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800538c:	4b10      	ldr	r3, [pc, #64]	@ (80053d0 <prvCheckTasksWaitingTermination+0x50>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	3304      	adds	r3, #4
 8005398:	4618      	mov	r0, r3
 800539a:	f7fe fa91 	bl	80038c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800539e:	4b0d      	ldr	r3, [pc, #52]	@ (80053d4 <prvCheckTasksWaitingTermination+0x54>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	3b01      	subs	r3, #1
 80053a4:	4a0b      	ldr	r2, [pc, #44]	@ (80053d4 <prvCheckTasksWaitingTermination+0x54>)
 80053a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80053a8:	4b0b      	ldr	r3, [pc, #44]	@ (80053d8 <prvCheckTasksWaitingTermination+0x58>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	3b01      	subs	r3, #1
 80053ae:	4a0a      	ldr	r2, [pc, #40]	@ (80053d8 <prvCheckTasksWaitingTermination+0x58>)
 80053b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80053b2:	f000 ff13 	bl	80061dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f810 	bl	80053dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053bc:	4b06      	ldr	r3, [pc, #24]	@ (80053d8 <prvCheckTasksWaitingTermination+0x58>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1e1      	bne.n	8005388 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80053c4:	bf00      	nop
 80053c6:	bf00      	nop
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20000f08 	.word	0x20000f08
 80053d4:	20000f34 	.word	0x20000f34
 80053d8:	20000f1c 	.word	0x20000f1c

080053dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d108      	bne.n	8005400 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f2:	4618      	mov	r0, r3
 80053f4:	f001 f8b0 	bl	8006558 <vPortFree>
				vPortFree( pxTCB );
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f001 f8ad 	bl	8006558 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80053fe:	e019      	b.n	8005434 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005406:	2b01      	cmp	r3, #1
 8005408:	d103      	bne.n	8005412 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f001 f8a4 	bl	8006558 <vPortFree>
	}
 8005410:	e010      	b.n	8005434 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005418:	2b02      	cmp	r3, #2
 800541a:	d00b      	beq.n	8005434 <prvDeleteTCB+0x58>
	__asm volatile
 800541c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005420:	f383 8811 	msr	BASEPRI, r3
 8005424:	f3bf 8f6f 	isb	sy
 8005428:	f3bf 8f4f 	dsb	sy
 800542c:	60fb      	str	r3, [r7, #12]
}
 800542e:	bf00      	nop
 8005430:	bf00      	nop
 8005432:	e7fd      	b.n	8005430 <prvDeleteTCB+0x54>
	}
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005442:	4b0c      	ldr	r3, [pc, #48]	@ (8005474 <prvResetNextTaskUnblockTime+0x38>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d104      	bne.n	8005456 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800544c:	4b0a      	ldr	r3, [pc, #40]	@ (8005478 <prvResetNextTaskUnblockTime+0x3c>)
 800544e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005452:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005454:	e008      	b.n	8005468 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005456:	4b07      	ldr	r3, [pc, #28]	@ (8005474 <prvResetNextTaskUnblockTime+0x38>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	4a04      	ldr	r2, [pc, #16]	@ (8005478 <prvResetNextTaskUnblockTime+0x3c>)
 8005466:	6013      	str	r3, [r2, #0]
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	20000eec 	.word	0x20000eec
 8005478:	20000f54 	.word	0x20000f54

0800547c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8005482:	4b05      	ldr	r3, [pc, #20]	@ (8005498 <xTaskGetCurrentTaskHandle+0x1c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	607b      	str	r3, [r7, #4]

		return xReturn;
 8005488:	687b      	ldr	r3, [r7, #4]
	}
 800548a:	4618      	mov	r0, r3
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	20000a60 	.word	0x20000a60

0800549c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80054a2:	4b0b      	ldr	r3, [pc, #44]	@ (80054d0 <xTaskGetSchedulerState+0x34>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80054aa:	2301      	movs	r3, #1
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	e008      	b.n	80054c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054b0:	4b08      	ldr	r3, [pc, #32]	@ (80054d4 <xTaskGetSchedulerState+0x38>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d102      	bne.n	80054be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80054b8:	2302      	movs	r3, #2
 80054ba:	607b      	str	r3, [r7, #4]
 80054bc:	e001      	b.n	80054c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80054be:	2300      	movs	r3, #0
 80054c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80054c2:	687b      	ldr	r3, [r7, #4]
	}
 80054c4:	4618      	mov	r0, r3
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	20000f40 	.word	0x20000f40
 80054d4:	20000f5c 	.word	0x20000f5c

080054d8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d051      	beq.n	8005592 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f2:	4b2a      	ldr	r3, [pc, #168]	@ (800559c <xTaskPriorityInherit+0xc4>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d241      	bcs.n	8005580 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	2b00      	cmp	r3, #0
 8005502:	db06      	blt.n	8005512 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005504:	4b25      	ldr	r3, [pc, #148]	@ (800559c <xTaskPriorityInherit+0xc4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6959      	ldr	r1, [r3, #20]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800551a:	4613      	mov	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4a1f      	ldr	r2, [pc, #124]	@ (80055a0 <xTaskPriorityInherit+0xc8>)
 8005524:	4413      	add	r3, r2
 8005526:	4299      	cmp	r1, r3
 8005528:	d122      	bne.n	8005570 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3304      	adds	r3, #4
 800552e:	4618      	mov	r0, r3
 8005530:	f7fe f9c6 	bl	80038c0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005534:	4b19      	ldr	r3, [pc, #100]	@ (800559c <xTaskPriorityInherit+0xc4>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005542:	4b18      	ldr	r3, [pc, #96]	@ (80055a4 <xTaskPriorityInherit+0xcc>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d903      	bls.n	8005552 <xTaskPriorityInherit+0x7a>
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554e:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <xTaskPriorityInherit+0xcc>)
 8005550:	6013      	str	r3, [r2, #0]
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4a10      	ldr	r2, [pc, #64]	@ (80055a0 <xTaskPriorityInherit+0xc8>)
 8005560:	441a      	add	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	3304      	adds	r3, #4
 8005566:	4619      	mov	r1, r3
 8005568:	4610      	mov	r0, r2
 800556a:	f7fe f94c 	bl	8003806 <vListInsertEnd>
 800556e:	e004      	b.n	800557a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005570:	4b0a      	ldr	r3, [pc, #40]	@ (800559c <xTaskPriorityInherit+0xc4>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800557a:	2301      	movs	r3, #1
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	e008      	b.n	8005592 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005584:	4b05      	ldr	r3, [pc, #20]	@ (800559c <xTaskPriorityInherit+0xc4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558a:	429a      	cmp	r2, r3
 800558c:	d201      	bcs.n	8005592 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800558e:	2301      	movs	r3, #1
 8005590:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005592:	68fb      	ldr	r3, [r7, #12]
	}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	20000a60 	.word	0x20000a60
 80055a0:	20000a64 	.word	0x20000a64
 80055a4:	20000f3c 	.word	0x20000f3c

080055a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80055b4:	2300      	movs	r3, #0
 80055b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d058      	beq.n	8005670 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80055be:	4b2f      	ldr	r3, [pc, #188]	@ (800567c <xTaskPriorityDisinherit+0xd4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d00b      	beq.n	80055e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80055c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	f3bf 8f4f 	dsb	sy
 80055d8:	60fb      	str	r3, [r7, #12]
}
 80055da:	bf00      	nop
 80055dc:	bf00      	nop
 80055de:	e7fd      	b.n	80055dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10b      	bne.n	8005600 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	60bb      	str	r3, [r7, #8]
}
 80055fa:	bf00      	nop
 80055fc:	bf00      	nop
 80055fe:	e7fd      	b.n	80055fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005604:	1e5a      	subs	r2, r3, #1
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005612:	429a      	cmp	r2, r3
 8005614:	d02c      	beq.n	8005670 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800561a:	2b00      	cmp	r3, #0
 800561c:	d128      	bne.n	8005670 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	3304      	adds	r3, #4
 8005622:	4618      	mov	r0, r3
 8005624:	f7fe f94c 	bl	80038c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005634:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005640:	4b0f      	ldr	r3, [pc, #60]	@ (8005680 <xTaskPriorityDisinherit+0xd8>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	429a      	cmp	r2, r3
 8005646:	d903      	bls.n	8005650 <xTaskPriorityDisinherit+0xa8>
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564c:	4a0c      	ldr	r2, [pc, #48]	@ (8005680 <xTaskPriorityDisinherit+0xd8>)
 800564e:	6013      	str	r3, [r2, #0]
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005654:	4613      	mov	r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4413      	add	r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	4a09      	ldr	r2, [pc, #36]	@ (8005684 <xTaskPriorityDisinherit+0xdc>)
 800565e:	441a      	add	r2, r3
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	3304      	adds	r3, #4
 8005664:	4619      	mov	r1, r3
 8005666:	4610      	mov	r0, r2
 8005668:	f7fe f8cd 	bl	8003806 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800566c:	2301      	movs	r3, #1
 800566e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005670:	697b      	ldr	r3, [r7, #20]
	}
 8005672:	4618      	mov	r0, r3
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20000a60 	.word	0x20000a60
 8005680:	20000f3c 	.word	0x20000f3c
 8005684:	20000a64 	.word	0x20000a64

08005688 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005696:	2301      	movs	r3, #1
 8005698:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d06c      	beq.n	800577a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80056a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ac:	f383 8811 	msr	BASEPRI, r3
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	f3bf 8f4f 	dsb	sy
 80056b8:	60fb      	str	r3, [r7, #12]
}
 80056ba:	bf00      	nop
 80056bc:	bf00      	nop
 80056be:	e7fd      	b.n	80056bc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d902      	bls.n	80056d0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	61fb      	str	r3, [r7, #28]
 80056ce:	e002      	b.n	80056d6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056da:	69fa      	ldr	r2, [r7, #28]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d04c      	beq.n	800577a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d147      	bne.n	800577a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80056ea:	4b26      	ldr	r3, [pc, #152]	@ (8005784 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d10b      	bne.n	800570c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	60bb      	str	r3, [r7, #8]
}
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	e7fd      	b.n	8005708 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	69fa      	ldr	r2, [r7, #28]
 8005716:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	2b00      	cmp	r3, #0
 800571e:	db04      	blt.n	800572a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	6959      	ldr	r1, [r3, #20]
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	4613      	mov	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4a13      	ldr	r2, [pc, #76]	@ (8005788 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800573a:	4413      	add	r3, r2
 800573c:	4299      	cmp	r1, r3
 800573e:	d11c      	bne.n	800577a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	3304      	adds	r3, #4
 8005744:	4618      	mov	r0, r3
 8005746:	f7fe f8bb 	bl	80038c0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800574e:	4b0f      	ldr	r3, [pc, #60]	@ (800578c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d903      	bls.n	800575e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575a:	4a0c      	ldr	r2, [pc, #48]	@ (800578c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005762:	4613      	mov	r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4a07      	ldr	r2, [pc, #28]	@ (8005788 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800576c:	441a      	add	r2, r3
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	3304      	adds	r3, #4
 8005772:	4619      	mov	r1, r3
 8005774:	4610      	mov	r0, r2
 8005776:	f7fe f846 	bl	8003806 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800577a:	bf00      	nop
 800577c:	3720      	adds	r7, #32
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20000a60 	.word	0x20000a60
 8005788:	20000a64 	.word	0x20000a64
 800578c:	20000f3c 	.word	0x20000f3c

08005790 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005794:	4b07      	ldr	r3, [pc, #28]	@ (80057b4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d004      	beq.n	80057a6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800579c:	4b05      	ldr	r3, [pc, #20]	@ (80057b4 <pvTaskIncrementMutexHeldCount+0x24>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80057a2:	3201      	adds	r2, #1
 80057a4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80057a6:	4b03      	ldr	r3, [pc, #12]	@ (80057b4 <pvTaskIncrementMutexHeldCount+0x24>)
 80057a8:	681b      	ldr	r3, [r3, #0]
	}
 80057aa:	4618      	mov	r0, r3
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	20000a60 	.word	0x20000a60

080057b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80057c2:	4b21      	ldr	r3, [pc, #132]	@ (8005848 <prvAddCurrentTaskToDelayedList+0x90>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057c8:	4b20      	ldr	r3, [pc, #128]	@ (800584c <prvAddCurrentTaskToDelayedList+0x94>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	3304      	adds	r3, #4
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fe f876 	bl	80038c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057da:	d10a      	bne.n	80057f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057e2:	4b1a      	ldr	r3, [pc, #104]	@ (800584c <prvAddCurrentTaskToDelayedList+0x94>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3304      	adds	r3, #4
 80057e8:	4619      	mov	r1, r3
 80057ea:	4819      	ldr	r0, [pc, #100]	@ (8005850 <prvAddCurrentTaskToDelayedList+0x98>)
 80057ec:	f7fe f80b 	bl	8003806 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80057f0:	e026      	b.n	8005840 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4413      	add	r3, r2
 80057f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80057fa:	4b14      	ldr	r3, [pc, #80]	@ (800584c <prvAddCurrentTaskToDelayedList+0x94>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	429a      	cmp	r2, r3
 8005808:	d209      	bcs.n	800581e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800580a:	4b12      	ldr	r3, [pc, #72]	@ (8005854 <prvAddCurrentTaskToDelayedList+0x9c>)
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	4b0f      	ldr	r3, [pc, #60]	@ (800584c <prvAddCurrentTaskToDelayedList+0x94>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	3304      	adds	r3, #4
 8005814:	4619      	mov	r1, r3
 8005816:	4610      	mov	r0, r2
 8005818:	f7fe f819 	bl	800384e <vListInsert>
}
 800581c:	e010      	b.n	8005840 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800581e:	4b0e      	ldr	r3, [pc, #56]	@ (8005858 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	4b0a      	ldr	r3, [pc, #40]	@ (800584c <prvAddCurrentTaskToDelayedList+0x94>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	3304      	adds	r3, #4
 8005828:	4619      	mov	r1, r3
 800582a:	4610      	mov	r0, r2
 800582c:	f7fe f80f 	bl	800384e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005830:	4b0a      	ldr	r3, [pc, #40]	@ (800585c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	429a      	cmp	r2, r3
 8005838:	d202      	bcs.n	8005840 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800583a:	4a08      	ldr	r2, [pc, #32]	@ (800585c <prvAddCurrentTaskToDelayedList+0xa4>)
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	6013      	str	r3, [r2, #0]
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	20000f38 	.word	0x20000f38
 800584c:	20000a60 	.word	0x20000a60
 8005850:	20000f20 	.word	0x20000f20
 8005854:	20000ef0 	.word	0x20000ef0
 8005858:	20000eec 	.word	0x20000eec
 800585c:	20000f54 	.word	0x20000f54

08005860 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b08a      	sub	sp, #40	@ 0x28
 8005864:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005866:	2300      	movs	r3, #0
 8005868:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800586a:	f000 fb13 	bl	8005e94 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800586e:	4b1d      	ldr	r3, [pc, #116]	@ (80058e4 <xTimerCreateTimerTask+0x84>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d021      	beq.n	80058ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800587a:	2300      	movs	r3, #0
 800587c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800587e:	1d3a      	adds	r2, r7, #4
 8005880:	f107 0108 	add.w	r1, r7, #8
 8005884:	f107 030c 	add.w	r3, r7, #12
 8005888:	4618      	mov	r0, r3
 800588a:	f7fd ff75 	bl	8003778 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800588e:	6879      	ldr	r1, [r7, #4]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	9202      	str	r2, [sp, #8]
 8005896:	9301      	str	r3, [sp, #4]
 8005898:	2302      	movs	r3, #2
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	2300      	movs	r3, #0
 800589e:	460a      	mov	r2, r1
 80058a0:	4911      	ldr	r1, [pc, #68]	@ (80058e8 <xTimerCreateTimerTask+0x88>)
 80058a2:	4812      	ldr	r0, [pc, #72]	@ (80058ec <xTimerCreateTimerTask+0x8c>)
 80058a4:	f7fe ff4c 	bl	8004740 <xTaskCreateStatic>
 80058a8:	4603      	mov	r3, r0
 80058aa:	4a11      	ldr	r2, [pc, #68]	@ (80058f0 <xTimerCreateTimerTask+0x90>)
 80058ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80058ae:	4b10      	ldr	r3, [pc, #64]	@ (80058f0 <xTimerCreateTimerTask+0x90>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80058b6:	2301      	movs	r3, #1
 80058b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10b      	bne.n	80058d8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80058c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	613b      	str	r3, [r7, #16]
}
 80058d2:	bf00      	nop
 80058d4:	bf00      	nop
 80058d6:	e7fd      	b.n	80058d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80058d8:	697b      	ldr	r3, [r7, #20]
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	20000f90 	.word	0x20000f90
 80058e8:	08009890 	.word	0x08009890
 80058ec:	08005a2d 	.word	0x08005a2d
 80058f0:	20000f94 	.word	0x20000f94

080058f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08a      	sub	sp, #40	@ 0x28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	607a      	str	r2, [r7, #4]
 8005900:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005902:	2300      	movs	r3, #0
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10b      	bne.n	8005924 <xTimerGenericCommand+0x30>
	__asm volatile
 800590c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	623b      	str	r3, [r7, #32]
}
 800591e:	bf00      	nop
 8005920:	bf00      	nop
 8005922:	e7fd      	b.n	8005920 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005924:	4b19      	ldr	r3, [pc, #100]	@ (800598c <xTimerGenericCommand+0x98>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d02a      	beq.n	8005982 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b05      	cmp	r3, #5
 800593c:	dc18      	bgt.n	8005970 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800593e:	f7ff fdad 	bl	800549c <xTaskGetSchedulerState>
 8005942:	4603      	mov	r3, r0
 8005944:	2b02      	cmp	r3, #2
 8005946:	d109      	bne.n	800595c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005948:	4b10      	ldr	r3, [pc, #64]	@ (800598c <xTimerGenericCommand+0x98>)
 800594a:	6818      	ldr	r0, [r3, #0]
 800594c:	f107 0110 	add.w	r1, r7, #16
 8005950:	2300      	movs	r3, #0
 8005952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005954:	f7fe f9dc 	bl	8003d10 <xQueueGenericSend>
 8005958:	6278      	str	r0, [r7, #36]	@ 0x24
 800595a:	e012      	b.n	8005982 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800595c:	4b0b      	ldr	r3, [pc, #44]	@ (800598c <xTimerGenericCommand+0x98>)
 800595e:	6818      	ldr	r0, [r3, #0]
 8005960:	f107 0110 	add.w	r1, r7, #16
 8005964:	2300      	movs	r3, #0
 8005966:	2200      	movs	r2, #0
 8005968:	f7fe f9d2 	bl	8003d10 <xQueueGenericSend>
 800596c:	6278      	str	r0, [r7, #36]	@ 0x24
 800596e:	e008      	b.n	8005982 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <xTimerGenericCommand+0x98>)
 8005972:	6818      	ldr	r0, [r3, #0]
 8005974:	f107 0110 	add.w	r1, r7, #16
 8005978:	2300      	movs	r3, #0
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	f7fe faca 	bl	8003f14 <xQueueGenericSendFromISR>
 8005980:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005984:	4618      	mov	r0, r3
 8005986:	3728      	adds	r7, #40	@ 0x28
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	20000f90 	.word	0x20000f90

08005990 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b088      	sub	sp, #32
 8005994:	af02      	add	r7, sp, #8
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800599a:	4b23      	ldr	r3, [pc, #140]	@ (8005a28 <prvProcessExpiredTimer+0x98>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	3304      	adds	r3, #4
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7fd ff89 	bl	80038c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059b4:	f003 0304 	and.w	r3, r3, #4
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d023      	beq.n	8005a04 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	699a      	ldr	r2, [r3, #24]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	18d1      	adds	r1, r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	6978      	ldr	r0, [r7, #20]
 80059ca:	f000 f8d5 	bl	8005b78 <prvInsertTimerInActiveList>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d020      	beq.n	8005a16 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80059d4:	2300      	movs	r3, #0
 80059d6:	9300      	str	r3, [sp, #0]
 80059d8:	2300      	movs	r3, #0
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	2100      	movs	r1, #0
 80059de:	6978      	ldr	r0, [r7, #20]
 80059e0:	f7ff ff88 	bl	80058f4 <xTimerGenericCommand>
 80059e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d114      	bne.n	8005a16 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80059ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f0:	f383 8811 	msr	BASEPRI, r3
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	60fb      	str	r3, [r7, #12]
}
 80059fe:	bf00      	nop
 8005a00:	bf00      	nop
 8005a02:	e7fd      	b.n	8005a00 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a0a:	f023 0301 	bic.w	r3, r3, #1
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	6978      	ldr	r0, [r7, #20]
 8005a1c:	4798      	blx	r3
}
 8005a1e:	bf00      	nop
 8005a20:	3718      	adds	r7, #24
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	20000f88 	.word	0x20000f88

08005a2c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a34:	f107 0308 	add.w	r3, r7, #8
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 f859 	bl	8005af0 <prvGetNextExpireTime>
 8005a3e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	4619      	mov	r1, r3
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 f805 	bl	8005a54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005a4a:	f000 f8d7 	bl	8005bfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a4e:	bf00      	nop
 8005a50:	e7f0      	b.n	8005a34 <prvTimerTask+0x8>
	...

08005a54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005a5e:	f7ff f927 	bl	8004cb0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005a62:	f107 0308 	add.w	r3, r7, #8
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 f866 	bl	8005b38 <prvSampleTimeNow>
 8005a6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d130      	bne.n	8005ad6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d10a      	bne.n	8005a90 <prvProcessTimerOrBlockTask+0x3c>
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d806      	bhi.n	8005a90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005a82:	f7ff f923 	bl	8004ccc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005a86:	68f9      	ldr	r1, [r7, #12]
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f7ff ff81 	bl	8005990 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005a8e:	e024      	b.n	8005ada <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d008      	beq.n	8005aa8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005a96:	4b13      	ldr	r3, [pc, #76]	@ (8005ae4 <prvProcessTimerOrBlockTask+0x90>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <prvProcessTimerOrBlockTask+0x50>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <prvProcessTimerOrBlockTask+0x52>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8005ae8 <prvProcessTimerOrBlockTask+0x94>)
 8005aaa:	6818      	ldr	r0, [r3, #0]
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	f7fe fe0f 	bl	80046d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005aba:	f7ff f907 	bl	8004ccc <xTaskResumeAll>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10a      	bne.n	8005ada <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005ac4:	4b09      	ldr	r3, [pc, #36]	@ (8005aec <prvProcessTimerOrBlockTask+0x98>)
 8005ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	f3bf 8f6f 	isb	sy
}
 8005ad4:	e001      	b.n	8005ada <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005ad6:	f7ff f8f9 	bl	8004ccc <xTaskResumeAll>
}
 8005ada:	bf00      	nop
 8005adc:	3710      	adds	r7, #16
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	20000f8c 	.word	0x20000f8c
 8005ae8:	20000f90 	.word	0x20000f90
 8005aec:	e000ed04 	.word	0xe000ed04

08005af0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005af8:	4b0e      	ldr	r3, [pc, #56]	@ (8005b34 <prvGetNextExpireTime+0x44>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <prvGetNextExpireTime+0x16>
 8005b02:	2201      	movs	r2, #1
 8005b04:	e000      	b.n	8005b08 <prvGetNextExpireTime+0x18>
 8005b06:	2200      	movs	r2, #0
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d105      	bne.n	8005b20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b14:	4b07      	ldr	r3, [pc, #28]	@ (8005b34 <prvGetNextExpireTime+0x44>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60fb      	str	r3, [r7, #12]
 8005b1e:	e001      	b.n	8005b24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005b24:	68fb      	ldr	r3, [r7, #12]
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	20000f88 	.word	0x20000f88

08005b38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005b40:	f7ff f962 	bl	8004e08 <xTaskGetTickCount>
 8005b44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005b46:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <prvSampleTimeNow+0x3c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d205      	bcs.n	8005b5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005b50:	f000 f93a 	bl	8005dc8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	e002      	b.n	8005b62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005b62:	4a04      	ldr	r2, [pc, #16]	@ (8005b74 <prvSampleTimeNow+0x3c>)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005b68:	68fb      	ldr	r3, [r7, #12]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20000f98 	.word	0x20000f98

08005b78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
 8005b84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005b86:	2300      	movs	r3, #0
 8005b88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d812      	bhi.n	8005bc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	1ad2      	subs	r2, r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d302      	bcc.n	8005bb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005bac:	2301      	movs	r3, #1
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	e01b      	b.n	8005bea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005bb2:	4b10      	ldr	r3, [pc, #64]	@ (8005bf4 <prvInsertTimerInActiveList+0x7c>)
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	3304      	adds	r3, #4
 8005bba:	4619      	mov	r1, r3
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	f7fd fe46 	bl	800384e <vListInsert>
 8005bc2:	e012      	b.n	8005bea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d206      	bcs.n	8005bda <prvInsertTimerInActiveList+0x62>
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d302      	bcc.n	8005bda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	e007      	b.n	8005bea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005bda:	4b07      	ldr	r3, [pc, #28]	@ (8005bf8 <prvInsertTimerInActiveList+0x80>)
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	3304      	adds	r3, #4
 8005be2:	4619      	mov	r1, r3
 8005be4:	4610      	mov	r0, r2
 8005be6:	f7fd fe32 	bl	800384e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005bea:	697b      	ldr	r3, [r7, #20]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20000f8c 	.word	0x20000f8c
 8005bf8:	20000f88 	.word	0x20000f88

08005bfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08e      	sub	sp, #56	@ 0x38
 8005c00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005c02:	e0ce      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	da19      	bge.n	8005c3e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005c0a:	1d3b      	adds	r3, r7, #4
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10b      	bne.n	8005c2e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1a:	f383 8811 	msr	BASEPRI, r3
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f3bf 8f4f 	dsb	sy
 8005c26:	61fb      	str	r3, [r7, #28]
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	e7fd      	b.n	8005c2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c34:	6850      	ldr	r0, [r2, #4]
 8005c36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c38:	6892      	ldr	r2, [r2, #8]
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f2c0 80ae 	blt.w	8005da2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d004      	beq.n	8005c5c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c54:	3304      	adds	r3, #4
 8005c56:	4618      	mov	r0, r3
 8005c58:	f7fd fe32 	bl	80038c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c5c:	463b      	mov	r3, r7
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f7ff ff6a 	bl	8005b38 <prvSampleTimeNow>
 8005c64:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b09      	cmp	r3, #9
 8005c6a:	f200 8097 	bhi.w	8005d9c <prvProcessReceivedCommands+0x1a0>
 8005c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c74 <prvProcessReceivedCommands+0x78>)
 8005c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c74:	08005c9d 	.word	0x08005c9d
 8005c78:	08005c9d 	.word	0x08005c9d
 8005c7c:	08005c9d 	.word	0x08005c9d
 8005c80:	08005d13 	.word	0x08005d13
 8005c84:	08005d27 	.word	0x08005d27
 8005c88:	08005d73 	.word	0x08005d73
 8005c8c:	08005c9d 	.word	0x08005c9d
 8005c90:	08005c9d 	.word	0x08005c9d
 8005c94:	08005d13 	.word	0x08005d13
 8005c98:	08005d27 	.word	0x08005d27
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ca2:	f043 0301 	orr.w	r3, r3, #1
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005caa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	18d1      	adds	r1, r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cbc:	f7ff ff5c 	bl	8005b78 <prvInsertTimerInActiveList>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d06c      	beq.n	8005da0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ccc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cd4:	f003 0304 	and.w	r3, r3, #4
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d061      	beq.n	8005da0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	441a      	add	r2, r3
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	2100      	movs	r1, #0
 8005cec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cee:	f7ff fe01 	bl	80058f4 <xTimerGenericCommand>
 8005cf2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d152      	bne.n	8005da0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	61bb      	str	r3, [r7, #24]
}
 8005d0c:	bf00      	nop
 8005d0e:	bf00      	nop
 8005d10:	e7fd      	b.n	8005d0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d18:	f023 0301 	bic.w	r3, r3, #1
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005d24:	e03d      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d2c:	f043 0301 	orr.w	r3, r3, #1
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005d38:	68ba      	ldr	r2, [r7, #8]
 8005d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10b      	bne.n	8005d5e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	617b      	str	r3, [r7, #20]
}
 8005d58:	bf00      	nop
 8005d5a:	bf00      	nop
 8005d5c:	e7fd      	b.n	8005d5a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d64:	18d1      	adds	r1, r2, r3
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d6c:	f7ff ff04 	bl	8005b78 <prvInsertTimerInActiveList>
					break;
 8005d70:	e017      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d103      	bne.n	8005d88 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005d80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d82:	f000 fbe9 	bl	8006558 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005d86:	e00c      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	b2da      	uxtb	r2, r3
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005d9a:	e002      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005d9c:	bf00      	nop
 8005d9e:	e000      	b.n	8005da2 <prvProcessReceivedCommands+0x1a6>
					break;
 8005da0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005da2:	4b08      	ldr	r3, [pc, #32]	@ (8005dc4 <prvProcessReceivedCommands+0x1c8>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	1d39      	adds	r1, r7, #4
 8005da8:	2200      	movs	r2, #0
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe f950 	bl	8004050 <xQueueReceive>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f47f af26 	bne.w	8005c04 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	3730      	adds	r7, #48	@ 0x30
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	20000f90 	.word	0x20000f90

08005dc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b088      	sub	sp, #32
 8005dcc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005dce:	e049      	b.n	8005e64 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005dd0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dda:	4b2c      	ldr	r3, [pc, #176]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	3304      	adds	r3, #4
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7fd fd69 	bl	80038c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dfc:	f003 0304 	and.w	r3, r3, #4
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d02f      	beq.n	8005e64 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d90e      	bls.n	8005e34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e22:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	3304      	adds	r3, #4
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	f7fd fd0e 	bl	800384e <vListInsert>
 8005e32:	e017      	b.n	8005e64 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e34:	2300      	movs	r3, #0
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	2300      	movs	r3, #0
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f7ff fd58 	bl	80058f4 <xTimerGenericCommand>
 8005e44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10b      	bne.n	8005e64 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	603b      	str	r3, [r7, #0]
}
 8005e5e:	bf00      	nop
 8005e60:	bf00      	nop
 8005e62:	e7fd      	b.n	8005e60 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e64:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1b0      	bne.n	8005dd0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005e6e:	4b07      	ldr	r3, [pc, #28]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005e74:	4b06      	ldr	r3, [pc, #24]	@ (8005e90 <prvSwitchTimerLists+0xc8>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a04      	ldr	r2, [pc, #16]	@ (8005e8c <prvSwitchTimerLists+0xc4>)
 8005e7a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005e7c:	4a04      	ldr	r2, [pc, #16]	@ (8005e90 <prvSwitchTimerLists+0xc8>)
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	6013      	str	r3, [r2, #0]
}
 8005e82:	bf00      	nop
 8005e84:	3718      	adds	r7, #24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	20000f88 	.word	0x20000f88
 8005e90:	20000f8c 	.word	0x20000f8c

08005e94 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005e9a:	f000 f96d 	bl	8006178 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005e9e:	4b15      	ldr	r3, [pc, #84]	@ (8005ef4 <prvCheckForValidListAndQueue+0x60>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d120      	bne.n	8005ee8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005ea6:	4814      	ldr	r0, [pc, #80]	@ (8005ef8 <prvCheckForValidListAndQueue+0x64>)
 8005ea8:	f7fd fc80 	bl	80037ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005eac:	4813      	ldr	r0, [pc, #76]	@ (8005efc <prvCheckForValidListAndQueue+0x68>)
 8005eae:	f7fd fc7d 	bl	80037ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005eb2:	4b13      	ldr	r3, [pc, #76]	@ (8005f00 <prvCheckForValidListAndQueue+0x6c>)
 8005eb4:	4a10      	ldr	r2, [pc, #64]	@ (8005ef8 <prvCheckForValidListAndQueue+0x64>)
 8005eb6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005eb8:	4b12      	ldr	r3, [pc, #72]	@ (8005f04 <prvCheckForValidListAndQueue+0x70>)
 8005eba:	4a10      	ldr	r2, [pc, #64]	@ (8005efc <prvCheckForValidListAndQueue+0x68>)
 8005ebc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	9300      	str	r3, [sp, #0]
 8005ec2:	4b11      	ldr	r3, [pc, #68]	@ (8005f08 <prvCheckForValidListAndQueue+0x74>)
 8005ec4:	4a11      	ldr	r2, [pc, #68]	@ (8005f0c <prvCheckForValidListAndQueue+0x78>)
 8005ec6:	2110      	movs	r1, #16
 8005ec8:	200a      	movs	r0, #10
 8005eca:	f7fd fd8d 	bl	80039e8 <xQueueGenericCreateStatic>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	4a08      	ldr	r2, [pc, #32]	@ (8005ef4 <prvCheckForValidListAndQueue+0x60>)
 8005ed2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005ed4:	4b07      	ldr	r3, [pc, #28]	@ (8005ef4 <prvCheckForValidListAndQueue+0x60>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d005      	beq.n	8005ee8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005edc:	4b05      	ldr	r3, [pc, #20]	@ (8005ef4 <prvCheckForValidListAndQueue+0x60>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	490b      	ldr	r1, [pc, #44]	@ (8005f10 <prvCheckForValidListAndQueue+0x7c>)
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7fe fbce 	bl	8004684 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ee8:	f000 f978 	bl	80061dc <vPortExitCritical>
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000f90 	.word	0x20000f90
 8005ef8:	20000f60 	.word	0x20000f60
 8005efc:	20000f74 	.word	0x20000f74
 8005f00:	20000f88 	.word	0x20000f88
 8005f04:	20000f8c 	.word	0x20000f8c
 8005f08:	2000103c 	.word	0x2000103c
 8005f0c:	20000f9c 	.word	0x20000f9c
 8005f10:	08009898 	.word	0x08009898

08005f14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	3b04      	subs	r3, #4
 8005f24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	3b04      	subs	r3, #4
 8005f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	f023 0201 	bic.w	r2, r3, #1
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	3b04      	subs	r3, #4
 8005f42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f44:	4a0c      	ldr	r2, [pc, #48]	@ (8005f78 <pxPortInitialiseStack+0x64>)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	3b14      	subs	r3, #20
 8005f4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	3b04      	subs	r3, #4
 8005f5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f06f 0202 	mvn.w	r2, #2
 8005f62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	3b20      	subs	r3, #32
 8005f68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	08005f7d 	.word	0x08005f7d

08005f7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f82:	2300      	movs	r3, #0
 8005f84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f86:	4b13      	ldr	r3, [pc, #76]	@ (8005fd4 <prvTaskExitError+0x58>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f8e:	d00b      	beq.n	8005fa8 <prvTaskExitError+0x2c>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	60fb      	str	r3, [r7, #12]
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	e7fd      	b.n	8005fa4 <prvTaskExitError+0x28>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	60bb      	str	r3, [r7, #8]
}
 8005fba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005fbc:	bf00      	nop
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d0fc      	beq.n	8005fbe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005fc4:	bf00      	nop
 8005fc6:	bf00      	nop
 8005fc8:	3714      	adds	r7, #20
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	2000000c 	.word	0x2000000c
	...

08005fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005fe0:	4b07      	ldr	r3, [pc, #28]	@ (8006000 <pxCurrentTCBConst2>)
 8005fe2:	6819      	ldr	r1, [r3, #0]
 8005fe4:	6808      	ldr	r0, [r1, #0]
 8005fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fea:	f380 8809 	msr	PSP, r0
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f04f 0000 	mov.w	r0, #0
 8005ff6:	f380 8811 	msr	BASEPRI, r0
 8005ffa:	4770      	bx	lr
 8005ffc:	f3af 8000 	nop.w

08006000 <pxCurrentTCBConst2>:
 8006000:	20000a60 	.word	0x20000a60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop

08006008 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006008:	4808      	ldr	r0, [pc, #32]	@ (800602c <prvPortStartFirstTask+0x24>)
 800600a:	6800      	ldr	r0, [r0, #0]
 800600c:	6800      	ldr	r0, [r0, #0]
 800600e:	f380 8808 	msr	MSP, r0
 8006012:	f04f 0000 	mov.w	r0, #0
 8006016:	f380 8814 	msr	CONTROL, r0
 800601a:	b662      	cpsie	i
 800601c:	b661      	cpsie	f
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	f3bf 8f6f 	isb	sy
 8006026:	df00      	svc	0
 8006028:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800602a:	bf00      	nop
 800602c:	e000ed08 	.word	0xe000ed08

08006030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006036:	4b47      	ldr	r3, [pc, #284]	@ (8006154 <xPortStartScheduler+0x124>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a47      	ldr	r2, [pc, #284]	@ (8006158 <xPortStartScheduler+0x128>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d10b      	bne.n	8006058 <xPortStartScheduler+0x28>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	613b      	str	r3, [r7, #16]
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006058:	4b3e      	ldr	r3, [pc, #248]	@ (8006154 <xPortStartScheduler+0x124>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a3f      	ldr	r2, [pc, #252]	@ (800615c <xPortStartScheduler+0x12c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d10b      	bne.n	800607a <xPortStartScheduler+0x4a>
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	60fb      	str	r3, [r7, #12]
}
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	e7fd      	b.n	8006076 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800607a:	4b39      	ldr	r3, [pc, #228]	@ (8006160 <xPortStartScheduler+0x130>)
 800607c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	b2db      	uxtb	r3, r3
 8006084:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	22ff      	movs	r2, #255	@ 0xff
 800608a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	b2db      	uxtb	r3, r3
 8006098:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800609c:	b2da      	uxtb	r2, r3
 800609e:	4b31      	ldr	r3, [pc, #196]	@ (8006164 <xPortStartScheduler+0x134>)
 80060a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80060a2:	4b31      	ldr	r3, [pc, #196]	@ (8006168 <xPortStartScheduler+0x138>)
 80060a4:	2207      	movs	r2, #7
 80060a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060a8:	e009      	b.n	80060be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80060aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006168 <xPortStartScheduler+0x138>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	3b01      	subs	r3, #1
 80060b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006168 <xPortStartScheduler+0x138>)
 80060b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80060b4:	78fb      	ldrb	r3, [r7, #3]
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c6:	2b80      	cmp	r3, #128	@ 0x80
 80060c8:	d0ef      	beq.n	80060aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80060ca:	4b27      	ldr	r3, [pc, #156]	@ (8006168 <xPortStartScheduler+0x138>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f1c3 0307 	rsb	r3, r3, #7
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d00b      	beq.n	80060ee <xPortStartScheduler+0xbe>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	60bb      	str	r3, [r7, #8]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006168 <xPortStartScheduler+0x138>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	021b      	lsls	r3, r3, #8
 80060f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006168 <xPortStartScheduler+0x138>)
 80060f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006168 <xPortStartScheduler+0x138>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006100:	4a19      	ldr	r2, [pc, #100]	@ (8006168 <xPortStartScheduler+0x138>)
 8006102:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	b2da      	uxtb	r2, r3
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800610c:	4b17      	ldr	r3, [pc, #92]	@ (800616c <xPortStartScheduler+0x13c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a16      	ldr	r2, [pc, #88]	@ (800616c <xPortStartScheduler+0x13c>)
 8006112:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006116:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006118:	4b14      	ldr	r3, [pc, #80]	@ (800616c <xPortStartScheduler+0x13c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a13      	ldr	r2, [pc, #76]	@ (800616c <xPortStartScheduler+0x13c>)
 800611e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006122:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006124:	f000 f8da 	bl	80062dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006128:	4b11      	ldr	r3, [pc, #68]	@ (8006170 <xPortStartScheduler+0x140>)
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800612e:	f000 f8f9 	bl	8006324 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006132:	4b10      	ldr	r3, [pc, #64]	@ (8006174 <xPortStartScheduler+0x144>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a0f      	ldr	r2, [pc, #60]	@ (8006174 <xPortStartScheduler+0x144>)
 8006138:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800613c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800613e:	f7ff ff63 	bl	8006008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006142:	f7fe ff2b 	bl	8004f9c <vTaskSwitchContext>
	prvTaskExitError();
 8006146:	f7ff ff19 	bl	8005f7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3718      	adds	r7, #24
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	e000ed00 	.word	0xe000ed00
 8006158:	410fc271 	.word	0x410fc271
 800615c:	410fc270 	.word	0x410fc270
 8006160:	e000e400 	.word	0xe000e400
 8006164:	2000108c 	.word	0x2000108c
 8006168:	20001090 	.word	0x20001090
 800616c:	e000ed20 	.word	0xe000ed20
 8006170:	2000000c 	.word	0x2000000c
 8006174:	e000ef34 	.word	0xe000ef34

08006178 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	607b      	str	r3, [r7, #4]
}
 8006190:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006192:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <vPortEnterCritical+0x5c>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	4a0e      	ldr	r2, [pc, #56]	@ (80061d4 <vPortEnterCritical+0x5c>)
 800619a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800619c:	4b0d      	ldr	r3, [pc, #52]	@ (80061d4 <vPortEnterCritical+0x5c>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d110      	bne.n	80061c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80061a4:	4b0c      	ldr	r3, [pc, #48]	@ (80061d8 <vPortEnterCritical+0x60>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00b      	beq.n	80061c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	603b      	str	r3, [r7, #0]
}
 80061c0:	bf00      	nop
 80061c2:	bf00      	nop
 80061c4:	e7fd      	b.n	80061c2 <vPortEnterCritical+0x4a>
	}
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	2000000c 	.word	0x2000000c
 80061d8:	e000ed04 	.word	0xe000ed04

080061dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80061e2:	4b12      	ldr	r3, [pc, #72]	@ (800622c <vPortExitCritical+0x50>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <vPortExitCritical+0x26>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	607b      	str	r3, [r7, #4]
}
 80061fc:	bf00      	nop
 80061fe:	bf00      	nop
 8006200:	e7fd      	b.n	80061fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006202:	4b0a      	ldr	r3, [pc, #40]	@ (800622c <vPortExitCritical+0x50>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3b01      	subs	r3, #1
 8006208:	4a08      	ldr	r2, [pc, #32]	@ (800622c <vPortExitCritical+0x50>)
 800620a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800620c:	4b07      	ldr	r3, [pc, #28]	@ (800622c <vPortExitCritical+0x50>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d105      	bne.n	8006220 <vPortExitCritical+0x44>
 8006214:	2300      	movs	r3, #0
 8006216:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f383 8811 	msr	BASEPRI, r3
}
 800621e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr
 800622c:	2000000c 	.word	0x2000000c

08006230 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006230:	f3ef 8009 	mrs	r0, PSP
 8006234:	f3bf 8f6f 	isb	sy
 8006238:	4b15      	ldr	r3, [pc, #84]	@ (8006290 <pxCurrentTCBConst>)
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	f01e 0f10 	tst.w	lr, #16
 8006240:	bf08      	it	eq
 8006242:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006246:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624a:	6010      	str	r0, [r2, #0]
 800624c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006250:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006254:	f380 8811 	msr	BASEPRI, r0
 8006258:	f3bf 8f4f 	dsb	sy
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f7fe fe9c 	bl	8004f9c <vTaskSwitchContext>
 8006264:	f04f 0000 	mov.w	r0, #0
 8006268:	f380 8811 	msr	BASEPRI, r0
 800626c:	bc09      	pop	{r0, r3}
 800626e:	6819      	ldr	r1, [r3, #0]
 8006270:	6808      	ldr	r0, [r1, #0]
 8006272:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006276:	f01e 0f10 	tst.w	lr, #16
 800627a:	bf08      	it	eq
 800627c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006280:	f380 8809 	msr	PSP, r0
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	f3af 8000 	nop.w

08006290 <pxCurrentTCBConst>:
 8006290:	20000a60 	.word	0x20000a60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006294:	bf00      	nop
 8006296:	bf00      	nop

08006298 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	607b      	str	r3, [r7, #4]
}
 80062b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80062b2:	f7fe fdb9 	bl	8004e28 <xTaskIncrementTick>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80062bc:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <xPortSysTickHandler+0x40>)
 80062be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	2300      	movs	r3, #0
 80062c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	f383 8811 	msr	BASEPRI, r3
}
 80062ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80062d0:	bf00      	nop
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	e000ed04 	.word	0xe000ed04

080062dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80062e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006310 <vPortSetupTimerInterrupt+0x34>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80062e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006314 <vPortSetupTimerInterrupt+0x38>)
 80062e8:	2200      	movs	r2, #0
 80062ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80062ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006318 <vPortSetupTimerInterrupt+0x3c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a0a      	ldr	r2, [pc, #40]	@ (800631c <vPortSetupTimerInterrupt+0x40>)
 80062f2:	fba2 2303 	umull	r2, r3, r2, r3
 80062f6:	099b      	lsrs	r3, r3, #6
 80062f8:	4a09      	ldr	r2, [pc, #36]	@ (8006320 <vPortSetupTimerInterrupt+0x44>)
 80062fa:	3b01      	subs	r3, #1
 80062fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80062fe:	4b04      	ldr	r3, [pc, #16]	@ (8006310 <vPortSetupTimerInterrupt+0x34>)
 8006300:	2207      	movs	r2, #7
 8006302:	601a      	str	r2, [r3, #0]
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	e000e010 	.word	0xe000e010
 8006314:	e000e018 	.word	0xe000e018
 8006318:	20000000 	.word	0x20000000
 800631c:	10624dd3 	.word	0x10624dd3
 8006320:	e000e014 	.word	0xe000e014

08006324 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006324:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006334 <vPortEnableVFP+0x10>
 8006328:	6801      	ldr	r1, [r0, #0]
 800632a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800632e:	6001      	str	r1, [r0, #0]
 8006330:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006332:	bf00      	nop
 8006334:	e000ed88 	.word	0xe000ed88

08006338 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800633e:	f3ef 8305 	mrs	r3, IPSR
 8006342:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2b0f      	cmp	r3, #15
 8006348:	d915      	bls.n	8006376 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800634a:	4a18      	ldr	r2, [pc, #96]	@ (80063ac <vPortValidateInterruptPriority+0x74>)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	4413      	add	r3, r2
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006354:	4b16      	ldr	r3, [pc, #88]	@ (80063b0 <vPortValidateInterruptPriority+0x78>)
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	7afa      	ldrb	r2, [r7, #11]
 800635a:	429a      	cmp	r2, r3
 800635c:	d20b      	bcs.n	8006376 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800635e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	607b      	str	r3, [r7, #4]
}
 8006370:	bf00      	nop
 8006372:	bf00      	nop
 8006374:	e7fd      	b.n	8006372 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006376:	4b0f      	ldr	r3, [pc, #60]	@ (80063b4 <vPortValidateInterruptPriority+0x7c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800637e:	4b0e      	ldr	r3, [pc, #56]	@ (80063b8 <vPortValidateInterruptPriority+0x80>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d90b      	bls.n	800639e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	603b      	str	r3, [r7, #0]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <vPortValidateInterruptPriority+0x62>
	}
 800639e:	bf00      	nop
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	e000e3f0 	.word	0xe000e3f0
 80063b0:	2000108c 	.word	0x2000108c
 80063b4:	e000ed0c 	.word	0xe000ed0c
 80063b8:	20001090 	.word	0x20001090

080063bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b08a      	sub	sp, #40	@ 0x28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80063c4:	2300      	movs	r3, #0
 80063c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80063c8:	f7fe fc72 	bl	8004cb0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80063cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006540 <pvPortMalloc+0x184>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d101      	bne.n	80063d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063d4:	f000 f924 	bl	8006620 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063d8:	4b5a      	ldr	r3, [pc, #360]	@ (8006544 <pvPortMalloc+0x188>)
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4013      	ands	r3, r2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f040 8095 	bne.w	8006510 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01e      	beq.n	800642a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80063ec:	2208      	movs	r2, #8
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4413      	add	r3, r2
 80063f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f003 0307 	and.w	r3, r3, #7
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d015      	beq.n	800642a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f023 0307 	bic.w	r3, r3, #7
 8006404:	3308      	adds	r3, #8
 8006406:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00b      	beq.n	800642a <pvPortMalloc+0x6e>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	617b      	str	r3, [r7, #20]
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	e7fd      	b.n	8006426 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d06f      	beq.n	8006510 <pvPortMalloc+0x154>
 8006430:	4b45      	ldr	r3, [pc, #276]	@ (8006548 <pvPortMalloc+0x18c>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	429a      	cmp	r2, r3
 8006438:	d86a      	bhi.n	8006510 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800643a:	4b44      	ldr	r3, [pc, #272]	@ (800654c <pvPortMalloc+0x190>)
 800643c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800643e:	4b43      	ldr	r3, [pc, #268]	@ (800654c <pvPortMalloc+0x190>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006444:	e004      	b.n	8006450 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	429a      	cmp	r2, r3
 8006458:	d903      	bls.n	8006462 <pvPortMalloc+0xa6>
 800645a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1f1      	bne.n	8006446 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006462:	4b37      	ldr	r3, [pc, #220]	@ (8006540 <pvPortMalloc+0x184>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006468:	429a      	cmp	r2, r3
 800646a:	d051      	beq.n	8006510 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2208      	movs	r2, #8
 8006472:	4413      	add	r3, r2
 8006474:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006480:	685a      	ldr	r2, [r3, #4]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	1ad2      	subs	r2, r2, r3
 8006486:	2308      	movs	r3, #8
 8006488:	005b      	lsls	r3, r3, #1
 800648a:	429a      	cmp	r2, r3
 800648c:	d920      	bls.n	80064d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800648e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4413      	add	r3, r2
 8006494:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	f003 0307 	and.w	r3, r3, #7
 800649c:	2b00      	cmp	r3, #0
 800649e:	d00b      	beq.n	80064b8 <pvPortMalloc+0xfc>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	613b      	str	r3, [r7, #16]
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	e7fd      	b.n	80064b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	1ad2      	subs	r2, r2, r3
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80064ca:	69b8      	ldr	r0, [r7, #24]
 80064cc:	f000 f90a 	bl	80066e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006548 <pvPortMalloc+0x18c>)
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	4a1b      	ldr	r2, [pc, #108]	@ (8006548 <pvPortMalloc+0x18c>)
 80064dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064de:	4b1a      	ldr	r3, [pc, #104]	@ (8006548 <pvPortMalloc+0x18c>)
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006550 <pvPortMalloc+0x194>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d203      	bcs.n	80064f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064ea:	4b17      	ldr	r3, [pc, #92]	@ (8006548 <pvPortMalloc+0x18c>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a18      	ldr	r2, [pc, #96]	@ (8006550 <pvPortMalloc+0x194>)
 80064f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	4b13      	ldr	r3, [pc, #76]	@ (8006544 <pvPortMalloc+0x188>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	431a      	orrs	r2, r3
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006502:	2200      	movs	r2, #0
 8006504:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006506:	4b13      	ldr	r3, [pc, #76]	@ (8006554 <pvPortMalloc+0x198>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3301      	adds	r3, #1
 800650c:	4a11      	ldr	r2, [pc, #68]	@ (8006554 <pvPortMalloc+0x198>)
 800650e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006510:	f7fe fbdc 	bl	8004ccc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	f003 0307 	and.w	r3, r3, #7
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <pvPortMalloc+0x17a>
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	60fb      	str	r3, [r7, #12]
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <pvPortMalloc+0x176>
	return pvReturn;
 8006536:	69fb      	ldr	r3, [r7, #28]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3728      	adds	r7, #40	@ 0x28
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	20004c9c 	.word	0x20004c9c
 8006544:	20004cb0 	.word	0x20004cb0
 8006548:	20004ca0 	.word	0x20004ca0
 800654c:	20004c94 	.word	0x20004c94
 8006550:	20004ca4 	.word	0x20004ca4
 8006554:	20004ca8 	.word	0x20004ca8

08006558 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d04f      	beq.n	800660a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800656a:	2308      	movs	r3, #8
 800656c:	425b      	negs	r3, r3
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	4413      	add	r3, r2
 8006572:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	685a      	ldr	r2, [r3, #4]
 800657c:	4b25      	ldr	r3, [pc, #148]	@ (8006614 <vPortFree+0xbc>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4013      	ands	r3, r2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10b      	bne.n	800659e <vPortFree+0x46>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	60fb      	str	r3, [r7, #12]
}
 8006598:	bf00      	nop
 800659a:	bf00      	nop
 800659c:	e7fd      	b.n	800659a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00b      	beq.n	80065be <vPortFree+0x66>
	__asm volatile
 80065a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	60bb      	str	r3, [r7, #8]
}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	e7fd      	b.n	80065ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	4b14      	ldr	r3, [pc, #80]	@ (8006614 <vPortFree+0xbc>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4013      	ands	r3, r2
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d01e      	beq.n	800660a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d11a      	bne.n	800660a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006614 <vPortFree+0xbc>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	43db      	mvns	r3, r3
 80065de:	401a      	ands	r2, r3
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065e4:	f7fe fb64 	bl	8004cb0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006618 <vPortFree+0xc0>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4413      	add	r3, r2
 80065f2:	4a09      	ldr	r2, [pc, #36]	@ (8006618 <vPortFree+0xc0>)
 80065f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065f6:	6938      	ldr	r0, [r7, #16]
 80065f8:	f000 f874 	bl	80066e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065fc:	4b07      	ldr	r3, [pc, #28]	@ (800661c <vPortFree+0xc4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	3301      	adds	r3, #1
 8006602:	4a06      	ldr	r2, [pc, #24]	@ (800661c <vPortFree+0xc4>)
 8006604:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006606:	f7fe fb61 	bl	8004ccc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800660a:	bf00      	nop
 800660c:	3718      	adds	r7, #24
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	20004cb0 	.word	0x20004cb0
 8006618:	20004ca0 	.word	0x20004ca0
 800661c:	20004cac 	.word	0x20004cac

08006620 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006626:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800662a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800662c:	4b27      	ldr	r3, [pc, #156]	@ (80066cc <prvHeapInit+0xac>)
 800662e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f003 0307 	and.w	r3, r3, #7
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00c      	beq.n	8006654 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	3307      	adds	r3, #7
 800663e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f023 0307 	bic.w	r3, r3, #7
 8006646:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	4a1f      	ldr	r2, [pc, #124]	@ (80066cc <prvHeapInit+0xac>)
 8006650:	4413      	add	r3, r2
 8006652:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006658:	4a1d      	ldr	r2, [pc, #116]	@ (80066d0 <prvHeapInit+0xb0>)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800665e:	4b1c      	ldr	r3, [pc, #112]	@ (80066d0 <prvHeapInit+0xb0>)
 8006660:	2200      	movs	r2, #0
 8006662:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	4413      	add	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800666c:	2208      	movs	r2, #8
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	1a9b      	subs	r3, r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f023 0307 	bic.w	r3, r3, #7
 800667a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4a15      	ldr	r2, [pc, #84]	@ (80066d4 <prvHeapInit+0xb4>)
 8006680:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006682:	4b14      	ldr	r3, [pc, #80]	@ (80066d4 <prvHeapInit+0xb4>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2200      	movs	r2, #0
 8006688:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800668a:	4b12      	ldr	r3, [pc, #72]	@ (80066d4 <prvHeapInit+0xb4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	1ad2      	subs	r2, r2, r3
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80066a0:	4b0c      	ldr	r3, [pc, #48]	@ (80066d4 <prvHeapInit+0xb4>)
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	4a0a      	ldr	r2, [pc, #40]	@ (80066d8 <prvHeapInit+0xb8>)
 80066ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	4a09      	ldr	r2, [pc, #36]	@ (80066dc <prvHeapInit+0xbc>)
 80066b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80066b8:	4b09      	ldr	r3, [pc, #36]	@ (80066e0 <prvHeapInit+0xc0>)
 80066ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80066be:	601a      	str	r2, [r3, #0]
}
 80066c0:	bf00      	nop
 80066c2:	3714      	adds	r7, #20
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr
 80066cc:	20001094 	.word	0x20001094
 80066d0:	20004c94 	.word	0x20004c94
 80066d4:	20004c9c 	.word	0x20004c9c
 80066d8:	20004ca4 	.word	0x20004ca4
 80066dc:	20004ca0 	.word	0x20004ca0
 80066e0:	20004cb0 	.word	0x20004cb0

080066e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066ec:	4b28      	ldr	r3, [pc, #160]	@ (8006790 <prvInsertBlockIntoFreeList+0xac>)
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	e002      	b.n	80066f8 <prvInsertBlockIntoFreeList+0x14>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60fb      	str	r3, [r7, #12]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d8f7      	bhi.n	80066f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	4413      	add	r3, r2
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	429a      	cmp	r2, r3
 8006712:	d108      	bne.n	8006726 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	441a      	add	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	68ba      	ldr	r2, [r7, #8]
 8006730:	441a      	add	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	429a      	cmp	r2, r3
 8006738:	d118      	bne.n	800676c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	4b15      	ldr	r3, [pc, #84]	@ (8006794 <prvInsertBlockIntoFreeList+0xb0>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d00d      	beq.n	8006762 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	441a      	add	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	e008      	b.n	8006774 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006762:	4b0c      	ldr	r3, [pc, #48]	@ (8006794 <prvInsertBlockIntoFreeList+0xb0>)
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	e003      	b.n	8006774 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	429a      	cmp	r2, r3
 800677a:	d002      	beq.n	8006782 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006782:	bf00      	nop
 8006784:	3714      	adds	r7, #20
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	20004c94 	.word	0x20004c94
 8006794:	20004c9c 	.word	0x20004c9c

08006798 <__cvt>:
 8006798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800679c:	ec57 6b10 	vmov	r6, r7, d0
 80067a0:	2f00      	cmp	r7, #0
 80067a2:	460c      	mov	r4, r1
 80067a4:	4619      	mov	r1, r3
 80067a6:	463b      	mov	r3, r7
 80067a8:	bfbb      	ittet	lt
 80067aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80067ae:	461f      	movlt	r7, r3
 80067b0:	2300      	movge	r3, #0
 80067b2:	232d      	movlt	r3, #45	@ 0x2d
 80067b4:	700b      	strb	r3, [r1, #0]
 80067b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80067bc:	4691      	mov	r9, r2
 80067be:	f023 0820 	bic.w	r8, r3, #32
 80067c2:	bfbc      	itt	lt
 80067c4:	4632      	movlt	r2, r6
 80067c6:	4616      	movlt	r6, r2
 80067c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067cc:	d005      	beq.n	80067da <__cvt+0x42>
 80067ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80067d2:	d100      	bne.n	80067d6 <__cvt+0x3e>
 80067d4:	3401      	adds	r4, #1
 80067d6:	2102      	movs	r1, #2
 80067d8:	e000      	b.n	80067dc <__cvt+0x44>
 80067da:	2103      	movs	r1, #3
 80067dc:	ab03      	add	r3, sp, #12
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	ab02      	add	r3, sp, #8
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	ec47 6b10 	vmov	d0, r6, r7
 80067e8:	4653      	mov	r3, sl
 80067ea:	4622      	mov	r2, r4
 80067ec:	f000 ff6c 	bl	80076c8 <_dtoa_r>
 80067f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80067f4:	4605      	mov	r5, r0
 80067f6:	d119      	bne.n	800682c <__cvt+0x94>
 80067f8:	f019 0f01 	tst.w	r9, #1
 80067fc:	d00e      	beq.n	800681c <__cvt+0x84>
 80067fe:	eb00 0904 	add.w	r9, r0, r4
 8006802:	2200      	movs	r2, #0
 8006804:	2300      	movs	r3, #0
 8006806:	4630      	mov	r0, r6
 8006808:	4639      	mov	r1, r7
 800680a:	f7fa f97d 	bl	8000b08 <__aeabi_dcmpeq>
 800680e:	b108      	cbz	r0, 8006814 <__cvt+0x7c>
 8006810:	f8cd 900c 	str.w	r9, [sp, #12]
 8006814:	2230      	movs	r2, #48	@ 0x30
 8006816:	9b03      	ldr	r3, [sp, #12]
 8006818:	454b      	cmp	r3, r9
 800681a:	d31e      	bcc.n	800685a <__cvt+0xc2>
 800681c:	9b03      	ldr	r3, [sp, #12]
 800681e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006820:	1b5b      	subs	r3, r3, r5
 8006822:	4628      	mov	r0, r5
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	b004      	add	sp, #16
 8006828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006830:	eb00 0904 	add.w	r9, r0, r4
 8006834:	d1e5      	bne.n	8006802 <__cvt+0x6a>
 8006836:	7803      	ldrb	r3, [r0, #0]
 8006838:	2b30      	cmp	r3, #48	@ 0x30
 800683a:	d10a      	bne.n	8006852 <__cvt+0xba>
 800683c:	2200      	movs	r2, #0
 800683e:	2300      	movs	r3, #0
 8006840:	4630      	mov	r0, r6
 8006842:	4639      	mov	r1, r7
 8006844:	f7fa f960 	bl	8000b08 <__aeabi_dcmpeq>
 8006848:	b918      	cbnz	r0, 8006852 <__cvt+0xba>
 800684a:	f1c4 0401 	rsb	r4, r4, #1
 800684e:	f8ca 4000 	str.w	r4, [sl]
 8006852:	f8da 3000 	ldr.w	r3, [sl]
 8006856:	4499      	add	r9, r3
 8006858:	e7d3      	b.n	8006802 <__cvt+0x6a>
 800685a:	1c59      	adds	r1, r3, #1
 800685c:	9103      	str	r1, [sp, #12]
 800685e:	701a      	strb	r2, [r3, #0]
 8006860:	e7d9      	b.n	8006816 <__cvt+0x7e>

08006862 <__exponent>:
 8006862:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006864:	2900      	cmp	r1, #0
 8006866:	bfba      	itte	lt
 8006868:	4249      	neglt	r1, r1
 800686a:	232d      	movlt	r3, #45	@ 0x2d
 800686c:	232b      	movge	r3, #43	@ 0x2b
 800686e:	2909      	cmp	r1, #9
 8006870:	7002      	strb	r2, [r0, #0]
 8006872:	7043      	strb	r3, [r0, #1]
 8006874:	dd29      	ble.n	80068ca <__exponent+0x68>
 8006876:	f10d 0307 	add.w	r3, sp, #7
 800687a:	461d      	mov	r5, r3
 800687c:	270a      	movs	r7, #10
 800687e:	461a      	mov	r2, r3
 8006880:	fbb1 f6f7 	udiv	r6, r1, r7
 8006884:	fb07 1416 	mls	r4, r7, r6, r1
 8006888:	3430      	adds	r4, #48	@ 0x30
 800688a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800688e:	460c      	mov	r4, r1
 8006890:	2c63      	cmp	r4, #99	@ 0x63
 8006892:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006896:	4631      	mov	r1, r6
 8006898:	dcf1      	bgt.n	800687e <__exponent+0x1c>
 800689a:	3130      	adds	r1, #48	@ 0x30
 800689c:	1e94      	subs	r4, r2, #2
 800689e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80068a2:	1c41      	adds	r1, r0, #1
 80068a4:	4623      	mov	r3, r4
 80068a6:	42ab      	cmp	r3, r5
 80068a8:	d30a      	bcc.n	80068c0 <__exponent+0x5e>
 80068aa:	f10d 0309 	add.w	r3, sp, #9
 80068ae:	1a9b      	subs	r3, r3, r2
 80068b0:	42ac      	cmp	r4, r5
 80068b2:	bf88      	it	hi
 80068b4:	2300      	movhi	r3, #0
 80068b6:	3302      	adds	r3, #2
 80068b8:	4403      	add	r3, r0
 80068ba:	1a18      	subs	r0, r3, r0
 80068bc:	b003      	add	sp, #12
 80068be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80068c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80068c8:	e7ed      	b.n	80068a6 <__exponent+0x44>
 80068ca:	2330      	movs	r3, #48	@ 0x30
 80068cc:	3130      	adds	r1, #48	@ 0x30
 80068ce:	7083      	strb	r3, [r0, #2]
 80068d0:	70c1      	strb	r1, [r0, #3]
 80068d2:	1d03      	adds	r3, r0, #4
 80068d4:	e7f1      	b.n	80068ba <__exponent+0x58>
	...

080068d8 <_printf_float>:
 80068d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068dc:	b08d      	sub	sp, #52	@ 0x34
 80068de:	460c      	mov	r4, r1
 80068e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80068e4:	4616      	mov	r6, r2
 80068e6:	461f      	mov	r7, r3
 80068e8:	4605      	mov	r5, r0
 80068ea:	f000 fddf 	bl	80074ac <_localeconv_r>
 80068ee:	6803      	ldr	r3, [r0, #0]
 80068f0:	9304      	str	r3, [sp, #16]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7f9 fcdc 	bl	80002b0 <strlen>
 80068f8:	2300      	movs	r3, #0
 80068fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80068fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006900:	9005      	str	r0, [sp, #20]
 8006902:	3307      	adds	r3, #7
 8006904:	f023 0307 	bic.w	r3, r3, #7
 8006908:	f103 0208 	add.w	r2, r3, #8
 800690c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006910:	f8d4 b000 	ldr.w	fp, [r4]
 8006914:	f8c8 2000 	str.w	r2, [r8]
 8006918:	e9d3 8900 	ldrd	r8, r9, [r3]
 800691c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006920:	9307      	str	r3, [sp, #28]
 8006922:	f8cd 8018 	str.w	r8, [sp, #24]
 8006926:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800692a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800692e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ba0 <_printf_float+0x2c8>)
 8006930:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006934:	f7fa f91a 	bl	8000b6c <__aeabi_dcmpun>
 8006938:	bb70      	cbnz	r0, 8006998 <_printf_float+0xc0>
 800693a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800693e:	4b98      	ldr	r3, [pc, #608]	@ (8006ba0 <_printf_float+0x2c8>)
 8006940:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006944:	f7fa f8f4 	bl	8000b30 <__aeabi_dcmple>
 8006948:	bb30      	cbnz	r0, 8006998 <_printf_float+0xc0>
 800694a:	2200      	movs	r2, #0
 800694c:	2300      	movs	r3, #0
 800694e:	4640      	mov	r0, r8
 8006950:	4649      	mov	r1, r9
 8006952:	f7fa f8e3 	bl	8000b1c <__aeabi_dcmplt>
 8006956:	b110      	cbz	r0, 800695e <_printf_float+0x86>
 8006958:	232d      	movs	r3, #45	@ 0x2d
 800695a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800695e:	4a91      	ldr	r2, [pc, #580]	@ (8006ba4 <_printf_float+0x2cc>)
 8006960:	4b91      	ldr	r3, [pc, #580]	@ (8006ba8 <_printf_float+0x2d0>)
 8006962:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006966:	bf94      	ite	ls
 8006968:	4690      	movls	r8, r2
 800696a:	4698      	movhi	r8, r3
 800696c:	2303      	movs	r3, #3
 800696e:	6123      	str	r3, [r4, #16]
 8006970:	f02b 0304 	bic.w	r3, fp, #4
 8006974:	6023      	str	r3, [r4, #0]
 8006976:	f04f 0900 	mov.w	r9, #0
 800697a:	9700      	str	r7, [sp, #0]
 800697c:	4633      	mov	r3, r6
 800697e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006980:	4621      	mov	r1, r4
 8006982:	4628      	mov	r0, r5
 8006984:	f000 f9d2 	bl	8006d2c <_printf_common>
 8006988:	3001      	adds	r0, #1
 800698a:	f040 808d 	bne.w	8006aa8 <_printf_float+0x1d0>
 800698e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006992:	b00d      	add	sp, #52	@ 0x34
 8006994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006998:	4642      	mov	r2, r8
 800699a:	464b      	mov	r3, r9
 800699c:	4640      	mov	r0, r8
 800699e:	4649      	mov	r1, r9
 80069a0:	f7fa f8e4 	bl	8000b6c <__aeabi_dcmpun>
 80069a4:	b140      	cbz	r0, 80069b8 <_printf_float+0xe0>
 80069a6:	464b      	mov	r3, r9
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	bfbc      	itt	lt
 80069ac:	232d      	movlt	r3, #45	@ 0x2d
 80069ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80069b2:	4a7e      	ldr	r2, [pc, #504]	@ (8006bac <_printf_float+0x2d4>)
 80069b4:	4b7e      	ldr	r3, [pc, #504]	@ (8006bb0 <_printf_float+0x2d8>)
 80069b6:	e7d4      	b.n	8006962 <_printf_float+0x8a>
 80069b8:	6863      	ldr	r3, [r4, #4]
 80069ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80069be:	9206      	str	r2, [sp, #24]
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	d13b      	bne.n	8006a3c <_printf_float+0x164>
 80069c4:	2306      	movs	r3, #6
 80069c6:	6063      	str	r3, [r4, #4]
 80069c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80069cc:	2300      	movs	r3, #0
 80069ce:	6022      	str	r2, [r4, #0]
 80069d0:	9303      	str	r3, [sp, #12]
 80069d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80069d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80069d8:	ab09      	add	r3, sp, #36	@ 0x24
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	6861      	ldr	r1, [r4, #4]
 80069de:	ec49 8b10 	vmov	d0, r8, r9
 80069e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80069e6:	4628      	mov	r0, r5
 80069e8:	f7ff fed6 	bl	8006798 <__cvt>
 80069ec:	9b06      	ldr	r3, [sp, #24]
 80069ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80069f0:	2b47      	cmp	r3, #71	@ 0x47
 80069f2:	4680      	mov	r8, r0
 80069f4:	d129      	bne.n	8006a4a <_printf_float+0x172>
 80069f6:	1cc8      	adds	r0, r1, #3
 80069f8:	db02      	blt.n	8006a00 <_printf_float+0x128>
 80069fa:	6863      	ldr	r3, [r4, #4]
 80069fc:	4299      	cmp	r1, r3
 80069fe:	dd41      	ble.n	8006a84 <_printf_float+0x1ac>
 8006a00:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a04:	fa5f fa8a 	uxtb.w	sl, sl
 8006a08:	3901      	subs	r1, #1
 8006a0a:	4652      	mov	r2, sl
 8006a0c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a10:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a12:	f7ff ff26 	bl	8006862 <__exponent>
 8006a16:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a18:	1813      	adds	r3, r2, r0
 8006a1a:	2a01      	cmp	r2, #1
 8006a1c:	4681      	mov	r9, r0
 8006a1e:	6123      	str	r3, [r4, #16]
 8006a20:	dc02      	bgt.n	8006a28 <_printf_float+0x150>
 8006a22:	6822      	ldr	r2, [r4, #0]
 8006a24:	07d2      	lsls	r2, r2, #31
 8006a26:	d501      	bpl.n	8006a2c <_printf_float+0x154>
 8006a28:	3301      	adds	r3, #1
 8006a2a:	6123      	str	r3, [r4, #16]
 8006a2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0a2      	beq.n	800697a <_printf_float+0xa2>
 8006a34:	232d      	movs	r3, #45	@ 0x2d
 8006a36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a3a:	e79e      	b.n	800697a <_printf_float+0xa2>
 8006a3c:	9a06      	ldr	r2, [sp, #24]
 8006a3e:	2a47      	cmp	r2, #71	@ 0x47
 8006a40:	d1c2      	bne.n	80069c8 <_printf_float+0xf0>
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1c0      	bne.n	80069c8 <_printf_float+0xf0>
 8006a46:	2301      	movs	r3, #1
 8006a48:	e7bd      	b.n	80069c6 <_printf_float+0xee>
 8006a4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a4e:	d9db      	bls.n	8006a08 <_printf_float+0x130>
 8006a50:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006a54:	d118      	bne.n	8006a88 <_printf_float+0x1b0>
 8006a56:	2900      	cmp	r1, #0
 8006a58:	6863      	ldr	r3, [r4, #4]
 8006a5a:	dd0b      	ble.n	8006a74 <_printf_float+0x19c>
 8006a5c:	6121      	str	r1, [r4, #16]
 8006a5e:	b913      	cbnz	r3, 8006a66 <_printf_float+0x18e>
 8006a60:	6822      	ldr	r2, [r4, #0]
 8006a62:	07d0      	lsls	r0, r2, #31
 8006a64:	d502      	bpl.n	8006a6c <_printf_float+0x194>
 8006a66:	3301      	adds	r3, #1
 8006a68:	440b      	add	r3, r1
 8006a6a:	6123      	str	r3, [r4, #16]
 8006a6c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006a6e:	f04f 0900 	mov.w	r9, #0
 8006a72:	e7db      	b.n	8006a2c <_printf_float+0x154>
 8006a74:	b913      	cbnz	r3, 8006a7c <_printf_float+0x1a4>
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	07d2      	lsls	r2, r2, #31
 8006a7a:	d501      	bpl.n	8006a80 <_printf_float+0x1a8>
 8006a7c:	3302      	adds	r3, #2
 8006a7e:	e7f4      	b.n	8006a6a <_printf_float+0x192>
 8006a80:	2301      	movs	r3, #1
 8006a82:	e7f2      	b.n	8006a6a <_printf_float+0x192>
 8006a84:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a8a:	4299      	cmp	r1, r3
 8006a8c:	db05      	blt.n	8006a9a <_printf_float+0x1c2>
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	6121      	str	r1, [r4, #16]
 8006a92:	07d8      	lsls	r0, r3, #31
 8006a94:	d5ea      	bpl.n	8006a6c <_printf_float+0x194>
 8006a96:	1c4b      	adds	r3, r1, #1
 8006a98:	e7e7      	b.n	8006a6a <_printf_float+0x192>
 8006a9a:	2900      	cmp	r1, #0
 8006a9c:	bfd4      	ite	le
 8006a9e:	f1c1 0202 	rsble	r2, r1, #2
 8006aa2:	2201      	movgt	r2, #1
 8006aa4:	4413      	add	r3, r2
 8006aa6:	e7e0      	b.n	8006a6a <_printf_float+0x192>
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	055a      	lsls	r2, r3, #21
 8006aac:	d407      	bmi.n	8006abe <_printf_float+0x1e6>
 8006aae:	6923      	ldr	r3, [r4, #16]
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4628      	mov	r0, r5
 8006ab6:	47b8      	blx	r7
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d12b      	bne.n	8006b14 <_printf_float+0x23c>
 8006abc:	e767      	b.n	800698e <_printf_float+0xb6>
 8006abe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ac2:	f240 80dd 	bls.w	8006c80 <_printf_float+0x3a8>
 8006ac6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006aca:	2200      	movs	r2, #0
 8006acc:	2300      	movs	r3, #0
 8006ace:	f7fa f81b 	bl	8000b08 <__aeabi_dcmpeq>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d033      	beq.n	8006b3e <_printf_float+0x266>
 8006ad6:	4a37      	ldr	r2, [pc, #220]	@ (8006bb4 <_printf_float+0x2dc>)
 8006ad8:	2301      	movs	r3, #1
 8006ada:	4631      	mov	r1, r6
 8006adc:	4628      	mov	r0, r5
 8006ade:	47b8      	blx	r7
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	f43f af54 	beq.w	800698e <_printf_float+0xb6>
 8006ae6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006aea:	4543      	cmp	r3, r8
 8006aec:	db02      	blt.n	8006af4 <_printf_float+0x21c>
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	07d8      	lsls	r0, r3, #31
 8006af2:	d50f      	bpl.n	8006b14 <_printf_float+0x23c>
 8006af4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006af8:	4631      	mov	r1, r6
 8006afa:	4628      	mov	r0, r5
 8006afc:	47b8      	blx	r7
 8006afe:	3001      	adds	r0, #1
 8006b00:	f43f af45 	beq.w	800698e <_printf_float+0xb6>
 8006b04:	f04f 0900 	mov.w	r9, #0
 8006b08:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006b0c:	f104 0a1a 	add.w	sl, r4, #26
 8006b10:	45c8      	cmp	r8, r9
 8006b12:	dc09      	bgt.n	8006b28 <_printf_float+0x250>
 8006b14:	6823      	ldr	r3, [r4, #0]
 8006b16:	079b      	lsls	r3, r3, #30
 8006b18:	f100 8103 	bmi.w	8006d22 <_printf_float+0x44a>
 8006b1c:	68e0      	ldr	r0, [r4, #12]
 8006b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b20:	4298      	cmp	r0, r3
 8006b22:	bfb8      	it	lt
 8006b24:	4618      	movlt	r0, r3
 8006b26:	e734      	b.n	8006992 <_printf_float+0xba>
 8006b28:	2301      	movs	r3, #1
 8006b2a:	4652      	mov	r2, sl
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4628      	mov	r0, r5
 8006b30:	47b8      	blx	r7
 8006b32:	3001      	adds	r0, #1
 8006b34:	f43f af2b 	beq.w	800698e <_printf_float+0xb6>
 8006b38:	f109 0901 	add.w	r9, r9, #1
 8006b3c:	e7e8      	b.n	8006b10 <_printf_float+0x238>
 8006b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dc39      	bgt.n	8006bb8 <_printf_float+0x2e0>
 8006b44:	4a1b      	ldr	r2, [pc, #108]	@ (8006bb4 <_printf_float+0x2dc>)
 8006b46:	2301      	movs	r3, #1
 8006b48:	4631      	mov	r1, r6
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	47b8      	blx	r7
 8006b4e:	3001      	adds	r0, #1
 8006b50:	f43f af1d 	beq.w	800698e <_printf_float+0xb6>
 8006b54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006b58:	ea59 0303 	orrs.w	r3, r9, r3
 8006b5c:	d102      	bne.n	8006b64 <_printf_float+0x28c>
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	07d9      	lsls	r1, r3, #31
 8006b62:	d5d7      	bpl.n	8006b14 <_printf_float+0x23c>
 8006b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	47b8      	blx	r7
 8006b6e:	3001      	adds	r0, #1
 8006b70:	f43f af0d 	beq.w	800698e <_printf_float+0xb6>
 8006b74:	f04f 0a00 	mov.w	sl, #0
 8006b78:	f104 0b1a 	add.w	fp, r4, #26
 8006b7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7e:	425b      	negs	r3, r3
 8006b80:	4553      	cmp	r3, sl
 8006b82:	dc01      	bgt.n	8006b88 <_printf_float+0x2b0>
 8006b84:	464b      	mov	r3, r9
 8006b86:	e793      	b.n	8006ab0 <_printf_float+0x1d8>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	465a      	mov	r2, fp
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4628      	mov	r0, r5
 8006b90:	47b8      	blx	r7
 8006b92:	3001      	adds	r0, #1
 8006b94:	f43f aefb 	beq.w	800698e <_printf_float+0xb6>
 8006b98:	f10a 0a01 	add.w	sl, sl, #1
 8006b9c:	e7ee      	b.n	8006b7c <_printf_float+0x2a4>
 8006b9e:	bf00      	nop
 8006ba0:	7fefffff 	.word	0x7fefffff
 8006ba4:	08009944 	.word	0x08009944
 8006ba8:	08009948 	.word	0x08009948
 8006bac:	0800994c 	.word	0x0800994c
 8006bb0:	08009950 	.word	0x08009950
 8006bb4:	08009954 	.word	0x08009954
 8006bb8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006bbe:	4553      	cmp	r3, sl
 8006bc0:	bfa8      	it	ge
 8006bc2:	4653      	movge	r3, sl
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	4699      	mov	r9, r3
 8006bc8:	dc36      	bgt.n	8006c38 <_printf_float+0x360>
 8006bca:	f04f 0b00 	mov.w	fp, #0
 8006bce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bd2:	f104 021a 	add.w	r2, r4, #26
 8006bd6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	eba3 0309 	sub.w	r3, r3, r9
 8006bde:	455b      	cmp	r3, fp
 8006be0:	dc31      	bgt.n	8006c46 <_printf_float+0x36e>
 8006be2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be4:	459a      	cmp	sl, r3
 8006be6:	dc3a      	bgt.n	8006c5e <_printf_float+0x386>
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	07da      	lsls	r2, r3, #31
 8006bec:	d437      	bmi.n	8006c5e <_printf_float+0x386>
 8006bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bf0:	ebaa 0903 	sub.w	r9, sl, r3
 8006bf4:	9b06      	ldr	r3, [sp, #24]
 8006bf6:	ebaa 0303 	sub.w	r3, sl, r3
 8006bfa:	4599      	cmp	r9, r3
 8006bfc:	bfa8      	it	ge
 8006bfe:	4699      	movge	r9, r3
 8006c00:	f1b9 0f00 	cmp.w	r9, #0
 8006c04:	dc33      	bgt.n	8006c6e <_printf_float+0x396>
 8006c06:	f04f 0800 	mov.w	r8, #0
 8006c0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c0e:	f104 0b1a 	add.w	fp, r4, #26
 8006c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c14:	ebaa 0303 	sub.w	r3, sl, r3
 8006c18:	eba3 0309 	sub.w	r3, r3, r9
 8006c1c:	4543      	cmp	r3, r8
 8006c1e:	f77f af79 	ble.w	8006b14 <_printf_float+0x23c>
 8006c22:	2301      	movs	r3, #1
 8006c24:	465a      	mov	r2, fp
 8006c26:	4631      	mov	r1, r6
 8006c28:	4628      	mov	r0, r5
 8006c2a:	47b8      	blx	r7
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	f43f aeae 	beq.w	800698e <_printf_float+0xb6>
 8006c32:	f108 0801 	add.w	r8, r8, #1
 8006c36:	e7ec      	b.n	8006c12 <_printf_float+0x33a>
 8006c38:	4642      	mov	r2, r8
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	d1c2      	bne.n	8006bca <_printf_float+0x2f2>
 8006c44:	e6a3      	b.n	800698e <_printf_float+0xb6>
 8006c46:	2301      	movs	r3, #1
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	9206      	str	r2, [sp, #24]
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f ae9c 	beq.w	800698e <_printf_float+0xb6>
 8006c56:	9a06      	ldr	r2, [sp, #24]
 8006c58:	f10b 0b01 	add.w	fp, fp, #1
 8006c5c:	e7bb      	b.n	8006bd6 <_printf_float+0x2fe>
 8006c5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c62:	4631      	mov	r1, r6
 8006c64:	4628      	mov	r0, r5
 8006c66:	47b8      	blx	r7
 8006c68:	3001      	adds	r0, #1
 8006c6a:	d1c0      	bne.n	8006bee <_printf_float+0x316>
 8006c6c:	e68f      	b.n	800698e <_printf_float+0xb6>
 8006c6e:	9a06      	ldr	r2, [sp, #24]
 8006c70:	464b      	mov	r3, r9
 8006c72:	4442      	add	r2, r8
 8006c74:	4631      	mov	r1, r6
 8006c76:	4628      	mov	r0, r5
 8006c78:	47b8      	blx	r7
 8006c7a:	3001      	adds	r0, #1
 8006c7c:	d1c3      	bne.n	8006c06 <_printf_float+0x32e>
 8006c7e:	e686      	b.n	800698e <_printf_float+0xb6>
 8006c80:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c84:	f1ba 0f01 	cmp.w	sl, #1
 8006c88:	dc01      	bgt.n	8006c8e <_printf_float+0x3b6>
 8006c8a:	07db      	lsls	r3, r3, #31
 8006c8c:	d536      	bpl.n	8006cfc <_printf_float+0x424>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	4642      	mov	r2, r8
 8006c92:	4631      	mov	r1, r6
 8006c94:	4628      	mov	r0, r5
 8006c96:	47b8      	blx	r7
 8006c98:	3001      	adds	r0, #1
 8006c9a:	f43f ae78 	beq.w	800698e <_printf_float+0xb6>
 8006c9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ca2:	4631      	mov	r1, r6
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	47b8      	blx	r7
 8006ca8:	3001      	adds	r0, #1
 8006caa:	f43f ae70 	beq.w	800698e <_printf_float+0xb6>
 8006cae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006cba:	f7f9 ff25 	bl	8000b08 <__aeabi_dcmpeq>
 8006cbe:	b9c0      	cbnz	r0, 8006cf2 <_printf_float+0x41a>
 8006cc0:	4653      	mov	r3, sl
 8006cc2:	f108 0201 	add.w	r2, r8, #1
 8006cc6:	4631      	mov	r1, r6
 8006cc8:	4628      	mov	r0, r5
 8006cca:	47b8      	blx	r7
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d10c      	bne.n	8006cea <_printf_float+0x412>
 8006cd0:	e65d      	b.n	800698e <_printf_float+0xb6>
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	465a      	mov	r2, fp
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	4628      	mov	r0, r5
 8006cda:	47b8      	blx	r7
 8006cdc:	3001      	adds	r0, #1
 8006cde:	f43f ae56 	beq.w	800698e <_printf_float+0xb6>
 8006ce2:	f108 0801 	add.w	r8, r8, #1
 8006ce6:	45d0      	cmp	r8, sl
 8006ce8:	dbf3      	blt.n	8006cd2 <_printf_float+0x3fa>
 8006cea:	464b      	mov	r3, r9
 8006cec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006cf0:	e6df      	b.n	8006ab2 <_printf_float+0x1da>
 8006cf2:	f04f 0800 	mov.w	r8, #0
 8006cf6:	f104 0b1a 	add.w	fp, r4, #26
 8006cfa:	e7f4      	b.n	8006ce6 <_printf_float+0x40e>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	4642      	mov	r2, r8
 8006d00:	e7e1      	b.n	8006cc6 <_printf_float+0x3ee>
 8006d02:	2301      	movs	r3, #1
 8006d04:	464a      	mov	r2, r9
 8006d06:	4631      	mov	r1, r6
 8006d08:	4628      	mov	r0, r5
 8006d0a:	47b8      	blx	r7
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f43f ae3e 	beq.w	800698e <_printf_float+0xb6>
 8006d12:	f108 0801 	add.w	r8, r8, #1
 8006d16:	68e3      	ldr	r3, [r4, #12]
 8006d18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d1a:	1a5b      	subs	r3, r3, r1
 8006d1c:	4543      	cmp	r3, r8
 8006d1e:	dcf0      	bgt.n	8006d02 <_printf_float+0x42a>
 8006d20:	e6fc      	b.n	8006b1c <_printf_float+0x244>
 8006d22:	f04f 0800 	mov.w	r8, #0
 8006d26:	f104 0919 	add.w	r9, r4, #25
 8006d2a:	e7f4      	b.n	8006d16 <_printf_float+0x43e>

08006d2c <_printf_common>:
 8006d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d30:	4616      	mov	r6, r2
 8006d32:	4698      	mov	r8, r3
 8006d34:	688a      	ldr	r2, [r1, #8]
 8006d36:	690b      	ldr	r3, [r1, #16]
 8006d38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	bfb8      	it	lt
 8006d40:	4613      	movlt	r3, r2
 8006d42:	6033      	str	r3, [r6, #0]
 8006d44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d48:	4607      	mov	r7, r0
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	b10a      	cbz	r2, 8006d52 <_printf_common+0x26>
 8006d4e:	3301      	adds	r3, #1
 8006d50:	6033      	str	r3, [r6, #0]
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	0699      	lsls	r1, r3, #26
 8006d56:	bf42      	ittt	mi
 8006d58:	6833      	ldrmi	r3, [r6, #0]
 8006d5a:	3302      	addmi	r3, #2
 8006d5c:	6033      	strmi	r3, [r6, #0]
 8006d5e:	6825      	ldr	r5, [r4, #0]
 8006d60:	f015 0506 	ands.w	r5, r5, #6
 8006d64:	d106      	bne.n	8006d74 <_printf_common+0x48>
 8006d66:	f104 0a19 	add.w	sl, r4, #25
 8006d6a:	68e3      	ldr	r3, [r4, #12]
 8006d6c:	6832      	ldr	r2, [r6, #0]
 8006d6e:	1a9b      	subs	r3, r3, r2
 8006d70:	42ab      	cmp	r3, r5
 8006d72:	dc26      	bgt.n	8006dc2 <_printf_common+0x96>
 8006d74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d78:	6822      	ldr	r2, [r4, #0]
 8006d7a:	3b00      	subs	r3, #0
 8006d7c:	bf18      	it	ne
 8006d7e:	2301      	movne	r3, #1
 8006d80:	0692      	lsls	r2, r2, #26
 8006d82:	d42b      	bmi.n	8006ddc <_printf_common+0xb0>
 8006d84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d88:	4641      	mov	r1, r8
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	47c8      	blx	r9
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d01e      	beq.n	8006dd0 <_printf_common+0xa4>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	6922      	ldr	r2, [r4, #16]
 8006d96:	f003 0306 	and.w	r3, r3, #6
 8006d9a:	2b04      	cmp	r3, #4
 8006d9c:	bf02      	ittt	eq
 8006d9e:	68e5      	ldreq	r5, [r4, #12]
 8006da0:	6833      	ldreq	r3, [r6, #0]
 8006da2:	1aed      	subeq	r5, r5, r3
 8006da4:	68a3      	ldr	r3, [r4, #8]
 8006da6:	bf0c      	ite	eq
 8006da8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dac:	2500      	movne	r5, #0
 8006dae:	4293      	cmp	r3, r2
 8006db0:	bfc4      	itt	gt
 8006db2:	1a9b      	subgt	r3, r3, r2
 8006db4:	18ed      	addgt	r5, r5, r3
 8006db6:	2600      	movs	r6, #0
 8006db8:	341a      	adds	r4, #26
 8006dba:	42b5      	cmp	r5, r6
 8006dbc:	d11a      	bne.n	8006df4 <_printf_common+0xc8>
 8006dbe:	2000      	movs	r0, #0
 8006dc0:	e008      	b.n	8006dd4 <_printf_common+0xa8>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	4638      	mov	r0, r7
 8006dca:	47c8      	blx	r9
 8006dcc:	3001      	adds	r0, #1
 8006dce:	d103      	bne.n	8006dd8 <_printf_common+0xac>
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	3501      	adds	r5, #1
 8006dda:	e7c6      	b.n	8006d6a <_printf_common+0x3e>
 8006ddc:	18e1      	adds	r1, r4, r3
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	2030      	movs	r0, #48	@ 0x30
 8006de2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006de6:	4422      	add	r2, r4
 8006de8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006dec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006df0:	3302      	adds	r3, #2
 8006df2:	e7c7      	b.n	8006d84 <_printf_common+0x58>
 8006df4:	2301      	movs	r3, #1
 8006df6:	4622      	mov	r2, r4
 8006df8:	4641      	mov	r1, r8
 8006dfa:	4638      	mov	r0, r7
 8006dfc:	47c8      	blx	r9
 8006dfe:	3001      	adds	r0, #1
 8006e00:	d0e6      	beq.n	8006dd0 <_printf_common+0xa4>
 8006e02:	3601      	adds	r6, #1
 8006e04:	e7d9      	b.n	8006dba <_printf_common+0x8e>
	...

08006e08 <_printf_i>:
 8006e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e0c:	7e0f      	ldrb	r7, [r1, #24]
 8006e0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e10:	2f78      	cmp	r7, #120	@ 0x78
 8006e12:	4691      	mov	r9, r2
 8006e14:	4680      	mov	r8, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	469a      	mov	sl, r3
 8006e1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e1e:	d807      	bhi.n	8006e30 <_printf_i+0x28>
 8006e20:	2f62      	cmp	r7, #98	@ 0x62
 8006e22:	d80a      	bhi.n	8006e3a <_printf_i+0x32>
 8006e24:	2f00      	cmp	r7, #0
 8006e26:	f000 80d2 	beq.w	8006fce <_printf_i+0x1c6>
 8006e2a:	2f58      	cmp	r7, #88	@ 0x58
 8006e2c:	f000 80b9 	beq.w	8006fa2 <_printf_i+0x19a>
 8006e30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e38:	e03a      	b.n	8006eb0 <_printf_i+0xa8>
 8006e3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e3e:	2b15      	cmp	r3, #21
 8006e40:	d8f6      	bhi.n	8006e30 <_printf_i+0x28>
 8006e42:	a101      	add	r1, pc, #4	@ (adr r1, 8006e48 <_printf_i+0x40>)
 8006e44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e48:	08006ea1 	.word	0x08006ea1
 8006e4c:	08006eb5 	.word	0x08006eb5
 8006e50:	08006e31 	.word	0x08006e31
 8006e54:	08006e31 	.word	0x08006e31
 8006e58:	08006e31 	.word	0x08006e31
 8006e5c:	08006e31 	.word	0x08006e31
 8006e60:	08006eb5 	.word	0x08006eb5
 8006e64:	08006e31 	.word	0x08006e31
 8006e68:	08006e31 	.word	0x08006e31
 8006e6c:	08006e31 	.word	0x08006e31
 8006e70:	08006e31 	.word	0x08006e31
 8006e74:	08006fb5 	.word	0x08006fb5
 8006e78:	08006edf 	.word	0x08006edf
 8006e7c:	08006f6f 	.word	0x08006f6f
 8006e80:	08006e31 	.word	0x08006e31
 8006e84:	08006e31 	.word	0x08006e31
 8006e88:	08006fd7 	.word	0x08006fd7
 8006e8c:	08006e31 	.word	0x08006e31
 8006e90:	08006edf 	.word	0x08006edf
 8006e94:	08006e31 	.word	0x08006e31
 8006e98:	08006e31 	.word	0x08006e31
 8006e9c:	08006f77 	.word	0x08006f77
 8006ea0:	6833      	ldr	r3, [r6, #0]
 8006ea2:	1d1a      	adds	r2, r3, #4
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6032      	str	r2, [r6, #0]
 8006ea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006eac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e09d      	b.n	8006ff0 <_printf_i+0x1e8>
 8006eb4:	6833      	ldr	r3, [r6, #0]
 8006eb6:	6820      	ldr	r0, [r4, #0]
 8006eb8:	1d19      	adds	r1, r3, #4
 8006eba:	6031      	str	r1, [r6, #0]
 8006ebc:	0606      	lsls	r6, r0, #24
 8006ebe:	d501      	bpl.n	8006ec4 <_printf_i+0xbc>
 8006ec0:	681d      	ldr	r5, [r3, #0]
 8006ec2:	e003      	b.n	8006ecc <_printf_i+0xc4>
 8006ec4:	0645      	lsls	r5, r0, #25
 8006ec6:	d5fb      	bpl.n	8006ec0 <_printf_i+0xb8>
 8006ec8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ecc:	2d00      	cmp	r5, #0
 8006ece:	da03      	bge.n	8006ed8 <_printf_i+0xd0>
 8006ed0:	232d      	movs	r3, #45	@ 0x2d
 8006ed2:	426d      	negs	r5, r5
 8006ed4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ed8:	4859      	ldr	r0, [pc, #356]	@ (8007040 <_printf_i+0x238>)
 8006eda:	230a      	movs	r3, #10
 8006edc:	e011      	b.n	8006f02 <_printf_i+0xfa>
 8006ede:	6821      	ldr	r1, [r4, #0]
 8006ee0:	6833      	ldr	r3, [r6, #0]
 8006ee2:	0608      	lsls	r0, r1, #24
 8006ee4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ee8:	d402      	bmi.n	8006ef0 <_printf_i+0xe8>
 8006eea:	0649      	lsls	r1, r1, #25
 8006eec:	bf48      	it	mi
 8006eee:	b2ad      	uxthmi	r5, r5
 8006ef0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ef2:	4853      	ldr	r0, [pc, #332]	@ (8007040 <_printf_i+0x238>)
 8006ef4:	6033      	str	r3, [r6, #0]
 8006ef6:	bf14      	ite	ne
 8006ef8:	230a      	movne	r3, #10
 8006efa:	2308      	moveq	r3, #8
 8006efc:	2100      	movs	r1, #0
 8006efe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f02:	6866      	ldr	r6, [r4, #4]
 8006f04:	60a6      	str	r6, [r4, #8]
 8006f06:	2e00      	cmp	r6, #0
 8006f08:	bfa2      	ittt	ge
 8006f0a:	6821      	ldrge	r1, [r4, #0]
 8006f0c:	f021 0104 	bicge.w	r1, r1, #4
 8006f10:	6021      	strge	r1, [r4, #0]
 8006f12:	b90d      	cbnz	r5, 8006f18 <_printf_i+0x110>
 8006f14:	2e00      	cmp	r6, #0
 8006f16:	d04b      	beq.n	8006fb0 <_printf_i+0x1a8>
 8006f18:	4616      	mov	r6, r2
 8006f1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f1e:	fb03 5711 	mls	r7, r3, r1, r5
 8006f22:	5dc7      	ldrb	r7, [r0, r7]
 8006f24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f28:	462f      	mov	r7, r5
 8006f2a:	42bb      	cmp	r3, r7
 8006f2c:	460d      	mov	r5, r1
 8006f2e:	d9f4      	bls.n	8006f1a <_printf_i+0x112>
 8006f30:	2b08      	cmp	r3, #8
 8006f32:	d10b      	bne.n	8006f4c <_printf_i+0x144>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	07df      	lsls	r7, r3, #31
 8006f38:	d508      	bpl.n	8006f4c <_printf_i+0x144>
 8006f3a:	6923      	ldr	r3, [r4, #16]
 8006f3c:	6861      	ldr	r1, [r4, #4]
 8006f3e:	4299      	cmp	r1, r3
 8006f40:	bfde      	ittt	le
 8006f42:	2330      	movle	r3, #48	@ 0x30
 8006f44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f48:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006f4c:	1b92      	subs	r2, r2, r6
 8006f4e:	6122      	str	r2, [r4, #16]
 8006f50:	f8cd a000 	str.w	sl, [sp]
 8006f54:	464b      	mov	r3, r9
 8006f56:	aa03      	add	r2, sp, #12
 8006f58:	4621      	mov	r1, r4
 8006f5a:	4640      	mov	r0, r8
 8006f5c:	f7ff fee6 	bl	8006d2c <_printf_common>
 8006f60:	3001      	adds	r0, #1
 8006f62:	d14a      	bne.n	8006ffa <_printf_i+0x1f2>
 8006f64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f68:	b004      	add	sp, #16
 8006f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	f043 0320 	orr.w	r3, r3, #32
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	4833      	ldr	r0, [pc, #204]	@ (8007044 <_printf_i+0x23c>)
 8006f78:	2778      	movs	r7, #120	@ 0x78
 8006f7a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f7e:	6823      	ldr	r3, [r4, #0]
 8006f80:	6831      	ldr	r1, [r6, #0]
 8006f82:	061f      	lsls	r7, r3, #24
 8006f84:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f88:	d402      	bmi.n	8006f90 <_printf_i+0x188>
 8006f8a:	065f      	lsls	r7, r3, #25
 8006f8c:	bf48      	it	mi
 8006f8e:	b2ad      	uxthmi	r5, r5
 8006f90:	6031      	str	r1, [r6, #0]
 8006f92:	07d9      	lsls	r1, r3, #31
 8006f94:	bf44      	itt	mi
 8006f96:	f043 0320 	orrmi.w	r3, r3, #32
 8006f9a:	6023      	strmi	r3, [r4, #0]
 8006f9c:	b11d      	cbz	r5, 8006fa6 <_printf_i+0x19e>
 8006f9e:	2310      	movs	r3, #16
 8006fa0:	e7ac      	b.n	8006efc <_printf_i+0xf4>
 8006fa2:	4827      	ldr	r0, [pc, #156]	@ (8007040 <_printf_i+0x238>)
 8006fa4:	e7e9      	b.n	8006f7a <_printf_i+0x172>
 8006fa6:	6823      	ldr	r3, [r4, #0]
 8006fa8:	f023 0320 	bic.w	r3, r3, #32
 8006fac:	6023      	str	r3, [r4, #0]
 8006fae:	e7f6      	b.n	8006f9e <_printf_i+0x196>
 8006fb0:	4616      	mov	r6, r2
 8006fb2:	e7bd      	b.n	8006f30 <_printf_i+0x128>
 8006fb4:	6833      	ldr	r3, [r6, #0]
 8006fb6:	6825      	ldr	r5, [r4, #0]
 8006fb8:	6961      	ldr	r1, [r4, #20]
 8006fba:	1d18      	adds	r0, r3, #4
 8006fbc:	6030      	str	r0, [r6, #0]
 8006fbe:	062e      	lsls	r6, r5, #24
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	d501      	bpl.n	8006fc8 <_printf_i+0x1c0>
 8006fc4:	6019      	str	r1, [r3, #0]
 8006fc6:	e002      	b.n	8006fce <_printf_i+0x1c6>
 8006fc8:	0668      	lsls	r0, r5, #25
 8006fca:	d5fb      	bpl.n	8006fc4 <_printf_i+0x1bc>
 8006fcc:	8019      	strh	r1, [r3, #0]
 8006fce:	2300      	movs	r3, #0
 8006fd0:	6123      	str	r3, [r4, #16]
 8006fd2:	4616      	mov	r6, r2
 8006fd4:	e7bc      	b.n	8006f50 <_printf_i+0x148>
 8006fd6:	6833      	ldr	r3, [r6, #0]
 8006fd8:	1d1a      	adds	r2, r3, #4
 8006fda:	6032      	str	r2, [r6, #0]
 8006fdc:	681e      	ldr	r6, [r3, #0]
 8006fde:	6862      	ldr	r2, [r4, #4]
 8006fe0:	2100      	movs	r1, #0
 8006fe2:	4630      	mov	r0, r6
 8006fe4:	f7f9 f914 	bl	8000210 <memchr>
 8006fe8:	b108      	cbz	r0, 8006fee <_printf_i+0x1e6>
 8006fea:	1b80      	subs	r0, r0, r6
 8006fec:	6060      	str	r0, [r4, #4]
 8006fee:	6863      	ldr	r3, [r4, #4]
 8006ff0:	6123      	str	r3, [r4, #16]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ff8:	e7aa      	b.n	8006f50 <_printf_i+0x148>
 8006ffa:	6923      	ldr	r3, [r4, #16]
 8006ffc:	4632      	mov	r2, r6
 8006ffe:	4649      	mov	r1, r9
 8007000:	4640      	mov	r0, r8
 8007002:	47d0      	blx	sl
 8007004:	3001      	adds	r0, #1
 8007006:	d0ad      	beq.n	8006f64 <_printf_i+0x15c>
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	079b      	lsls	r3, r3, #30
 800700c:	d413      	bmi.n	8007036 <_printf_i+0x22e>
 800700e:	68e0      	ldr	r0, [r4, #12]
 8007010:	9b03      	ldr	r3, [sp, #12]
 8007012:	4298      	cmp	r0, r3
 8007014:	bfb8      	it	lt
 8007016:	4618      	movlt	r0, r3
 8007018:	e7a6      	b.n	8006f68 <_printf_i+0x160>
 800701a:	2301      	movs	r3, #1
 800701c:	4632      	mov	r2, r6
 800701e:	4649      	mov	r1, r9
 8007020:	4640      	mov	r0, r8
 8007022:	47d0      	blx	sl
 8007024:	3001      	adds	r0, #1
 8007026:	d09d      	beq.n	8006f64 <_printf_i+0x15c>
 8007028:	3501      	adds	r5, #1
 800702a:	68e3      	ldr	r3, [r4, #12]
 800702c:	9903      	ldr	r1, [sp, #12]
 800702e:	1a5b      	subs	r3, r3, r1
 8007030:	42ab      	cmp	r3, r5
 8007032:	dcf2      	bgt.n	800701a <_printf_i+0x212>
 8007034:	e7eb      	b.n	800700e <_printf_i+0x206>
 8007036:	2500      	movs	r5, #0
 8007038:	f104 0619 	add.w	r6, r4, #25
 800703c:	e7f5      	b.n	800702a <_printf_i+0x222>
 800703e:	bf00      	nop
 8007040:	08009956 	.word	0x08009956
 8007044:	08009967 	.word	0x08009967

08007048 <std>:
 8007048:	2300      	movs	r3, #0
 800704a:	b510      	push	{r4, lr}
 800704c:	4604      	mov	r4, r0
 800704e:	e9c0 3300 	strd	r3, r3, [r0]
 8007052:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007056:	6083      	str	r3, [r0, #8]
 8007058:	8181      	strh	r1, [r0, #12]
 800705a:	6643      	str	r3, [r0, #100]	@ 0x64
 800705c:	81c2      	strh	r2, [r0, #14]
 800705e:	6183      	str	r3, [r0, #24]
 8007060:	4619      	mov	r1, r3
 8007062:	2208      	movs	r2, #8
 8007064:	305c      	adds	r0, #92	@ 0x5c
 8007066:	f000 fa19 	bl	800749c <memset>
 800706a:	4b0d      	ldr	r3, [pc, #52]	@ (80070a0 <std+0x58>)
 800706c:	6263      	str	r3, [r4, #36]	@ 0x24
 800706e:	4b0d      	ldr	r3, [pc, #52]	@ (80070a4 <std+0x5c>)
 8007070:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007072:	4b0d      	ldr	r3, [pc, #52]	@ (80070a8 <std+0x60>)
 8007074:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007076:	4b0d      	ldr	r3, [pc, #52]	@ (80070ac <std+0x64>)
 8007078:	6323      	str	r3, [r4, #48]	@ 0x30
 800707a:	4b0d      	ldr	r3, [pc, #52]	@ (80070b0 <std+0x68>)
 800707c:	6224      	str	r4, [r4, #32]
 800707e:	429c      	cmp	r4, r3
 8007080:	d006      	beq.n	8007090 <std+0x48>
 8007082:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007086:	4294      	cmp	r4, r2
 8007088:	d002      	beq.n	8007090 <std+0x48>
 800708a:	33d0      	adds	r3, #208	@ 0xd0
 800708c:	429c      	cmp	r4, r3
 800708e:	d105      	bne.n	800709c <std+0x54>
 8007090:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007098:	f000 ba7c 	b.w	8007594 <__retarget_lock_init_recursive>
 800709c:	bd10      	pop	{r4, pc}
 800709e:	bf00      	nop
 80070a0:	080072ed 	.word	0x080072ed
 80070a4:	0800730f 	.word	0x0800730f
 80070a8:	08007347 	.word	0x08007347
 80070ac:	0800736b 	.word	0x0800736b
 80070b0:	20004cb4 	.word	0x20004cb4

080070b4 <stdio_exit_handler>:
 80070b4:	4a02      	ldr	r2, [pc, #8]	@ (80070c0 <stdio_exit_handler+0xc>)
 80070b6:	4903      	ldr	r1, [pc, #12]	@ (80070c4 <stdio_exit_handler+0x10>)
 80070b8:	4803      	ldr	r0, [pc, #12]	@ (80070c8 <stdio_exit_handler+0x14>)
 80070ba:	f000 b869 	b.w	8007190 <_fwalk_sglue>
 80070be:	bf00      	nop
 80070c0:	20000010 	.word	0x20000010
 80070c4:	08009191 	.word	0x08009191
 80070c8:	20000020 	.word	0x20000020

080070cc <cleanup_stdio>:
 80070cc:	6841      	ldr	r1, [r0, #4]
 80070ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007100 <cleanup_stdio+0x34>)
 80070d0:	4299      	cmp	r1, r3
 80070d2:	b510      	push	{r4, lr}
 80070d4:	4604      	mov	r4, r0
 80070d6:	d001      	beq.n	80070dc <cleanup_stdio+0x10>
 80070d8:	f002 f85a 	bl	8009190 <_fflush_r>
 80070dc:	68a1      	ldr	r1, [r4, #8]
 80070de:	4b09      	ldr	r3, [pc, #36]	@ (8007104 <cleanup_stdio+0x38>)
 80070e0:	4299      	cmp	r1, r3
 80070e2:	d002      	beq.n	80070ea <cleanup_stdio+0x1e>
 80070e4:	4620      	mov	r0, r4
 80070e6:	f002 f853 	bl	8009190 <_fflush_r>
 80070ea:	68e1      	ldr	r1, [r4, #12]
 80070ec:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <cleanup_stdio+0x3c>)
 80070ee:	4299      	cmp	r1, r3
 80070f0:	d004      	beq.n	80070fc <cleanup_stdio+0x30>
 80070f2:	4620      	mov	r0, r4
 80070f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f8:	f002 b84a 	b.w	8009190 <_fflush_r>
 80070fc:	bd10      	pop	{r4, pc}
 80070fe:	bf00      	nop
 8007100:	20004cb4 	.word	0x20004cb4
 8007104:	20004d1c 	.word	0x20004d1c
 8007108:	20004d84 	.word	0x20004d84

0800710c <global_stdio_init.part.0>:
 800710c:	b510      	push	{r4, lr}
 800710e:	4b0b      	ldr	r3, [pc, #44]	@ (800713c <global_stdio_init.part.0+0x30>)
 8007110:	4c0b      	ldr	r4, [pc, #44]	@ (8007140 <global_stdio_init.part.0+0x34>)
 8007112:	4a0c      	ldr	r2, [pc, #48]	@ (8007144 <global_stdio_init.part.0+0x38>)
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	4620      	mov	r0, r4
 8007118:	2200      	movs	r2, #0
 800711a:	2104      	movs	r1, #4
 800711c:	f7ff ff94 	bl	8007048 <std>
 8007120:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007124:	2201      	movs	r2, #1
 8007126:	2109      	movs	r1, #9
 8007128:	f7ff ff8e 	bl	8007048 <std>
 800712c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007130:	2202      	movs	r2, #2
 8007132:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007136:	2112      	movs	r1, #18
 8007138:	f7ff bf86 	b.w	8007048 <std>
 800713c:	20004dec 	.word	0x20004dec
 8007140:	20004cb4 	.word	0x20004cb4
 8007144:	080070b5 	.word	0x080070b5

08007148 <__sfp_lock_acquire>:
 8007148:	4801      	ldr	r0, [pc, #4]	@ (8007150 <__sfp_lock_acquire+0x8>)
 800714a:	f000 ba24 	b.w	8007596 <__retarget_lock_acquire_recursive>
 800714e:	bf00      	nop
 8007150:	20004df5 	.word	0x20004df5

08007154 <__sfp_lock_release>:
 8007154:	4801      	ldr	r0, [pc, #4]	@ (800715c <__sfp_lock_release+0x8>)
 8007156:	f000 ba1f 	b.w	8007598 <__retarget_lock_release_recursive>
 800715a:	bf00      	nop
 800715c:	20004df5 	.word	0x20004df5

08007160 <__sinit>:
 8007160:	b510      	push	{r4, lr}
 8007162:	4604      	mov	r4, r0
 8007164:	f7ff fff0 	bl	8007148 <__sfp_lock_acquire>
 8007168:	6a23      	ldr	r3, [r4, #32]
 800716a:	b11b      	cbz	r3, 8007174 <__sinit+0x14>
 800716c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007170:	f7ff bff0 	b.w	8007154 <__sfp_lock_release>
 8007174:	4b04      	ldr	r3, [pc, #16]	@ (8007188 <__sinit+0x28>)
 8007176:	6223      	str	r3, [r4, #32]
 8007178:	4b04      	ldr	r3, [pc, #16]	@ (800718c <__sinit+0x2c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d1f5      	bne.n	800716c <__sinit+0xc>
 8007180:	f7ff ffc4 	bl	800710c <global_stdio_init.part.0>
 8007184:	e7f2      	b.n	800716c <__sinit+0xc>
 8007186:	bf00      	nop
 8007188:	080070cd 	.word	0x080070cd
 800718c:	20004dec 	.word	0x20004dec

08007190 <_fwalk_sglue>:
 8007190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007194:	4607      	mov	r7, r0
 8007196:	4688      	mov	r8, r1
 8007198:	4614      	mov	r4, r2
 800719a:	2600      	movs	r6, #0
 800719c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071a0:	f1b9 0901 	subs.w	r9, r9, #1
 80071a4:	d505      	bpl.n	80071b2 <_fwalk_sglue+0x22>
 80071a6:	6824      	ldr	r4, [r4, #0]
 80071a8:	2c00      	cmp	r4, #0
 80071aa:	d1f7      	bne.n	800719c <_fwalk_sglue+0xc>
 80071ac:	4630      	mov	r0, r6
 80071ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b2:	89ab      	ldrh	r3, [r5, #12]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d907      	bls.n	80071c8 <_fwalk_sglue+0x38>
 80071b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071bc:	3301      	adds	r3, #1
 80071be:	d003      	beq.n	80071c8 <_fwalk_sglue+0x38>
 80071c0:	4629      	mov	r1, r5
 80071c2:	4638      	mov	r0, r7
 80071c4:	47c0      	blx	r8
 80071c6:	4306      	orrs	r6, r0
 80071c8:	3568      	adds	r5, #104	@ 0x68
 80071ca:	e7e9      	b.n	80071a0 <_fwalk_sglue+0x10>

080071cc <iprintf>:
 80071cc:	b40f      	push	{r0, r1, r2, r3}
 80071ce:	b507      	push	{r0, r1, r2, lr}
 80071d0:	4906      	ldr	r1, [pc, #24]	@ (80071ec <iprintf+0x20>)
 80071d2:	ab04      	add	r3, sp, #16
 80071d4:	6808      	ldr	r0, [r1, #0]
 80071d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071da:	6881      	ldr	r1, [r0, #8]
 80071dc:	9301      	str	r3, [sp, #4]
 80071de:	f001 fe3b 	bl	8008e58 <_vfiprintf_r>
 80071e2:	b003      	add	sp, #12
 80071e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071e8:	b004      	add	sp, #16
 80071ea:	4770      	bx	lr
 80071ec:	2000001c 	.word	0x2000001c

080071f0 <_puts_r>:
 80071f0:	6a03      	ldr	r3, [r0, #32]
 80071f2:	b570      	push	{r4, r5, r6, lr}
 80071f4:	6884      	ldr	r4, [r0, #8]
 80071f6:	4605      	mov	r5, r0
 80071f8:	460e      	mov	r6, r1
 80071fa:	b90b      	cbnz	r3, 8007200 <_puts_r+0x10>
 80071fc:	f7ff ffb0 	bl	8007160 <__sinit>
 8007200:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007202:	07db      	lsls	r3, r3, #31
 8007204:	d405      	bmi.n	8007212 <_puts_r+0x22>
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	0598      	lsls	r0, r3, #22
 800720a:	d402      	bmi.n	8007212 <_puts_r+0x22>
 800720c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800720e:	f000 f9c2 	bl	8007596 <__retarget_lock_acquire_recursive>
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	0719      	lsls	r1, r3, #28
 8007216:	d502      	bpl.n	800721e <_puts_r+0x2e>
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d135      	bne.n	800728a <_puts_r+0x9a>
 800721e:	4621      	mov	r1, r4
 8007220:	4628      	mov	r0, r5
 8007222:	f000 f8e5 	bl	80073f0 <__swsetup_r>
 8007226:	b380      	cbz	r0, 800728a <_puts_r+0x9a>
 8007228:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800722c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800722e:	07da      	lsls	r2, r3, #31
 8007230:	d405      	bmi.n	800723e <_puts_r+0x4e>
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	059b      	lsls	r3, r3, #22
 8007236:	d402      	bmi.n	800723e <_puts_r+0x4e>
 8007238:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800723a:	f000 f9ad 	bl	8007598 <__retarget_lock_release_recursive>
 800723e:	4628      	mov	r0, r5
 8007240:	bd70      	pop	{r4, r5, r6, pc}
 8007242:	2b00      	cmp	r3, #0
 8007244:	da04      	bge.n	8007250 <_puts_r+0x60>
 8007246:	69a2      	ldr	r2, [r4, #24]
 8007248:	429a      	cmp	r2, r3
 800724a:	dc17      	bgt.n	800727c <_puts_r+0x8c>
 800724c:	290a      	cmp	r1, #10
 800724e:	d015      	beq.n	800727c <_puts_r+0x8c>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	6022      	str	r2, [r4, #0]
 8007256:	7019      	strb	r1, [r3, #0]
 8007258:	68a3      	ldr	r3, [r4, #8]
 800725a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800725e:	3b01      	subs	r3, #1
 8007260:	60a3      	str	r3, [r4, #8]
 8007262:	2900      	cmp	r1, #0
 8007264:	d1ed      	bne.n	8007242 <_puts_r+0x52>
 8007266:	2b00      	cmp	r3, #0
 8007268:	da11      	bge.n	800728e <_puts_r+0x9e>
 800726a:	4622      	mov	r2, r4
 800726c:	210a      	movs	r1, #10
 800726e:	4628      	mov	r0, r5
 8007270:	f000 f87f 	bl	8007372 <__swbuf_r>
 8007274:	3001      	adds	r0, #1
 8007276:	d0d7      	beq.n	8007228 <_puts_r+0x38>
 8007278:	250a      	movs	r5, #10
 800727a:	e7d7      	b.n	800722c <_puts_r+0x3c>
 800727c:	4622      	mov	r2, r4
 800727e:	4628      	mov	r0, r5
 8007280:	f000 f877 	bl	8007372 <__swbuf_r>
 8007284:	3001      	adds	r0, #1
 8007286:	d1e7      	bne.n	8007258 <_puts_r+0x68>
 8007288:	e7ce      	b.n	8007228 <_puts_r+0x38>
 800728a:	3e01      	subs	r6, #1
 800728c:	e7e4      	b.n	8007258 <_puts_r+0x68>
 800728e:	6823      	ldr	r3, [r4, #0]
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	6022      	str	r2, [r4, #0]
 8007294:	220a      	movs	r2, #10
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	e7ee      	b.n	8007278 <_puts_r+0x88>
	...

0800729c <puts>:
 800729c:	4b02      	ldr	r3, [pc, #8]	@ (80072a8 <puts+0xc>)
 800729e:	4601      	mov	r1, r0
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	f7ff bfa5 	b.w	80071f0 <_puts_r>
 80072a6:	bf00      	nop
 80072a8:	2000001c 	.word	0x2000001c

080072ac <siprintf>:
 80072ac:	b40e      	push	{r1, r2, r3}
 80072ae:	b500      	push	{lr}
 80072b0:	b09c      	sub	sp, #112	@ 0x70
 80072b2:	ab1d      	add	r3, sp, #116	@ 0x74
 80072b4:	9002      	str	r0, [sp, #8]
 80072b6:	9006      	str	r0, [sp, #24]
 80072b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072bc:	4809      	ldr	r0, [pc, #36]	@ (80072e4 <siprintf+0x38>)
 80072be:	9107      	str	r1, [sp, #28]
 80072c0:	9104      	str	r1, [sp, #16]
 80072c2:	4909      	ldr	r1, [pc, #36]	@ (80072e8 <siprintf+0x3c>)
 80072c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80072c8:	9105      	str	r1, [sp, #20]
 80072ca:	6800      	ldr	r0, [r0, #0]
 80072cc:	9301      	str	r3, [sp, #4]
 80072ce:	a902      	add	r1, sp, #8
 80072d0:	f001 fc9c 	bl	8008c0c <_svfiprintf_r>
 80072d4:	9b02      	ldr	r3, [sp, #8]
 80072d6:	2200      	movs	r2, #0
 80072d8:	701a      	strb	r2, [r3, #0]
 80072da:	b01c      	add	sp, #112	@ 0x70
 80072dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80072e0:	b003      	add	sp, #12
 80072e2:	4770      	bx	lr
 80072e4:	2000001c 	.word	0x2000001c
 80072e8:	ffff0208 	.word	0xffff0208

080072ec <__sread>:
 80072ec:	b510      	push	{r4, lr}
 80072ee:	460c      	mov	r4, r1
 80072f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f4:	f000 f900 	bl	80074f8 <_read_r>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	bfab      	itete	ge
 80072fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007300:	181b      	addge	r3, r3, r0
 8007302:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007306:	bfac      	ite	ge
 8007308:	6563      	strge	r3, [r4, #84]	@ 0x54
 800730a:	81a3      	strhlt	r3, [r4, #12]
 800730c:	bd10      	pop	{r4, pc}

0800730e <__swrite>:
 800730e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	461f      	mov	r7, r3
 8007314:	898b      	ldrh	r3, [r1, #12]
 8007316:	05db      	lsls	r3, r3, #23
 8007318:	4605      	mov	r5, r0
 800731a:	460c      	mov	r4, r1
 800731c:	4616      	mov	r6, r2
 800731e:	d505      	bpl.n	800732c <__swrite+0x1e>
 8007320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007324:	2302      	movs	r3, #2
 8007326:	2200      	movs	r2, #0
 8007328:	f000 f8d4 	bl	80074d4 <_lseek_r>
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007332:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007336:	81a3      	strh	r3, [r4, #12]
 8007338:	4632      	mov	r2, r6
 800733a:	463b      	mov	r3, r7
 800733c:	4628      	mov	r0, r5
 800733e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007342:	f000 b8eb 	b.w	800751c <_write_r>

08007346 <__sseek>:
 8007346:	b510      	push	{r4, lr}
 8007348:	460c      	mov	r4, r1
 800734a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734e:	f000 f8c1 	bl	80074d4 <_lseek_r>
 8007352:	1c43      	adds	r3, r0, #1
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	bf15      	itete	ne
 8007358:	6560      	strne	r0, [r4, #84]	@ 0x54
 800735a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800735e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007362:	81a3      	strheq	r3, [r4, #12]
 8007364:	bf18      	it	ne
 8007366:	81a3      	strhne	r3, [r4, #12]
 8007368:	bd10      	pop	{r4, pc}

0800736a <__sclose>:
 800736a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800736e:	f000 b8a1 	b.w	80074b4 <_close_r>

08007372 <__swbuf_r>:
 8007372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007374:	460e      	mov	r6, r1
 8007376:	4614      	mov	r4, r2
 8007378:	4605      	mov	r5, r0
 800737a:	b118      	cbz	r0, 8007384 <__swbuf_r+0x12>
 800737c:	6a03      	ldr	r3, [r0, #32]
 800737e:	b90b      	cbnz	r3, 8007384 <__swbuf_r+0x12>
 8007380:	f7ff feee 	bl	8007160 <__sinit>
 8007384:	69a3      	ldr	r3, [r4, #24]
 8007386:	60a3      	str	r3, [r4, #8]
 8007388:	89a3      	ldrh	r3, [r4, #12]
 800738a:	071a      	lsls	r2, r3, #28
 800738c:	d501      	bpl.n	8007392 <__swbuf_r+0x20>
 800738e:	6923      	ldr	r3, [r4, #16]
 8007390:	b943      	cbnz	r3, 80073a4 <__swbuf_r+0x32>
 8007392:	4621      	mov	r1, r4
 8007394:	4628      	mov	r0, r5
 8007396:	f000 f82b 	bl	80073f0 <__swsetup_r>
 800739a:	b118      	cbz	r0, 80073a4 <__swbuf_r+0x32>
 800739c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80073a0:	4638      	mov	r0, r7
 80073a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	6922      	ldr	r2, [r4, #16]
 80073a8:	1a98      	subs	r0, r3, r2
 80073aa:	6963      	ldr	r3, [r4, #20]
 80073ac:	b2f6      	uxtb	r6, r6
 80073ae:	4283      	cmp	r3, r0
 80073b0:	4637      	mov	r7, r6
 80073b2:	dc05      	bgt.n	80073c0 <__swbuf_r+0x4e>
 80073b4:	4621      	mov	r1, r4
 80073b6:	4628      	mov	r0, r5
 80073b8:	f001 feea 	bl	8009190 <_fflush_r>
 80073bc:	2800      	cmp	r0, #0
 80073be:	d1ed      	bne.n	800739c <__swbuf_r+0x2a>
 80073c0:	68a3      	ldr	r3, [r4, #8]
 80073c2:	3b01      	subs	r3, #1
 80073c4:	60a3      	str	r3, [r4, #8]
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	6022      	str	r2, [r4, #0]
 80073cc:	701e      	strb	r6, [r3, #0]
 80073ce:	6962      	ldr	r2, [r4, #20]
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d004      	beq.n	80073e0 <__swbuf_r+0x6e>
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	07db      	lsls	r3, r3, #31
 80073da:	d5e1      	bpl.n	80073a0 <__swbuf_r+0x2e>
 80073dc:	2e0a      	cmp	r6, #10
 80073de:	d1df      	bne.n	80073a0 <__swbuf_r+0x2e>
 80073e0:	4621      	mov	r1, r4
 80073e2:	4628      	mov	r0, r5
 80073e4:	f001 fed4 	bl	8009190 <_fflush_r>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d0d9      	beq.n	80073a0 <__swbuf_r+0x2e>
 80073ec:	e7d6      	b.n	800739c <__swbuf_r+0x2a>
	...

080073f0 <__swsetup_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4b29      	ldr	r3, [pc, #164]	@ (8007498 <__swsetup_r+0xa8>)
 80073f4:	4605      	mov	r5, r0
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	460c      	mov	r4, r1
 80073fa:	b118      	cbz	r0, 8007404 <__swsetup_r+0x14>
 80073fc:	6a03      	ldr	r3, [r0, #32]
 80073fe:	b90b      	cbnz	r3, 8007404 <__swsetup_r+0x14>
 8007400:	f7ff feae 	bl	8007160 <__sinit>
 8007404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007408:	0719      	lsls	r1, r3, #28
 800740a:	d422      	bmi.n	8007452 <__swsetup_r+0x62>
 800740c:	06da      	lsls	r2, r3, #27
 800740e:	d407      	bmi.n	8007420 <__swsetup_r+0x30>
 8007410:	2209      	movs	r2, #9
 8007412:	602a      	str	r2, [r5, #0]
 8007414:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007418:	81a3      	strh	r3, [r4, #12]
 800741a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800741e:	e033      	b.n	8007488 <__swsetup_r+0x98>
 8007420:	0758      	lsls	r0, r3, #29
 8007422:	d512      	bpl.n	800744a <__swsetup_r+0x5a>
 8007424:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007426:	b141      	cbz	r1, 800743a <__swsetup_r+0x4a>
 8007428:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800742c:	4299      	cmp	r1, r3
 800742e:	d002      	beq.n	8007436 <__swsetup_r+0x46>
 8007430:	4628      	mov	r0, r5
 8007432:	f000 ff0d 	bl	8008250 <_free_r>
 8007436:	2300      	movs	r3, #0
 8007438:	6363      	str	r3, [r4, #52]	@ 0x34
 800743a:	89a3      	ldrh	r3, [r4, #12]
 800743c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007440:	81a3      	strh	r3, [r4, #12]
 8007442:	2300      	movs	r3, #0
 8007444:	6063      	str	r3, [r4, #4]
 8007446:	6923      	ldr	r3, [r4, #16]
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	f043 0308 	orr.w	r3, r3, #8
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	b94b      	cbnz	r3, 800746a <__swsetup_r+0x7a>
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800745c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007460:	d003      	beq.n	800746a <__swsetup_r+0x7a>
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	f001 fee1 	bl	800922c <__smakebuf_r>
 800746a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800746e:	f013 0201 	ands.w	r2, r3, #1
 8007472:	d00a      	beq.n	800748a <__swsetup_r+0x9a>
 8007474:	2200      	movs	r2, #0
 8007476:	60a2      	str	r2, [r4, #8]
 8007478:	6962      	ldr	r2, [r4, #20]
 800747a:	4252      	negs	r2, r2
 800747c:	61a2      	str	r2, [r4, #24]
 800747e:	6922      	ldr	r2, [r4, #16]
 8007480:	b942      	cbnz	r2, 8007494 <__swsetup_r+0xa4>
 8007482:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007486:	d1c5      	bne.n	8007414 <__swsetup_r+0x24>
 8007488:	bd38      	pop	{r3, r4, r5, pc}
 800748a:	0799      	lsls	r1, r3, #30
 800748c:	bf58      	it	pl
 800748e:	6962      	ldrpl	r2, [r4, #20]
 8007490:	60a2      	str	r2, [r4, #8]
 8007492:	e7f4      	b.n	800747e <__swsetup_r+0x8e>
 8007494:	2000      	movs	r0, #0
 8007496:	e7f7      	b.n	8007488 <__swsetup_r+0x98>
 8007498:	2000001c 	.word	0x2000001c

0800749c <memset>:
 800749c:	4402      	add	r2, r0
 800749e:	4603      	mov	r3, r0
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d100      	bne.n	80074a6 <memset+0xa>
 80074a4:	4770      	bx	lr
 80074a6:	f803 1b01 	strb.w	r1, [r3], #1
 80074aa:	e7f9      	b.n	80074a0 <memset+0x4>

080074ac <_localeconv_r>:
 80074ac:	4800      	ldr	r0, [pc, #0]	@ (80074b0 <_localeconv_r+0x4>)
 80074ae:	4770      	bx	lr
 80074b0:	2000015c 	.word	0x2000015c

080074b4 <_close_r>:
 80074b4:	b538      	push	{r3, r4, r5, lr}
 80074b6:	4d06      	ldr	r5, [pc, #24]	@ (80074d0 <_close_r+0x1c>)
 80074b8:	2300      	movs	r3, #0
 80074ba:	4604      	mov	r4, r0
 80074bc:	4608      	mov	r0, r1
 80074be:	602b      	str	r3, [r5, #0]
 80074c0:	f7fa f90a 	bl	80016d8 <_close>
 80074c4:	1c43      	adds	r3, r0, #1
 80074c6:	d102      	bne.n	80074ce <_close_r+0x1a>
 80074c8:	682b      	ldr	r3, [r5, #0]
 80074ca:	b103      	cbz	r3, 80074ce <_close_r+0x1a>
 80074cc:	6023      	str	r3, [r4, #0]
 80074ce:	bd38      	pop	{r3, r4, r5, pc}
 80074d0:	20004df0 	.word	0x20004df0

080074d4 <_lseek_r>:
 80074d4:	b538      	push	{r3, r4, r5, lr}
 80074d6:	4d07      	ldr	r5, [pc, #28]	@ (80074f4 <_lseek_r+0x20>)
 80074d8:	4604      	mov	r4, r0
 80074da:	4608      	mov	r0, r1
 80074dc:	4611      	mov	r1, r2
 80074de:	2200      	movs	r2, #0
 80074e0:	602a      	str	r2, [r5, #0]
 80074e2:	461a      	mov	r2, r3
 80074e4:	f7fa f91f 	bl	8001726 <_lseek>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d102      	bne.n	80074f2 <_lseek_r+0x1e>
 80074ec:	682b      	ldr	r3, [r5, #0]
 80074ee:	b103      	cbz	r3, 80074f2 <_lseek_r+0x1e>
 80074f0:	6023      	str	r3, [r4, #0]
 80074f2:	bd38      	pop	{r3, r4, r5, pc}
 80074f4:	20004df0 	.word	0x20004df0

080074f8 <_read_r>:
 80074f8:	b538      	push	{r3, r4, r5, lr}
 80074fa:	4d07      	ldr	r5, [pc, #28]	@ (8007518 <_read_r+0x20>)
 80074fc:	4604      	mov	r4, r0
 80074fe:	4608      	mov	r0, r1
 8007500:	4611      	mov	r1, r2
 8007502:	2200      	movs	r2, #0
 8007504:	602a      	str	r2, [r5, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	f7fa f8ad 	bl	8001666 <_read>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	d102      	bne.n	8007516 <_read_r+0x1e>
 8007510:	682b      	ldr	r3, [r5, #0]
 8007512:	b103      	cbz	r3, 8007516 <_read_r+0x1e>
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	bd38      	pop	{r3, r4, r5, pc}
 8007518:	20004df0 	.word	0x20004df0

0800751c <_write_r>:
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	4d07      	ldr	r5, [pc, #28]	@ (800753c <_write_r+0x20>)
 8007520:	4604      	mov	r4, r0
 8007522:	4608      	mov	r0, r1
 8007524:	4611      	mov	r1, r2
 8007526:	2200      	movs	r2, #0
 8007528:	602a      	str	r2, [r5, #0]
 800752a:	461a      	mov	r2, r3
 800752c:	f7fa f8b8 	bl	80016a0 <_write>
 8007530:	1c43      	adds	r3, r0, #1
 8007532:	d102      	bne.n	800753a <_write_r+0x1e>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	b103      	cbz	r3, 800753a <_write_r+0x1e>
 8007538:	6023      	str	r3, [r4, #0]
 800753a:	bd38      	pop	{r3, r4, r5, pc}
 800753c:	20004df0 	.word	0x20004df0

08007540 <__errno>:
 8007540:	4b01      	ldr	r3, [pc, #4]	@ (8007548 <__errno+0x8>)
 8007542:	6818      	ldr	r0, [r3, #0]
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	2000001c 	.word	0x2000001c

0800754c <__libc_init_array>:
 800754c:	b570      	push	{r4, r5, r6, lr}
 800754e:	4d0d      	ldr	r5, [pc, #52]	@ (8007584 <__libc_init_array+0x38>)
 8007550:	4c0d      	ldr	r4, [pc, #52]	@ (8007588 <__libc_init_array+0x3c>)
 8007552:	1b64      	subs	r4, r4, r5
 8007554:	10a4      	asrs	r4, r4, #2
 8007556:	2600      	movs	r6, #0
 8007558:	42a6      	cmp	r6, r4
 800755a:	d109      	bne.n	8007570 <__libc_init_array+0x24>
 800755c:	4d0b      	ldr	r5, [pc, #44]	@ (800758c <__libc_init_array+0x40>)
 800755e:	4c0c      	ldr	r4, [pc, #48]	@ (8007590 <__libc_init_array+0x44>)
 8007560:	f001 ffd2 	bl	8009508 <_init>
 8007564:	1b64      	subs	r4, r4, r5
 8007566:	10a4      	asrs	r4, r4, #2
 8007568:	2600      	movs	r6, #0
 800756a:	42a6      	cmp	r6, r4
 800756c:	d105      	bne.n	800757a <__libc_init_array+0x2e>
 800756e:	bd70      	pop	{r4, r5, r6, pc}
 8007570:	f855 3b04 	ldr.w	r3, [r5], #4
 8007574:	4798      	blx	r3
 8007576:	3601      	adds	r6, #1
 8007578:	e7ee      	b.n	8007558 <__libc_init_array+0xc>
 800757a:	f855 3b04 	ldr.w	r3, [r5], #4
 800757e:	4798      	blx	r3
 8007580:	3601      	adds	r6, #1
 8007582:	e7f2      	b.n	800756a <__libc_init_array+0x1e>
 8007584:	08009cc0 	.word	0x08009cc0
 8007588:	08009cc0 	.word	0x08009cc0
 800758c:	08009cc0 	.word	0x08009cc0
 8007590:	08009cc4 	.word	0x08009cc4

08007594 <__retarget_lock_init_recursive>:
 8007594:	4770      	bx	lr

08007596 <__retarget_lock_acquire_recursive>:
 8007596:	4770      	bx	lr

08007598 <__retarget_lock_release_recursive>:
 8007598:	4770      	bx	lr

0800759a <memcpy>:
 800759a:	440a      	add	r2, r1
 800759c:	4291      	cmp	r1, r2
 800759e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80075a2:	d100      	bne.n	80075a6 <memcpy+0xc>
 80075a4:	4770      	bx	lr
 80075a6:	b510      	push	{r4, lr}
 80075a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075b0:	4291      	cmp	r1, r2
 80075b2:	d1f9      	bne.n	80075a8 <memcpy+0xe>
 80075b4:	bd10      	pop	{r4, pc}

080075b6 <quorem>:
 80075b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ba:	6903      	ldr	r3, [r0, #16]
 80075bc:	690c      	ldr	r4, [r1, #16]
 80075be:	42a3      	cmp	r3, r4
 80075c0:	4607      	mov	r7, r0
 80075c2:	db7e      	blt.n	80076c2 <quorem+0x10c>
 80075c4:	3c01      	subs	r4, #1
 80075c6:	f101 0814 	add.w	r8, r1, #20
 80075ca:	00a3      	lsls	r3, r4, #2
 80075cc:	f100 0514 	add.w	r5, r0, #20
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075d6:	9301      	str	r3, [sp, #4]
 80075d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80075dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075e0:	3301      	adds	r3, #1
 80075e2:	429a      	cmp	r2, r3
 80075e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80075e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80075ec:	d32e      	bcc.n	800764c <quorem+0x96>
 80075ee:	f04f 0a00 	mov.w	sl, #0
 80075f2:	46c4      	mov	ip, r8
 80075f4:	46ae      	mov	lr, r5
 80075f6:	46d3      	mov	fp, sl
 80075f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075fc:	b298      	uxth	r0, r3
 80075fe:	fb06 a000 	mla	r0, r6, r0, sl
 8007602:	0c02      	lsrs	r2, r0, #16
 8007604:	0c1b      	lsrs	r3, r3, #16
 8007606:	fb06 2303 	mla	r3, r6, r3, r2
 800760a:	f8de 2000 	ldr.w	r2, [lr]
 800760e:	b280      	uxth	r0, r0
 8007610:	b292      	uxth	r2, r2
 8007612:	1a12      	subs	r2, r2, r0
 8007614:	445a      	add	r2, fp
 8007616:	f8de 0000 	ldr.w	r0, [lr]
 800761a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800761e:	b29b      	uxth	r3, r3
 8007620:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007624:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007628:	b292      	uxth	r2, r2
 800762a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800762e:	45e1      	cmp	r9, ip
 8007630:	f84e 2b04 	str.w	r2, [lr], #4
 8007634:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007638:	d2de      	bcs.n	80075f8 <quorem+0x42>
 800763a:	9b00      	ldr	r3, [sp, #0]
 800763c:	58eb      	ldr	r3, [r5, r3]
 800763e:	b92b      	cbnz	r3, 800764c <quorem+0x96>
 8007640:	9b01      	ldr	r3, [sp, #4]
 8007642:	3b04      	subs	r3, #4
 8007644:	429d      	cmp	r5, r3
 8007646:	461a      	mov	r2, r3
 8007648:	d32f      	bcc.n	80076aa <quorem+0xf4>
 800764a:	613c      	str	r4, [r7, #16]
 800764c:	4638      	mov	r0, r7
 800764e:	f001 f979 	bl	8008944 <__mcmp>
 8007652:	2800      	cmp	r0, #0
 8007654:	db25      	blt.n	80076a2 <quorem+0xec>
 8007656:	4629      	mov	r1, r5
 8007658:	2000      	movs	r0, #0
 800765a:	f858 2b04 	ldr.w	r2, [r8], #4
 800765e:	f8d1 c000 	ldr.w	ip, [r1]
 8007662:	fa1f fe82 	uxth.w	lr, r2
 8007666:	fa1f f38c 	uxth.w	r3, ip
 800766a:	eba3 030e 	sub.w	r3, r3, lr
 800766e:	4403      	add	r3, r0
 8007670:	0c12      	lsrs	r2, r2, #16
 8007672:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007676:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800767a:	b29b      	uxth	r3, r3
 800767c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007680:	45c1      	cmp	r9, r8
 8007682:	f841 3b04 	str.w	r3, [r1], #4
 8007686:	ea4f 4022 	mov.w	r0, r2, asr #16
 800768a:	d2e6      	bcs.n	800765a <quorem+0xa4>
 800768c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007690:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007694:	b922      	cbnz	r2, 80076a0 <quorem+0xea>
 8007696:	3b04      	subs	r3, #4
 8007698:	429d      	cmp	r5, r3
 800769a:	461a      	mov	r2, r3
 800769c:	d30b      	bcc.n	80076b6 <quorem+0x100>
 800769e:	613c      	str	r4, [r7, #16]
 80076a0:	3601      	adds	r6, #1
 80076a2:	4630      	mov	r0, r6
 80076a4:	b003      	add	sp, #12
 80076a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076aa:	6812      	ldr	r2, [r2, #0]
 80076ac:	3b04      	subs	r3, #4
 80076ae:	2a00      	cmp	r2, #0
 80076b0:	d1cb      	bne.n	800764a <quorem+0x94>
 80076b2:	3c01      	subs	r4, #1
 80076b4:	e7c6      	b.n	8007644 <quorem+0x8e>
 80076b6:	6812      	ldr	r2, [r2, #0]
 80076b8:	3b04      	subs	r3, #4
 80076ba:	2a00      	cmp	r2, #0
 80076bc:	d1ef      	bne.n	800769e <quorem+0xe8>
 80076be:	3c01      	subs	r4, #1
 80076c0:	e7ea      	b.n	8007698 <quorem+0xe2>
 80076c2:	2000      	movs	r0, #0
 80076c4:	e7ee      	b.n	80076a4 <quorem+0xee>
	...

080076c8 <_dtoa_r>:
 80076c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076cc:	69c7      	ldr	r7, [r0, #28]
 80076ce:	b099      	sub	sp, #100	@ 0x64
 80076d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80076d4:	ec55 4b10 	vmov	r4, r5, d0
 80076d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80076da:	9109      	str	r1, [sp, #36]	@ 0x24
 80076dc:	4683      	mov	fp, r0
 80076de:	920e      	str	r2, [sp, #56]	@ 0x38
 80076e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076e2:	b97f      	cbnz	r7, 8007704 <_dtoa_r+0x3c>
 80076e4:	2010      	movs	r0, #16
 80076e6:	f000 fdfd 	bl	80082e4 <malloc>
 80076ea:	4602      	mov	r2, r0
 80076ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80076f0:	b920      	cbnz	r0, 80076fc <_dtoa_r+0x34>
 80076f2:	4ba7      	ldr	r3, [pc, #668]	@ (8007990 <_dtoa_r+0x2c8>)
 80076f4:	21ef      	movs	r1, #239	@ 0xef
 80076f6:	48a7      	ldr	r0, [pc, #668]	@ (8007994 <_dtoa_r+0x2cc>)
 80076f8:	f001 fe20 	bl	800933c <__assert_func>
 80076fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007700:	6007      	str	r7, [r0, #0]
 8007702:	60c7      	str	r7, [r0, #12]
 8007704:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007708:	6819      	ldr	r1, [r3, #0]
 800770a:	b159      	cbz	r1, 8007724 <_dtoa_r+0x5c>
 800770c:	685a      	ldr	r2, [r3, #4]
 800770e:	604a      	str	r2, [r1, #4]
 8007710:	2301      	movs	r3, #1
 8007712:	4093      	lsls	r3, r2
 8007714:	608b      	str	r3, [r1, #8]
 8007716:	4658      	mov	r0, fp
 8007718:	f000 feda 	bl	80084d0 <_Bfree>
 800771c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007720:	2200      	movs	r2, #0
 8007722:	601a      	str	r2, [r3, #0]
 8007724:	1e2b      	subs	r3, r5, #0
 8007726:	bfb9      	ittee	lt
 8007728:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800772c:	9303      	strlt	r3, [sp, #12]
 800772e:	2300      	movge	r3, #0
 8007730:	6033      	strge	r3, [r6, #0]
 8007732:	9f03      	ldr	r7, [sp, #12]
 8007734:	4b98      	ldr	r3, [pc, #608]	@ (8007998 <_dtoa_r+0x2d0>)
 8007736:	bfbc      	itt	lt
 8007738:	2201      	movlt	r2, #1
 800773a:	6032      	strlt	r2, [r6, #0]
 800773c:	43bb      	bics	r3, r7
 800773e:	d112      	bne.n	8007766 <_dtoa_r+0x9e>
 8007740:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007742:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007746:	6013      	str	r3, [r2, #0]
 8007748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800774c:	4323      	orrs	r3, r4
 800774e:	f000 854d 	beq.w	80081ec <_dtoa_r+0xb24>
 8007752:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007754:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80079ac <_dtoa_r+0x2e4>
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 854f 	beq.w	80081fc <_dtoa_r+0xb34>
 800775e:	f10a 0303 	add.w	r3, sl, #3
 8007762:	f000 bd49 	b.w	80081f8 <_dtoa_r+0xb30>
 8007766:	ed9d 7b02 	vldr	d7, [sp, #8]
 800776a:	2200      	movs	r2, #0
 800776c:	ec51 0b17 	vmov	r0, r1, d7
 8007770:	2300      	movs	r3, #0
 8007772:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007776:	f7f9 f9c7 	bl	8000b08 <__aeabi_dcmpeq>
 800777a:	4680      	mov	r8, r0
 800777c:	b158      	cbz	r0, 8007796 <_dtoa_r+0xce>
 800777e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007780:	2301      	movs	r3, #1
 8007782:	6013      	str	r3, [r2, #0]
 8007784:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007786:	b113      	cbz	r3, 800778e <_dtoa_r+0xc6>
 8007788:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800778a:	4b84      	ldr	r3, [pc, #528]	@ (800799c <_dtoa_r+0x2d4>)
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80079b0 <_dtoa_r+0x2e8>
 8007792:	f000 bd33 	b.w	80081fc <_dtoa_r+0xb34>
 8007796:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800779a:	aa16      	add	r2, sp, #88	@ 0x58
 800779c:	a917      	add	r1, sp, #92	@ 0x5c
 800779e:	4658      	mov	r0, fp
 80077a0:	f001 f980 	bl	8008aa4 <__d2b>
 80077a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80077a8:	4681      	mov	r9, r0
 80077aa:	2e00      	cmp	r6, #0
 80077ac:	d077      	beq.n	800789e <_dtoa_r+0x1d6>
 80077ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80077b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80077c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80077c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80077c8:	4619      	mov	r1, r3
 80077ca:	2200      	movs	r2, #0
 80077cc:	4b74      	ldr	r3, [pc, #464]	@ (80079a0 <_dtoa_r+0x2d8>)
 80077ce:	f7f8 fd7b 	bl	80002c8 <__aeabi_dsub>
 80077d2:	a369      	add	r3, pc, #420	@ (adr r3, 8007978 <_dtoa_r+0x2b0>)
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	f7f8 ff2e 	bl	8000638 <__aeabi_dmul>
 80077dc:	a368      	add	r3, pc, #416	@ (adr r3, 8007980 <_dtoa_r+0x2b8>)
 80077de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e2:	f7f8 fd73 	bl	80002cc <__adddf3>
 80077e6:	4604      	mov	r4, r0
 80077e8:	4630      	mov	r0, r6
 80077ea:	460d      	mov	r5, r1
 80077ec:	f7f8 feba 	bl	8000564 <__aeabi_i2d>
 80077f0:	a365      	add	r3, pc, #404	@ (adr r3, 8007988 <_dtoa_r+0x2c0>)
 80077f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f6:	f7f8 ff1f 	bl	8000638 <__aeabi_dmul>
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4620      	mov	r0, r4
 8007800:	4629      	mov	r1, r5
 8007802:	f7f8 fd63 	bl	80002cc <__adddf3>
 8007806:	4604      	mov	r4, r0
 8007808:	460d      	mov	r5, r1
 800780a:	f7f9 f9c5 	bl	8000b98 <__aeabi_d2iz>
 800780e:	2200      	movs	r2, #0
 8007810:	4607      	mov	r7, r0
 8007812:	2300      	movs	r3, #0
 8007814:	4620      	mov	r0, r4
 8007816:	4629      	mov	r1, r5
 8007818:	f7f9 f980 	bl	8000b1c <__aeabi_dcmplt>
 800781c:	b140      	cbz	r0, 8007830 <_dtoa_r+0x168>
 800781e:	4638      	mov	r0, r7
 8007820:	f7f8 fea0 	bl	8000564 <__aeabi_i2d>
 8007824:	4622      	mov	r2, r4
 8007826:	462b      	mov	r3, r5
 8007828:	f7f9 f96e 	bl	8000b08 <__aeabi_dcmpeq>
 800782c:	b900      	cbnz	r0, 8007830 <_dtoa_r+0x168>
 800782e:	3f01      	subs	r7, #1
 8007830:	2f16      	cmp	r7, #22
 8007832:	d851      	bhi.n	80078d8 <_dtoa_r+0x210>
 8007834:	4b5b      	ldr	r3, [pc, #364]	@ (80079a4 <_dtoa_r+0x2dc>)
 8007836:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800783a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007842:	f7f9 f96b 	bl	8000b1c <__aeabi_dcmplt>
 8007846:	2800      	cmp	r0, #0
 8007848:	d048      	beq.n	80078dc <_dtoa_r+0x214>
 800784a:	3f01      	subs	r7, #1
 800784c:	2300      	movs	r3, #0
 800784e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007850:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007852:	1b9b      	subs	r3, r3, r6
 8007854:	1e5a      	subs	r2, r3, #1
 8007856:	bf44      	itt	mi
 8007858:	f1c3 0801 	rsbmi	r8, r3, #1
 800785c:	2300      	movmi	r3, #0
 800785e:	9208      	str	r2, [sp, #32]
 8007860:	bf54      	ite	pl
 8007862:	f04f 0800 	movpl.w	r8, #0
 8007866:	9308      	strmi	r3, [sp, #32]
 8007868:	2f00      	cmp	r7, #0
 800786a:	db39      	blt.n	80078e0 <_dtoa_r+0x218>
 800786c:	9b08      	ldr	r3, [sp, #32]
 800786e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007870:	443b      	add	r3, r7
 8007872:	9308      	str	r3, [sp, #32]
 8007874:	2300      	movs	r3, #0
 8007876:	930a      	str	r3, [sp, #40]	@ 0x28
 8007878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800787a:	2b09      	cmp	r3, #9
 800787c:	d864      	bhi.n	8007948 <_dtoa_r+0x280>
 800787e:	2b05      	cmp	r3, #5
 8007880:	bfc4      	itt	gt
 8007882:	3b04      	subgt	r3, #4
 8007884:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007888:	f1a3 0302 	sub.w	r3, r3, #2
 800788c:	bfcc      	ite	gt
 800788e:	2400      	movgt	r4, #0
 8007890:	2401      	movle	r4, #1
 8007892:	2b03      	cmp	r3, #3
 8007894:	d863      	bhi.n	800795e <_dtoa_r+0x296>
 8007896:	e8df f003 	tbb	[pc, r3]
 800789a:	372a      	.short	0x372a
 800789c:	5535      	.short	0x5535
 800789e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80078a2:	441e      	add	r6, r3
 80078a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80078a8:	2b20      	cmp	r3, #32
 80078aa:	bfc1      	itttt	gt
 80078ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80078b0:	409f      	lslgt	r7, r3
 80078b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80078b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80078ba:	bfd6      	itet	le
 80078bc:	f1c3 0320 	rsble	r3, r3, #32
 80078c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80078c4:	fa04 f003 	lslle.w	r0, r4, r3
 80078c8:	f7f8 fe3c 	bl	8000544 <__aeabi_ui2d>
 80078cc:	2201      	movs	r2, #1
 80078ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80078d2:	3e01      	subs	r6, #1
 80078d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80078d6:	e777      	b.n	80077c8 <_dtoa_r+0x100>
 80078d8:	2301      	movs	r3, #1
 80078da:	e7b8      	b.n	800784e <_dtoa_r+0x186>
 80078dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80078de:	e7b7      	b.n	8007850 <_dtoa_r+0x188>
 80078e0:	427b      	negs	r3, r7
 80078e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80078e4:	2300      	movs	r3, #0
 80078e6:	eba8 0807 	sub.w	r8, r8, r7
 80078ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078ec:	e7c4      	b.n	8007878 <_dtoa_r+0x1b0>
 80078ee:	2300      	movs	r3, #0
 80078f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	dc35      	bgt.n	8007964 <_dtoa_r+0x29c>
 80078f8:	2301      	movs	r3, #1
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	9307      	str	r3, [sp, #28]
 80078fe:	461a      	mov	r2, r3
 8007900:	920e      	str	r2, [sp, #56]	@ 0x38
 8007902:	e00b      	b.n	800791c <_dtoa_r+0x254>
 8007904:	2301      	movs	r3, #1
 8007906:	e7f3      	b.n	80078f0 <_dtoa_r+0x228>
 8007908:	2300      	movs	r3, #0
 800790a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800790c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800790e:	18fb      	adds	r3, r7, r3
 8007910:	9300      	str	r3, [sp, #0]
 8007912:	3301      	adds	r3, #1
 8007914:	2b01      	cmp	r3, #1
 8007916:	9307      	str	r3, [sp, #28]
 8007918:	bfb8      	it	lt
 800791a:	2301      	movlt	r3, #1
 800791c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007920:	2100      	movs	r1, #0
 8007922:	2204      	movs	r2, #4
 8007924:	f102 0514 	add.w	r5, r2, #20
 8007928:	429d      	cmp	r5, r3
 800792a:	d91f      	bls.n	800796c <_dtoa_r+0x2a4>
 800792c:	6041      	str	r1, [r0, #4]
 800792e:	4658      	mov	r0, fp
 8007930:	f000 fd8e 	bl	8008450 <_Balloc>
 8007934:	4682      	mov	sl, r0
 8007936:	2800      	cmp	r0, #0
 8007938:	d13c      	bne.n	80079b4 <_dtoa_r+0x2ec>
 800793a:	4b1b      	ldr	r3, [pc, #108]	@ (80079a8 <_dtoa_r+0x2e0>)
 800793c:	4602      	mov	r2, r0
 800793e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007942:	e6d8      	b.n	80076f6 <_dtoa_r+0x2e>
 8007944:	2301      	movs	r3, #1
 8007946:	e7e0      	b.n	800790a <_dtoa_r+0x242>
 8007948:	2401      	movs	r4, #1
 800794a:	2300      	movs	r3, #0
 800794c:	9309      	str	r3, [sp, #36]	@ 0x24
 800794e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007950:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	9307      	str	r3, [sp, #28]
 8007958:	2200      	movs	r2, #0
 800795a:	2312      	movs	r3, #18
 800795c:	e7d0      	b.n	8007900 <_dtoa_r+0x238>
 800795e:	2301      	movs	r3, #1
 8007960:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007962:	e7f5      	b.n	8007950 <_dtoa_r+0x288>
 8007964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	9307      	str	r3, [sp, #28]
 800796a:	e7d7      	b.n	800791c <_dtoa_r+0x254>
 800796c:	3101      	adds	r1, #1
 800796e:	0052      	lsls	r2, r2, #1
 8007970:	e7d8      	b.n	8007924 <_dtoa_r+0x25c>
 8007972:	bf00      	nop
 8007974:	f3af 8000 	nop.w
 8007978:	636f4361 	.word	0x636f4361
 800797c:	3fd287a7 	.word	0x3fd287a7
 8007980:	8b60c8b3 	.word	0x8b60c8b3
 8007984:	3fc68a28 	.word	0x3fc68a28
 8007988:	509f79fb 	.word	0x509f79fb
 800798c:	3fd34413 	.word	0x3fd34413
 8007990:	08009985 	.word	0x08009985
 8007994:	0800999c 	.word	0x0800999c
 8007998:	7ff00000 	.word	0x7ff00000
 800799c:	08009955 	.word	0x08009955
 80079a0:	3ff80000 	.word	0x3ff80000
 80079a4:	08009a98 	.word	0x08009a98
 80079a8:	080099f4 	.word	0x080099f4
 80079ac:	08009981 	.word	0x08009981
 80079b0:	08009954 	.word	0x08009954
 80079b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80079b8:	6018      	str	r0, [r3, #0]
 80079ba:	9b07      	ldr	r3, [sp, #28]
 80079bc:	2b0e      	cmp	r3, #14
 80079be:	f200 80a4 	bhi.w	8007b0a <_dtoa_r+0x442>
 80079c2:	2c00      	cmp	r4, #0
 80079c4:	f000 80a1 	beq.w	8007b0a <_dtoa_r+0x442>
 80079c8:	2f00      	cmp	r7, #0
 80079ca:	dd33      	ble.n	8007a34 <_dtoa_r+0x36c>
 80079cc:	4bad      	ldr	r3, [pc, #692]	@ (8007c84 <_dtoa_r+0x5bc>)
 80079ce:	f007 020f 	and.w	r2, r7, #15
 80079d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079d6:	ed93 7b00 	vldr	d7, [r3]
 80079da:	05f8      	lsls	r0, r7, #23
 80079dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80079e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80079e4:	d516      	bpl.n	8007a14 <_dtoa_r+0x34c>
 80079e6:	4ba8      	ldr	r3, [pc, #672]	@ (8007c88 <_dtoa_r+0x5c0>)
 80079e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079f0:	f7f8 ff4c 	bl	800088c <__aeabi_ddiv>
 80079f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079f8:	f004 040f 	and.w	r4, r4, #15
 80079fc:	2603      	movs	r6, #3
 80079fe:	4da2      	ldr	r5, [pc, #648]	@ (8007c88 <_dtoa_r+0x5c0>)
 8007a00:	b954      	cbnz	r4, 8007a18 <_dtoa_r+0x350>
 8007a02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a0a:	f7f8 ff3f 	bl	800088c <__aeabi_ddiv>
 8007a0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a12:	e028      	b.n	8007a66 <_dtoa_r+0x39e>
 8007a14:	2602      	movs	r6, #2
 8007a16:	e7f2      	b.n	80079fe <_dtoa_r+0x336>
 8007a18:	07e1      	lsls	r1, r4, #31
 8007a1a:	d508      	bpl.n	8007a2e <_dtoa_r+0x366>
 8007a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a24:	f7f8 fe08 	bl	8000638 <__aeabi_dmul>
 8007a28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a2c:	3601      	adds	r6, #1
 8007a2e:	1064      	asrs	r4, r4, #1
 8007a30:	3508      	adds	r5, #8
 8007a32:	e7e5      	b.n	8007a00 <_dtoa_r+0x338>
 8007a34:	f000 80d2 	beq.w	8007bdc <_dtoa_r+0x514>
 8007a38:	427c      	negs	r4, r7
 8007a3a:	4b92      	ldr	r3, [pc, #584]	@ (8007c84 <_dtoa_r+0x5bc>)
 8007a3c:	4d92      	ldr	r5, [pc, #584]	@ (8007c88 <_dtoa_r+0x5c0>)
 8007a3e:	f004 020f 	and.w	r2, r4, #15
 8007a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a4e:	f7f8 fdf3 	bl	8000638 <__aeabi_dmul>
 8007a52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a56:	1124      	asrs	r4, r4, #4
 8007a58:	2300      	movs	r3, #0
 8007a5a:	2602      	movs	r6, #2
 8007a5c:	2c00      	cmp	r4, #0
 8007a5e:	f040 80b2 	bne.w	8007bc6 <_dtoa_r+0x4fe>
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1d3      	bne.n	8007a0e <_dtoa_r+0x346>
 8007a66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80b7 	beq.w	8007be0 <_dtoa_r+0x518>
 8007a72:	4b86      	ldr	r3, [pc, #536]	@ (8007c8c <_dtoa_r+0x5c4>)
 8007a74:	2200      	movs	r2, #0
 8007a76:	4620      	mov	r0, r4
 8007a78:	4629      	mov	r1, r5
 8007a7a:	f7f9 f84f 	bl	8000b1c <__aeabi_dcmplt>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f000 80ae 	beq.w	8007be0 <_dtoa_r+0x518>
 8007a84:	9b07      	ldr	r3, [sp, #28]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 80aa 	beq.w	8007be0 <_dtoa_r+0x518>
 8007a8c:	9b00      	ldr	r3, [sp, #0]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	dd37      	ble.n	8007b02 <_dtoa_r+0x43a>
 8007a92:	1e7b      	subs	r3, r7, #1
 8007a94:	9304      	str	r3, [sp, #16]
 8007a96:	4620      	mov	r0, r4
 8007a98:	4b7d      	ldr	r3, [pc, #500]	@ (8007c90 <_dtoa_r+0x5c8>)
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	f7f8 fdcb 	bl	8000638 <__aeabi_dmul>
 8007aa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aa6:	9c00      	ldr	r4, [sp, #0]
 8007aa8:	3601      	adds	r6, #1
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f7f8 fd5a 	bl	8000564 <__aeabi_i2d>
 8007ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ab4:	f7f8 fdc0 	bl	8000638 <__aeabi_dmul>
 8007ab8:	4b76      	ldr	r3, [pc, #472]	@ (8007c94 <_dtoa_r+0x5cc>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	f7f8 fc06 	bl	80002cc <__adddf3>
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007ac6:	2c00      	cmp	r4, #0
 8007ac8:	f040 808d 	bne.w	8007be6 <_dtoa_r+0x51e>
 8007acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ad0:	4b71      	ldr	r3, [pc, #452]	@ (8007c98 <_dtoa_r+0x5d0>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f7f8 fbf8 	bl	80002c8 <__aeabi_dsub>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ae0:	462a      	mov	r2, r5
 8007ae2:	4633      	mov	r3, r6
 8007ae4:	f7f9 f838 	bl	8000b58 <__aeabi_dcmpgt>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	f040 828b 	bne.w	8008004 <_dtoa_r+0x93c>
 8007aee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007af2:	462a      	mov	r2, r5
 8007af4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007af8:	f7f9 f810 	bl	8000b1c <__aeabi_dcmplt>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	f040 8128 	bne.w	8007d52 <_dtoa_r+0x68a>
 8007b02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007b06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007b0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f2c0 815a 	blt.w	8007dc6 <_dtoa_r+0x6fe>
 8007b12:	2f0e      	cmp	r7, #14
 8007b14:	f300 8157 	bgt.w	8007dc6 <_dtoa_r+0x6fe>
 8007b18:	4b5a      	ldr	r3, [pc, #360]	@ (8007c84 <_dtoa_r+0x5bc>)
 8007b1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b1e:	ed93 7b00 	vldr	d7, [r3]
 8007b22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	ed8d 7b00 	vstr	d7, [sp]
 8007b2a:	da03      	bge.n	8007b34 <_dtoa_r+0x46c>
 8007b2c:	9b07      	ldr	r3, [sp, #28]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f340 8101 	ble.w	8007d36 <_dtoa_r+0x66e>
 8007b34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b38:	4656      	mov	r6, sl
 8007b3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b3e:	4620      	mov	r0, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	f7f8 fea3 	bl	800088c <__aeabi_ddiv>
 8007b46:	f7f9 f827 	bl	8000b98 <__aeabi_d2iz>
 8007b4a:	4680      	mov	r8, r0
 8007b4c:	f7f8 fd0a 	bl	8000564 <__aeabi_i2d>
 8007b50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b54:	f7f8 fd70 	bl	8000638 <__aeabi_dmul>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	4629      	mov	r1, r5
 8007b60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b64:	f7f8 fbb0 	bl	80002c8 <__aeabi_dsub>
 8007b68:	f806 4b01 	strb.w	r4, [r6], #1
 8007b6c:	9d07      	ldr	r5, [sp, #28]
 8007b6e:	eba6 040a 	sub.w	r4, r6, sl
 8007b72:	42a5      	cmp	r5, r4
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	f040 8117 	bne.w	8007daa <_dtoa_r+0x6e2>
 8007b7c:	f7f8 fba6 	bl	80002cc <__adddf3>
 8007b80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b84:	4604      	mov	r4, r0
 8007b86:	460d      	mov	r5, r1
 8007b88:	f7f8 ffe6 	bl	8000b58 <__aeabi_dcmpgt>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f040 80f9 	bne.w	8007d84 <_dtoa_r+0x6bc>
 8007b92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b96:	4620      	mov	r0, r4
 8007b98:	4629      	mov	r1, r5
 8007b9a:	f7f8 ffb5 	bl	8000b08 <__aeabi_dcmpeq>
 8007b9e:	b118      	cbz	r0, 8007ba8 <_dtoa_r+0x4e0>
 8007ba0:	f018 0f01 	tst.w	r8, #1
 8007ba4:	f040 80ee 	bne.w	8007d84 <_dtoa_r+0x6bc>
 8007ba8:	4649      	mov	r1, r9
 8007baa:	4658      	mov	r0, fp
 8007bac:	f000 fc90 	bl	80084d0 <_Bfree>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	7033      	strb	r3, [r6, #0]
 8007bb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007bb6:	3701      	adds	r7, #1
 8007bb8:	601f      	str	r7, [r3, #0]
 8007bba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f000 831d 	beq.w	80081fc <_dtoa_r+0xb34>
 8007bc2:	601e      	str	r6, [r3, #0]
 8007bc4:	e31a      	b.n	80081fc <_dtoa_r+0xb34>
 8007bc6:	07e2      	lsls	r2, r4, #31
 8007bc8:	d505      	bpl.n	8007bd6 <_dtoa_r+0x50e>
 8007bca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bce:	f7f8 fd33 	bl	8000638 <__aeabi_dmul>
 8007bd2:	3601      	adds	r6, #1
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	1064      	asrs	r4, r4, #1
 8007bd8:	3508      	adds	r5, #8
 8007bda:	e73f      	b.n	8007a5c <_dtoa_r+0x394>
 8007bdc:	2602      	movs	r6, #2
 8007bde:	e742      	b.n	8007a66 <_dtoa_r+0x39e>
 8007be0:	9c07      	ldr	r4, [sp, #28]
 8007be2:	9704      	str	r7, [sp, #16]
 8007be4:	e761      	b.n	8007aaa <_dtoa_r+0x3e2>
 8007be6:	4b27      	ldr	r3, [pc, #156]	@ (8007c84 <_dtoa_r+0x5bc>)
 8007be8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bf2:	4454      	add	r4, sl
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	d053      	beq.n	8007ca0 <_dtoa_r+0x5d8>
 8007bf8:	4928      	ldr	r1, [pc, #160]	@ (8007c9c <_dtoa_r+0x5d4>)
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	f7f8 fe46 	bl	800088c <__aeabi_ddiv>
 8007c00:	4633      	mov	r3, r6
 8007c02:	462a      	mov	r2, r5
 8007c04:	f7f8 fb60 	bl	80002c8 <__aeabi_dsub>
 8007c08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c0c:	4656      	mov	r6, sl
 8007c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c12:	f7f8 ffc1 	bl	8000b98 <__aeabi_d2iz>
 8007c16:	4605      	mov	r5, r0
 8007c18:	f7f8 fca4 	bl	8000564 <__aeabi_i2d>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	460b      	mov	r3, r1
 8007c20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c24:	f7f8 fb50 	bl	80002c8 <__aeabi_dsub>
 8007c28:	3530      	adds	r5, #48	@ 0x30
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c32:	f806 5b01 	strb.w	r5, [r6], #1
 8007c36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c3a:	f7f8 ff6f 	bl	8000b1c <__aeabi_dcmplt>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	d171      	bne.n	8007d26 <_dtoa_r+0x65e>
 8007c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c46:	4911      	ldr	r1, [pc, #68]	@ (8007c8c <_dtoa_r+0x5c4>)
 8007c48:	2000      	movs	r0, #0
 8007c4a:	f7f8 fb3d 	bl	80002c8 <__aeabi_dsub>
 8007c4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c52:	f7f8 ff63 	bl	8000b1c <__aeabi_dcmplt>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f040 8095 	bne.w	8007d86 <_dtoa_r+0x6be>
 8007c5c:	42a6      	cmp	r6, r4
 8007c5e:	f43f af50 	beq.w	8007b02 <_dtoa_r+0x43a>
 8007c62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c66:	4b0a      	ldr	r3, [pc, #40]	@ (8007c90 <_dtoa_r+0x5c8>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f7f8 fce5 	bl	8000638 <__aeabi_dmul>
 8007c6e:	4b08      	ldr	r3, [pc, #32]	@ (8007c90 <_dtoa_r+0x5c8>)
 8007c70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c74:	2200      	movs	r2, #0
 8007c76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c7a:	f7f8 fcdd 	bl	8000638 <__aeabi_dmul>
 8007c7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c82:	e7c4      	b.n	8007c0e <_dtoa_r+0x546>
 8007c84:	08009a98 	.word	0x08009a98
 8007c88:	08009a70 	.word	0x08009a70
 8007c8c:	3ff00000 	.word	0x3ff00000
 8007c90:	40240000 	.word	0x40240000
 8007c94:	401c0000 	.word	0x401c0000
 8007c98:	40140000 	.word	0x40140000
 8007c9c:	3fe00000 	.word	0x3fe00000
 8007ca0:	4631      	mov	r1, r6
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f7f8 fcc8 	bl	8000638 <__aeabi_dmul>
 8007ca8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007cac:	9415      	str	r4, [sp, #84]	@ 0x54
 8007cae:	4656      	mov	r6, sl
 8007cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cb4:	f7f8 ff70 	bl	8000b98 <__aeabi_d2iz>
 8007cb8:	4605      	mov	r5, r0
 8007cba:	f7f8 fc53 	bl	8000564 <__aeabi_i2d>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cc6:	f7f8 faff 	bl	80002c8 <__aeabi_dsub>
 8007cca:	3530      	adds	r5, #48	@ 0x30
 8007ccc:	f806 5b01 	strb.w	r5, [r6], #1
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	42a6      	cmp	r6, r4
 8007cd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007cda:	f04f 0200 	mov.w	r2, #0
 8007cde:	d124      	bne.n	8007d2a <_dtoa_r+0x662>
 8007ce0:	4bac      	ldr	r3, [pc, #688]	@ (8007f94 <_dtoa_r+0x8cc>)
 8007ce2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ce6:	f7f8 faf1 	bl	80002cc <__adddf3>
 8007cea:	4602      	mov	r2, r0
 8007cec:	460b      	mov	r3, r1
 8007cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cf2:	f7f8 ff31 	bl	8000b58 <__aeabi_dcmpgt>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d145      	bne.n	8007d86 <_dtoa_r+0x6be>
 8007cfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cfe:	49a5      	ldr	r1, [pc, #660]	@ (8007f94 <_dtoa_r+0x8cc>)
 8007d00:	2000      	movs	r0, #0
 8007d02:	f7f8 fae1 	bl	80002c8 <__aeabi_dsub>
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d0e:	f7f8 ff05 	bl	8000b1c <__aeabi_dcmplt>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	f43f aef5 	beq.w	8007b02 <_dtoa_r+0x43a>
 8007d18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007d1a:	1e73      	subs	r3, r6, #1
 8007d1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007d1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d22:	2b30      	cmp	r3, #48	@ 0x30
 8007d24:	d0f8      	beq.n	8007d18 <_dtoa_r+0x650>
 8007d26:	9f04      	ldr	r7, [sp, #16]
 8007d28:	e73e      	b.n	8007ba8 <_dtoa_r+0x4e0>
 8007d2a:	4b9b      	ldr	r3, [pc, #620]	@ (8007f98 <_dtoa_r+0x8d0>)
 8007d2c:	f7f8 fc84 	bl	8000638 <__aeabi_dmul>
 8007d30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d34:	e7bc      	b.n	8007cb0 <_dtoa_r+0x5e8>
 8007d36:	d10c      	bne.n	8007d52 <_dtoa_r+0x68a>
 8007d38:	4b98      	ldr	r3, [pc, #608]	@ (8007f9c <_dtoa_r+0x8d4>)
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d40:	f7f8 fc7a 	bl	8000638 <__aeabi_dmul>
 8007d44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d48:	f7f8 fefc 	bl	8000b44 <__aeabi_dcmpge>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	f000 8157 	beq.w	8008000 <_dtoa_r+0x938>
 8007d52:	2400      	movs	r4, #0
 8007d54:	4625      	mov	r5, r4
 8007d56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d58:	43db      	mvns	r3, r3
 8007d5a:	9304      	str	r3, [sp, #16]
 8007d5c:	4656      	mov	r6, sl
 8007d5e:	2700      	movs	r7, #0
 8007d60:	4621      	mov	r1, r4
 8007d62:	4658      	mov	r0, fp
 8007d64:	f000 fbb4 	bl	80084d0 <_Bfree>
 8007d68:	2d00      	cmp	r5, #0
 8007d6a:	d0dc      	beq.n	8007d26 <_dtoa_r+0x65e>
 8007d6c:	b12f      	cbz	r7, 8007d7a <_dtoa_r+0x6b2>
 8007d6e:	42af      	cmp	r7, r5
 8007d70:	d003      	beq.n	8007d7a <_dtoa_r+0x6b2>
 8007d72:	4639      	mov	r1, r7
 8007d74:	4658      	mov	r0, fp
 8007d76:	f000 fbab 	bl	80084d0 <_Bfree>
 8007d7a:	4629      	mov	r1, r5
 8007d7c:	4658      	mov	r0, fp
 8007d7e:	f000 fba7 	bl	80084d0 <_Bfree>
 8007d82:	e7d0      	b.n	8007d26 <_dtoa_r+0x65e>
 8007d84:	9704      	str	r7, [sp, #16]
 8007d86:	4633      	mov	r3, r6
 8007d88:	461e      	mov	r6, r3
 8007d8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d8e:	2a39      	cmp	r2, #57	@ 0x39
 8007d90:	d107      	bne.n	8007da2 <_dtoa_r+0x6da>
 8007d92:	459a      	cmp	sl, r3
 8007d94:	d1f8      	bne.n	8007d88 <_dtoa_r+0x6c0>
 8007d96:	9a04      	ldr	r2, [sp, #16]
 8007d98:	3201      	adds	r2, #1
 8007d9a:	9204      	str	r2, [sp, #16]
 8007d9c:	2230      	movs	r2, #48	@ 0x30
 8007d9e:	f88a 2000 	strb.w	r2, [sl]
 8007da2:	781a      	ldrb	r2, [r3, #0]
 8007da4:	3201      	adds	r2, #1
 8007da6:	701a      	strb	r2, [r3, #0]
 8007da8:	e7bd      	b.n	8007d26 <_dtoa_r+0x65e>
 8007daa:	4b7b      	ldr	r3, [pc, #492]	@ (8007f98 <_dtoa_r+0x8d0>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	f7f8 fc43 	bl	8000638 <__aeabi_dmul>
 8007db2:	2200      	movs	r2, #0
 8007db4:	2300      	movs	r3, #0
 8007db6:	4604      	mov	r4, r0
 8007db8:	460d      	mov	r5, r1
 8007dba:	f7f8 fea5 	bl	8000b08 <__aeabi_dcmpeq>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	f43f aebb 	beq.w	8007b3a <_dtoa_r+0x472>
 8007dc4:	e6f0      	b.n	8007ba8 <_dtoa_r+0x4e0>
 8007dc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	f000 80db 	beq.w	8007f84 <_dtoa_r+0x8bc>
 8007dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dd0:	2a01      	cmp	r2, #1
 8007dd2:	f300 80bf 	bgt.w	8007f54 <_dtoa_r+0x88c>
 8007dd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007dd8:	2a00      	cmp	r2, #0
 8007dda:	f000 80b7 	beq.w	8007f4c <_dtoa_r+0x884>
 8007dde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007de2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007de4:	4646      	mov	r6, r8
 8007de6:	9a08      	ldr	r2, [sp, #32]
 8007de8:	2101      	movs	r1, #1
 8007dea:	441a      	add	r2, r3
 8007dec:	4658      	mov	r0, fp
 8007dee:	4498      	add	r8, r3
 8007df0:	9208      	str	r2, [sp, #32]
 8007df2:	f000 fc21 	bl	8008638 <__i2b>
 8007df6:	4605      	mov	r5, r0
 8007df8:	b15e      	cbz	r6, 8007e12 <_dtoa_r+0x74a>
 8007dfa:	9b08      	ldr	r3, [sp, #32]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	dd08      	ble.n	8007e12 <_dtoa_r+0x74a>
 8007e00:	42b3      	cmp	r3, r6
 8007e02:	9a08      	ldr	r2, [sp, #32]
 8007e04:	bfa8      	it	ge
 8007e06:	4633      	movge	r3, r6
 8007e08:	eba8 0803 	sub.w	r8, r8, r3
 8007e0c:	1af6      	subs	r6, r6, r3
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	9308      	str	r3, [sp, #32]
 8007e12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e14:	b1f3      	cbz	r3, 8007e54 <_dtoa_r+0x78c>
 8007e16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80b7 	beq.w	8007f8c <_dtoa_r+0x8c4>
 8007e1e:	b18c      	cbz	r4, 8007e44 <_dtoa_r+0x77c>
 8007e20:	4629      	mov	r1, r5
 8007e22:	4622      	mov	r2, r4
 8007e24:	4658      	mov	r0, fp
 8007e26:	f000 fcc7 	bl	80087b8 <__pow5mult>
 8007e2a:	464a      	mov	r2, r9
 8007e2c:	4601      	mov	r1, r0
 8007e2e:	4605      	mov	r5, r0
 8007e30:	4658      	mov	r0, fp
 8007e32:	f000 fc17 	bl	8008664 <__multiply>
 8007e36:	4649      	mov	r1, r9
 8007e38:	9004      	str	r0, [sp, #16]
 8007e3a:	4658      	mov	r0, fp
 8007e3c:	f000 fb48 	bl	80084d0 <_Bfree>
 8007e40:	9b04      	ldr	r3, [sp, #16]
 8007e42:	4699      	mov	r9, r3
 8007e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e46:	1b1a      	subs	r2, r3, r4
 8007e48:	d004      	beq.n	8007e54 <_dtoa_r+0x78c>
 8007e4a:	4649      	mov	r1, r9
 8007e4c:	4658      	mov	r0, fp
 8007e4e:	f000 fcb3 	bl	80087b8 <__pow5mult>
 8007e52:	4681      	mov	r9, r0
 8007e54:	2101      	movs	r1, #1
 8007e56:	4658      	mov	r0, fp
 8007e58:	f000 fbee 	bl	8008638 <__i2b>
 8007e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e5e:	4604      	mov	r4, r0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f000 81cf 	beq.w	8008204 <_dtoa_r+0xb3c>
 8007e66:	461a      	mov	r2, r3
 8007e68:	4601      	mov	r1, r0
 8007e6a:	4658      	mov	r0, fp
 8007e6c:	f000 fca4 	bl	80087b8 <__pow5mult>
 8007e70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e72:	2b01      	cmp	r3, #1
 8007e74:	4604      	mov	r4, r0
 8007e76:	f300 8095 	bgt.w	8007fa4 <_dtoa_r+0x8dc>
 8007e7a:	9b02      	ldr	r3, [sp, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f040 8087 	bne.w	8007f90 <_dtoa_r+0x8c8>
 8007e82:	9b03      	ldr	r3, [sp, #12]
 8007e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f040 8089 	bne.w	8007fa0 <_dtoa_r+0x8d8>
 8007e8e:	9b03      	ldr	r3, [sp, #12]
 8007e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e94:	0d1b      	lsrs	r3, r3, #20
 8007e96:	051b      	lsls	r3, r3, #20
 8007e98:	b12b      	cbz	r3, 8007ea6 <_dtoa_r+0x7de>
 8007e9a:	9b08      	ldr	r3, [sp, #32]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	9308      	str	r3, [sp, #32]
 8007ea0:	f108 0801 	add.w	r8, r8, #1
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	f000 81b0 	beq.w	8008210 <_dtoa_r+0xb48>
 8007eb0:	6923      	ldr	r3, [r4, #16]
 8007eb2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007eb6:	6918      	ldr	r0, [r3, #16]
 8007eb8:	f000 fb72 	bl	80085a0 <__hi0bits>
 8007ebc:	f1c0 0020 	rsb	r0, r0, #32
 8007ec0:	9b08      	ldr	r3, [sp, #32]
 8007ec2:	4418      	add	r0, r3
 8007ec4:	f010 001f 	ands.w	r0, r0, #31
 8007ec8:	d077      	beq.n	8007fba <_dtoa_r+0x8f2>
 8007eca:	f1c0 0320 	rsb	r3, r0, #32
 8007ece:	2b04      	cmp	r3, #4
 8007ed0:	dd6b      	ble.n	8007faa <_dtoa_r+0x8e2>
 8007ed2:	9b08      	ldr	r3, [sp, #32]
 8007ed4:	f1c0 001c 	rsb	r0, r0, #28
 8007ed8:	4403      	add	r3, r0
 8007eda:	4480      	add	r8, r0
 8007edc:	4406      	add	r6, r0
 8007ede:	9308      	str	r3, [sp, #32]
 8007ee0:	f1b8 0f00 	cmp.w	r8, #0
 8007ee4:	dd05      	ble.n	8007ef2 <_dtoa_r+0x82a>
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	4642      	mov	r2, r8
 8007eea:	4658      	mov	r0, fp
 8007eec:	f000 fcbe 	bl	800886c <__lshift>
 8007ef0:	4681      	mov	r9, r0
 8007ef2:	9b08      	ldr	r3, [sp, #32]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	dd05      	ble.n	8007f04 <_dtoa_r+0x83c>
 8007ef8:	4621      	mov	r1, r4
 8007efa:	461a      	mov	r2, r3
 8007efc:	4658      	mov	r0, fp
 8007efe:	f000 fcb5 	bl	800886c <__lshift>
 8007f02:	4604      	mov	r4, r0
 8007f04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d059      	beq.n	8007fbe <_dtoa_r+0x8f6>
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	4648      	mov	r0, r9
 8007f0e:	f000 fd19 	bl	8008944 <__mcmp>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	da53      	bge.n	8007fbe <_dtoa_r+0x8f6>
 8007f16:	1e7b      	subs	r3, r7, #1
 8007f18:	9304      	str	r3, [sp, #16]
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	220a      	movs	r2, #10
 8007f20:	4658      	mov	r0, fp
 8007f22:	f000 faf7 	bl	8008514 <__multadd>
 8007f26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f28:	4681      	mov	r9, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f000 8172 	beq.w	8008214 <_dtoa_r+0xb4c>
 8007f30:	2300      	movs	r3, #0
 8007f32:	4629      	mov	r1, r5
 8007f34:	220a      	movs	r2, #10
 8007f36:	4658      	mov	r0, fp
 8007f38:	f000 faec 	bl	8008514 <__multadd>
 8007f3c:	9b00      	ldr	r3, [sp, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	4605      	mov	r5, r0
 8007f42:	dc67      	bgt.n	8008014 <_dtoa_r+0x94c>
 8007f44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	dc41      	bgt.n	8007fce <_dtoa_r+0x906>
 8007f4a:	e063      	b.n	8008014 <_dtoa_r+0x94c>
 8007f4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007f52:	e746      	b.n	8007de2 <_dtoa_r+0x71a>
 8007f54:	9b07      	ldr	r3, [sp, #28]
 8007f56:	1e5c      	subs	r4, r3, #1
 8007f58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f5a:	42a3      	cmp	r3, r4
 8007f5c:	bfbf      	itttt	lt
 8007f5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007f60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007f62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007f64:	1ae3      	sublt	r3, r4, r3
 8007f66:	bfb4      	ite	lt
 8007f68:	18d2      	addlt	r2, r2, r3
 8007f6a:	1b1c      	subge	r4, r3, r4
 8007f6c:	9b07      	ldr	r3, [sp, #28]
 8007f6e:	bfbc      	itt	lt
 8007f70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007f72:	2400      	movlt	r4, #0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	bfb5      	itete	lt
 8007f78:	eba8 0603 	sublt.w	r6, r8, r3
 8007f7c:	9b07      	ldrge	r3, [sp, #28]
 8007f7e:	2300      	movlt	r3, #0
 8007f80:	4646      	movge	r6, r8
 8007f82:	e730      	b.n	8007de6 <_dtoa_r+0x71e>
 8007f84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007f88:	4646      	mov	r6, r8
 8007f8a:	e735      	b.n	8007df8 <_dtoa_r+0x730>
 8007f8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f8e:	e75c      	b.n	8007e4a <_dtoa_r+0x782>
 8007f90:	2300      	movs	r3, #0
 8007f92:	e788      	b.n	8007ea6 <_dtoa_r+0x7de>
 8007f94:	3fe00000 	.word	0x3fe00000
 8007f98:	40240000 	.word	0x40240000
 8007f9c:	40140000 	.word	0x40140000
 8007fa0:	9b02      	ldr	r3, [sp, #8]
 8007fa2:	e780      	b.n	8007ea6 <_dtoa_r+0x7de>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fa8:	e782      	b.n	8007eb0 <_dtoa_r+0x7e8>
 8007faa:	d099      	beq.n	8007ee0 <_dtoa_r+0x818>
 8007fac:	9a08      	ldr	r2, [sp, #32]
 8007fae:	331c      	adds	r3, #28
 8007fb0:	441a      	add	r2, r3
 8007fb2:	4498      	add	r8, r3
 8007fb4:	441e      	add	r6, r3
 8007fb6:	9208      	str	r2, [sp, #32]
 8007fb8:	e792      	b.n	8007ee0 <_dtoa_r+0x818>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	e7f6      	b.n	8007fac <_dtoa_r+0x8e4>
 8007fbe:	9b07      	ldr	r3, [sp, #28]
 8007fc0:	9704      	str	r7, [sp, #16]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	dc20      	bgt.n	8008008 <_dtoa_r+0x940>
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	dd1e      	ble.n	800800c <_dtoa_r+0x944>
 8007fce:	9b00      	ldr	r3, [sp, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f47f aec0 	bne.w	8007d56 <_dtoa_r+0x68e>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	2205      	movs	r2, #5
 8007fda:	4658      	mov	r0, fp
 8007fdc:	f000 fa9a 	bl	8008514 <__multadd>
 8007fe0:	4601      	mov	r1, r0
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	4648      	mov	r0, r9
 8007fe6:	f000 fcad 	bl	8008944 <__mcmp>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	f77f aeb3 	ble.w	8007d56 <_dtoa_r+0x68e>
 8007ff0:	4656      	mov	r6, sl
 8007ff2:	2331      	movs	r3, #49	@ 0x31
 8007ff4:	f806 3b01 	strb.w	r3, [r6], #1
 8007ff8:	9b04      	ldr	r3, [sp, #16]
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	9304      	str	r3, [sp, #16]
 8007ffe:	e6ae      	b.n	8007d5e <_dtoa_r+0x696>
 8008000:	9c07      	ldr	r4, [sp, #28]
 8008002:	9704      	str	r7, [sp, #16]
 8008004:	4625      	mov	r5, r4
 8008006:	e7f3      	b.n	8007ff0 <_dtoa_r+0x928>
 8008008:	9b07      	ldr	r3, [sp, #28]
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800800e:	2b00      	cmp	r3, #0
 8008010:	f000 8104 	beq.w	800821c <_dtoa_r+0xb54>
 8008014:	2e00      	cmp	r6, #0
 8008016:	dd05      	ble.n	8008024 <_dtoa_r+0x95c>
 8008018:	4629      	mov	r1, r5
 800801a:	4632      	mov	r2, r6
 800801c:	4658      	mov	r0, fp
 800801e:	f000 fc25 	bl	800886c <__lshift>
 8008022:	4605      	mov	r5, r0
 8008024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008026:	2b00      	cmp	r3, #0
 8008028:	d05a      	beq.n	80080e0 <_dtoa_r+0xa18>
 800802a:	6869      	ldr	r1, [r5, #4]
 800802c:	4658      	mov	r0, fp
 800802e:	f000 fa0f 	bl	8008450 <_Balloc>
 8008032:	4606      	mov	r6, r0
 8008034:	b928      	cbnz	r0, 8008042 <_dtoa_r+0x97a>
 8008036:	4b84      	ldr	r3, [pc, #528]	@ (8008248 <_dtoa_r+0xb80>)
 8008038:	4602      	mov	r2, r0
 800803a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800803e:	f7ff bb5a 	b.w	80076f6 <_dtoa_r+0x2e>
 8008042:	692a      	ldr	r2, [r5, #16]
 8008044:	3202      	adds	r2, #2
 8008046:	0092      	lsls	r2, r2, #2
 8008048:	f105 010c 	add.w	r1, r5, #12
 800804c:	300c      	adds	r0, #12
 800804e:	f7ff faa4 	bl	800759a <memcpy>
 8008052:	2201      	movs	r2, #1
 8008054:	4631      	mov	r1, r6
 8008056:	4658      	mov	r0, fp
 8008058:	f000 fc08 	bl	800886c <__lshift>
 800805c:	f10a 0301 	add.w	r3, sl, #1
 8008060:	9307      	str	r3, [sp, #28]
 8008062:	9b00      	ldr	r3, [sp, #0]
 8008064:	4453      	add	r3, sl
 8008066:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008068:	9b02      	ldr	r3, [sp, #8]
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	462f      	mov	r7, r5
 8008070:	930a      	str	r3, [sp, #40]	@ 0x28
 8008072:	4605      	mov	r5, r0
 8008074:	9b07      	ldr	r3, [sp, #28]
 8008076:	4621      	mov	r1, r4
 8008078:	3b01      	subs	r3, #1
 800807a:	4648      	mov	r0, r9
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	f7ff fa9a 	bl	80075b6 <quorem>
 8008082:	4639      	mov	r1, r7
 8008084:	9002      	str	r0, [sp, #8]
 8008086:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800808a:	4648      	mov	r0, r9
 800808c:	f000 fc5a 	bl	8008944 <__mcmp>
 8008090:	462a      	mov	r2, r5
 8008092:	9008      	str	r0, [sp, #32]
 8008094:	4621      	mov	r1, r4
 8008096:	4658      	mov	r0, fp
 8008098:	f000 fc70 	bl	800897c <__mdiff>
 800809c:	68c2      	ldr	r2, [r0, #12]
 800809e:	4606      	mov	r6, r0
 80080a0:	bb02      	cbnz	r2, 80080e4 <_dtoa_r+0xa1c>
 80080a2:	4601      	mov	r1, r0
 80080a4:	4648      	mov	r0, r9
 80080a6:	f000 fc4d 	bl	8008944 <__mcmp>
 80080aa:	4602      	mov	r2, r0
 80080ac:	4631      	mov	r1, r6
 80080ae:	4658      	mov	r0, fp
 80080b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80080b2:	f000 fa0d 	bl	80084d0 <_Bfree>
 80080b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080ba:	9e07      	ldr	r6, [sp, #28]
 80080bc:	ea43 0102 	orr.w	r1, r3, r2
 80080c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080c2:	4319      	orrs	r1, r3
 80080c4:	d110      	bne.n	80080e8 <_dtoa_r+0xa20>
 80080c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080ca:	d029      	beq.n	8008120 <_dtoa_r+0xa58>
 80080cc:	9b08      	ldr	r3, [sp, #32]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	dd02      	ble.n	80080d8 <_dtoa_r+0xa10>
 80080d2:	9b02      	ldr	r3, [sp, #8]
 80080d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80080d8:	9b00      	ldr	r3, [sp, #0]
 80080da:	f883 8000 	strb.w	r8, [r3]
 80080de:	e63f      	b.n	8007d60 <_dtoa_r+0x698>
 80080e0:	4628      	mov	r0, r5
 80080e2:	e7bb      	b.n	800805c <_dtoa_r+0x994>
 80080e4:	2201      	movs	r2, #1
 80080e6:	e7e1      	b.n	80080ac <_dtoa_r+0x9e4>
 80080e8:	9b08      	ldr	r3, [sp, #32]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	db04      	blt.n	80080f8 <_dtoa_r+0xa30>
 80080ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080f0:	430b      	orrs	r3, r1
 80080f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80080f4:	430b      	orrs	r3, r1
 80080f6:	d120      	bne.n	800813a <_dtoa_r+0xa72>
 80080f8:	2a00      	cmp	r2, #0
 80080fa:	dded      	ble.n	80080d8 <_dtoa_r+0xa10>
 80080fc:	4649      	mov	r1, r9
 80080fe:	2201      	movs	r2, #1
 8008100:	4658      	mov	r0, fp
 8008102:	f000 fbb3 	bl	800886c <__lshift>
 8008106:	4621      	mov	r1, r4
 8008108:	4681      	mov	r9, r0
 800810a:	f000 fc1b 	bl	8008944 <__mcmp>
 800810e:	2800      	cmp	r0, #0
 8008110:	dc03      	bgt.n	800811a <_dtoa_r+0xa52>
 8008112:	d1e1      	bne.n	80080d8 <_dtoa_r+0xa10>
 8008114:	f018 0f01 	tst.w	r8, #1
 8008118:	d0de      	beq.n	80080d8 <_dtoa_r+0xa10>
 800811a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800811e:	d1d8      	bne.n	80080d2 <_dtoa_r+0xa0a>
 8008120:	9a00      	ldr	r2, [sp, #0]
 8008122:	2339      	movs	r3, #57	@ 0x39
 8008124:	7013      	strb	r3, [r2, #0]
 8008126:	4633      	mov	r3, r6
 8008128:	461e      	mov	r6, r3
 800812a:	3b01      	subs	r3, #1
 800812c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008130:	2a39      	cmp	r2, #57	@ 0x39
 8008132:	d052      	beq.n	80081da <_dtoa_r+0xb12>
 8008134:	3201      	adds	r2, #1
 8008136:	701a      	strb	r2, [r3, #0]
 8008138:	e612      	b.n	8007d60 <_dtoa_r+0x698>
 800813a:	2a00      	cmp	r2, #0
 800813c:	dd07      	ble.n	800814e <_dtoa_r+0xa86>
 800813e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008142:	d0ed      	beq.n	8008120 <_dtoa_r+0xa58>
 8008144:	9a00      	ldr	r2, [sp, #0]
 8008146:	f108 0301 	add.w	r3, r8, #1
 800814a:	7013      	strb	r3, [r2, #0]
 800814c:	e608      	b.n	8007d60 <_dtoa_r+0x698>
 800814e:	9b07      	ldr	r3, [sp, #28]
 8008150:	9a07      	ldr	r2, [sp, #28]
 8008152:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008156:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008158:	4293      	cmp	r3, r2
 800815a:	d028      	beq.n	80081ae <_dtoa_r+0xae6>
 800815c:	4649      	mov	r1, r9
 800815e:	2300      	movs	r3, #0
 8008160:	220a      	movs	r2, #10
 8008162:	4658      	mov	r0, fp
 8008164:	f000 f9d6 	bl	8008514 <__multadd>
 8008168:	42af      	cmp	r7, r5
 800816a:	4681      	mov	r9, r0
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	f04f 020a 	mov.w	r2, #10
 8008174:	4639      	mov	r1, r7
 8008176:	4658      	mov	r0, fp
 8008178:	d107      	bne.n	800818a <_dtoa_r+0xac2>
 800817a:	f000 f9cb 	bl	8008514 <__multadd>
 800817e:	4607      	mov	r7, r0
 8008180:	4605      	mov	r5, r0
 8008182:	9b07      	ldr	r3, [sp, #28]
 8008184:	3301      	adds	r3, #1
 8008186:	9307      	str	r3, [sp, #28]
 8008188:	e774      	b.n	8008074 <_dtoa_r+0x9ac>
 800818a:	f000 f9c3 	bl	8008514 <__multadd>
 800818e:	4629      	mov	r1, r5
 8008190:	4607      	mov	r7, r0
 8008192:	2300      	movs	r3, #0
 8008194:	220a      	movs	r2, #10
 8008196:	4658      	mov	r0, fp
 8008198:	f000 f9bc 	bl	8008514 <__multadd>
 800819c:	4605      	mov	r5, r0
 800819e:	e7f0      	b.n	8008182 <_dtoa_r+0xaba>
 80081a0:	9b00      	ldr	r3, [sp, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	bfcc      	ite	gt
 80081a6:	461e      	movgt	r6, r3
 80081a8:	2601      	movle	r6, #1
 80081aa:	4456      	add	r6, sl
 80081ac:	2700      	movs	r7, #0
 80081ae:	4649      	mov	r1, r9
 80081b0:	2201      	movs	r2, #1
 80081b2:	4658      	mov	r0, fp
 80081b4:	f000 fb5a 	bl	800886c <__lshift>
 80081b8:	4621      	mov	r1, r4
 80081ba:	4681      	mov	r9, r0
 80081bc:	f000 fbc2 	bl	8008944 <__mcmp>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	dcb0      	bgt.n	8008126 <_dtoa_r+0xa5e>
 80081c4:	d102      	bne.n	80081cc <_dtoa_r+0xb04>
 80081c6:	f018 0f01 	tst.w	r8, #1
 80081ca:	d1ac      	bne.n	8008126 <_dtoa_r+0xa5e>
 80081cc:	4633      	mov	r3, r6
 80081ce:	461e      	mov	r6, r3
 80081d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081d4:	2a30      	cmp	r2, #48	@ 0x30
 80081d6:	d0fa      	beq.n	80081ce <_dtoa_r+0xb06>
 80081d8:	e5c2      	b.n	8007d60 <_dtoa_r+0x698>
 80081da:	459a      	cmp	sl, r3
 80081dc:	d1a4      	bne.n	8008128 <_dtoa_r+0xa60>
 80081de:	9b04      	ldr	r3, [sp, #16]
 80081e0:	3301      	adds	r3, #1
 80081e2:	9304      	str	r3, [sp, #16]
 80081e4:	2331      	movs	r3, #49	@ 0x31
 80081e6:	f88a 3000 	strb.w	r3, [sl]
 80081ea:	e5b9      	b.n	8007d60 <_dtoa_r+0x698>
 80081ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800824c <_dtoa_r+0xb84>
 80081f2:	b11b      	cbz	r3, 80081fc <_dtoa_r+0xb34>
 80081f4:	f10a 0308 	add.w	r3, sl, #8
 80081f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80081fa:	6013      	str	r3, [r2, #0]
 80081fc:	4650      	mov	r0, sl
 80081fe:	b019      	add	sp, #100	@ 0x64
 8008200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008206:	2b01      	cmp	r3, #1
 8008208:	f77f ae37 	ble.w	8007e7a <_dtoa_r+0x7b2>
 800820c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800820e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008210:	2001      	movs	r0, #1
 8008212:	e655      	b.n	8007ec0 <_dtoa_r+0x7f8>
 8008214:	9b00      	ldr	r3, [sp, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	f77f aed6 	ble.w	8007fc8 <_dtoa_r+0x900>
 800821c:	4656      	mov	r6, sl
 800821e:	4621      	mov	r1, r4
 8008220:	4648      	mov	r0, r9
 8008222:	f7ff f9c8 	bl	80075b6 <quorem>
 8008226:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800822a:	f806 8b01 	strb.w	r8, [r6], #1
 800822e:	9b00      	ldr	r3, [sp, #0]
 8008230:	eba6 020a 	sub.w	r2, r6, sl
 8008234:	4293      	cmp	r3, r2
 8008236:	ddb3      	ble.n	80081a0 <_dtoa_r+0xad8>
 8008238:	4649      	mov	r1, r9
 800823a:	2300      	movs	r3, #0
 800823c:	220a      	movs	r2, #10
 800823e:	4658      	mov	r0, fp
 8008240:	f000 f968 	bl	8008514 <__multadd>
 8008244:	4681      	mov	r9, r0
 8008246:	e7ea      	b.n	800821e <_dtoa_r+0xb56>
 8008248:	080099f4 	.word	0x080099f4
 800824c:	08009978 	.word	0x08009978

08008250 <_free_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	4605      	mov	r5, r0
 8008254:	2900      	cmp	r1, #0
 8008256:	d041      	beq.n	80082dc <_free_r+0x8c>
 8008258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800825c:	1f0c      	subs	r4, r1, #4
 800825e:	2b00      	cmp	r3, #0
 8008260:	bfb8      	it	lt
 8008262:	18e4      	addlt	r4, r4, r3
 8008264:	f000 f8e8 	bl	8008438 <__malloc_lock>
 8008268:	4a1d      	ldr	r2, [pc, #116]	@ (80082e0 <_free_r+0x90>)
 800826a:	6813      	ldr	r3, [r2, #0]
 800826c:	b933      	cbnz	r3, 800827c <_free_r+0x2c>
 800826e:	6063      	str	r3, [r4, #4]
 8008270:	6014      	str	r4, [r2, #0]
 8008272:	4628      	mov	r0, r5
 8008274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008278:	f000 b8e4 	b.w	8008444 <__malloc_unlock>
 800827c:	42a3      	cmp	r3, r4
 800827e:	d908      	bls.n	8008292 <_free_r+0x42>
 8008280:	6820      	ldr	r0, [r4, #0]
 8008282:	1821      	adds	r1, r4, r0
 8008284:	428b      	cmp	r3, r1
 8008286:	bf01      	itttt	eq
 8008288:	6819      	ldreq	r1, [r3, #0]
 800828a:	685b      	ldreq	r3, [r3, #4]
 800828c:	1809      	addeq	r1, r1, r0
 800828e:	6021      	streq	r1, [r4, #0]
 8008290:	e7ed      	b.n	800826e <_free_r+0x1e>
 8008292:	461a      	mov	r2, r3
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	b10b      	cbz	r3, 800829c <_free_r+0x4c>
 8008298:	42a3      	cmp	r3, r4
 800829a:	d9fa      	bls.n	8008292 <_free_r+0x42>
 800829c:	6811      	ldr	r1, [r2, #0]
 800829e:	1850      	adds	r0, r2, r1
 80082a0:	42a0      	cmp	r0, r4
 80082a2:	d10b      	bne.n	80082bc <_free_r+0x6c>
 80082a4:	6820      	ldr	r0, [r4, #0]
 80082a6:	4401      	add	r1, r0
 80082a8:	1850      	adds	r0, r2, r1
 80082aa:	4283      	cmp	r3, r0
 80082ac:	6011      	str	r1, [r2, #0]
 80082ae:	d1e0      	bne.n	8008272 <_free_r+0x22>
 80082b0:	6818      	ldr	r0, [r3, #0]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	6053      	str	r3, [r2, #4]
 80082b6:	4408      	add	r0, r1
 80082b8:	6010      	str	r0, [r2, #0]
 80082ba:	e7da      	b.n	8008272 <_free_r+0x22>
 80082bc:	d902      	bls.n	80082c4 <_free_r+0x74>
 80082be:	230c      	movs	r3, #12
 80082c0:	602b      	str	r3, [r5, #0]
 80082c2:	e7d6      	b.n	8008272 <_free_r+0x22>
 80082c4:	6820      	ldr	r0, [r4, #0]
 80082c6:	1821      	adds	r1, r4, r0
 80082c8:	428b      	cmp	r3, r1
 80082ca:	bf04      	itt	eq
 80082cc:	6819      	ldreq	r1, [r3, #0]
 80082ce:	685b      	ldreq	r3, [r3, #4]
 80082d0:	6063      	str	r3, [r4, #4]
 80082d2:	bf04      	itt	eq
 80082d4:	1809      	addeq	r1, r1, r0
 80082d6:	6021      	streq	r1, [r4, #0]
 80082d8:	6054      	str	r4, [r2, #4]
 80082da:	e7ca      	b.n	8008272 <_free_r+0x22>
 80082dc:	bd38      	pop	{r3, r4, r5, pc}
 80082de:	bf00      	nop
 80082e0:	20004dfc 	.word	0x20004dfc

080082e4 <malloc>:
 80082e4:	4b02      	ldr	r3, [pc, #8]	@ (80082f0 <malloc+0xc>)
 80082e6:	4601      	mov	r1, r0
 80082e8:	6818      	ldr	r0, [r3, #0]
 80082ea:	f000 b825 	b.w	8008338 <_malloc_r>
 80082ee:	bf00      	nop
 80082f0:	2000001c 	.word	0x2000001c

080082f4 <sbrk_aligned>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	4e0f      	ldr	r6, [pc, #60]	@ (8008334 <sbrk_aligned+0x40>)
 80082f8:	460c      	mov	r4, r1
 80082fa:	6831      	ldr	r1, [r6, #0]
 80082fc:	4605      	mov	r5, r0
 80082fe:	b911      	cbnz	r1, 8008306 <sbrk_aligned+0x12>
 8008300:	f001 f80c 	bl	800931c <_sbrk_r>
 8008304:	6030      	str	r0, [r6, #0]
 8008306:	4621      	mov	r1, r4
 8008308:	4628      	mov	r0, r5
 800830a:	f001 f807 	bl	800931c <_sbrk_r>
 800830e:	1c43      	adds	r3, r0, #1
 8008310:	d103      	bne.n	800831a <sbrk_aligned+0x26>
 8008312:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008316:	4620      	mov	r0, r4
 8008318:	bd70      	pop	{r4, r5, r6, pc}
 800831a:	1cc4      	adds	r4, r0, #3
 800831c:	f024 0403 	bic.w	r4, r4, #3
 8008320:	42a0      	cmp	r0, r4
 8008322:	d0f8      	beq.n	8008316 <sbrk_aligned+0x22>
 8008324:	1a21      	subs	r1, r4, r0
 8008326:	4628      	mov	r0, r5
 8008328:	f000 fff8 	bl	800931c <_sbrk_r>
 800832c:	3001      	adds	r0, #1
 800832e:	d1f2      	bne.n	8008316 <sbrk_aligned+0x22>
 8008330:	e7ef      	b.n	8008312 <sbrk_aligned+0x1e>
 8008332:	bf00      	nop
 8008334:	20004df8 	.word	0x20004df8

08008338 <_malloc_r>:
 8008338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800833c:	1ccd      	adds	r5, r1, #3
 800833e:	f025 0503 	bic.w	r5, r5, #3
 8008342:	3508      	adds	r5, #8
 8008344:	2d0c      	cmp	r5, #12
 8008346:	bf38      	it	cc
 8008348:	250c      	movcc	r5, #12
 800834a:	2d00      	cmp	r5, #0
 800834c:	4606      	mov	r6, r0
 800834e:	db01      	blt.n	8008354 <_malloc_r+0x1c>
 8008350:	42a9      	cmp	r1, r5
 8008352:	d904      	bls.n	800835e <_malloc_r+0x26>
 8008354:	230c      	movs	r3, #12
 8008356:	6033      	str	r3, [r6, #0]
 8008358:	2000      	movs	r0, #0
 800835a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800835e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008434 <_malloc_r+0xfc>
 8008362:	f000 f869 	bl	8008438 <__malloc_lock>
 8008366:	f8d8 3000 	ldr.w	r3, [r8]
 800836a:	461c      	mov	r4, r3
 800836c:	bb44      	cbnz	r4, 80083c0 <_malloc_r+0x88>
 800836e:	4629      	mov	r1, r5
 8008370:	4630      	mov	r0, r6
 8008372:	f7ff ffbf 	bl	80082f4 <sbrk_aligned>
 8008376:	1c43      	adds	r3, r0, #1
 8008378:	4604      	mov	r4, r0
 800837a:	d158      	bne.n	800842e <_malloc_r+0xf6>
 800837c:	f8d8 4000 	ldr.w	r4, [r8]
 8008380:	4627      	mov	r7, r4
 8008382:	2f00      	cmp	r7, #0
 8008384:	d143      	bne.n	800840e <_malloc_r+0xd6>
 8008386:	2c00      	cmp	r4, #0
 8008388:	d04b      	beq.n	8008422 <_malloc_r+0xea>
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	4639      	mov	r1, r7
 800838e:	4630      	mov	r0, r6
 8008390:	eb04 0903 	add.w	r9, r4, r3
 8008394:	f000 ffc2 	bl	800931c <_sbrk_r>
 8008398:	4581      	cmp	r9, r0
 800839a:	d142      	bne.n	8008422 <_malloc_r+0xea>
 800839c:	6821      	ldr	r1, [r4, #0]
 800839e:	1a6d      	subs	r5, r5, r1
 80083a0:	4629      	mov	r1, r5
 80083a2:	4630      	mov	r0, r6
 80083a4:	f7ff ffa6 	bl	80082f4 <sbrk_aligned>
 80083a8:	3001      	adds	r0, #1
 80083aa:	d03a      	beq.n	8008422 <_malloc_r+0xea>
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	442b      	add	r3, r5
 80083b0:	6023      	str	r3, [r4, #0]
 80083b2:	f8d8 3000 	ldr.w	r3, [r8]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	bb62      	cbnz	r2, 8008414 <_malloc_r+0xdc>
 80083ba:	f8c8 7000 	str.w	r7, [r8]
 80083be:	e00f      	b.n	80083e0 <_malloc_r+0xa8>
 80083c0:	6822      	ldr	r2, [r4, #0]
 80083c2:	1b52      	subs	r2, r2, r5
 80083c4:	d420      	bmi.n	8008408 <_malloc_r+0xd0>
 80083c6:	2a0b      	cmp	r2, #11
 80083c8:	d917      	bls.n	80083fa <_malloc_r+0xc2>
 80083ca:	1961      	adds	r1, r4, r5
 80083cc:	42a3      	cmp	r3, r4
 80083ce:	6025      	str	r5, [r4, #0]
 80083d0:	bf18      	it	ne
 80083d2:	6059      	strne	r1, [r3, #4]
 80083d4:	6863      	ldr	r3, [r4, #4]
 80083d6:	bf08      	it	eq
 80083d8:	f8c8 1000 	streq.w	r1, [r8]
 80083dc:	5162      	str	r2, [r4, r5]
 80083de:	604b      	str	r3, [r1, #4]
 80083e0:	4630      	mov	r0, r6
 80083e2:	f000 f82f 	bl	8008444 <__malloc_unlock>
 80083e6:	f104 000b 	add.w	r0, r4, #11
 80083ea:	1d23      	adds	r3, r4, #4
 80083ec:	f020 0007 	bic.w	r0, r0, #7
 80083f0:	1ac2      	subs	r2, r0, r3
 80083f2:	bf1c      	itt	ne
 80083f4:	1a1b      	subne	r3, r3, r0
 80083f6:	50a3      	strne	r3, [r4, r2]
 80083f8:	e7af      	b.n	800835a <_malloc_r+0x22>
 80083fa:	6862      	ldr	r2, [r4, #4]
 80083fc:	42a3      	cmp	r3, r4
 80083fe:	bf0c      	ite	eq
 8008400:	f8c8 2000 	streq.w	r2, [r8]
 8008404:	605a      	strne	r2, [r3, #4]
 8008406:	e7eb      	b.n	80083e0 <_malloc_r+0xa8>
 8008408:	4623      	mov	r3, r4
 800840a:	6864      	ldr	r4, [r4, #4]
 800840c:	e7ae      	b.n	800836c <_malloc_r+0x34>
 800840e:	463c      	mov	r4, r7
 8008410:	687f      	ldr	r7, [r7, #4]
 8008412:	e7b6      	b.n	8008382 <_malloc_r+0x4a>
 8008414:	461a      	mov	r2, r3
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	42a3      	cmp	r3, r4
 800841a:	d1fb      	bne.n	8008414 <_malloc_r+0xdc>
 800841c:	2300      	movs	r3, #0
 800841e:	6053      	str	r3, [r2, #4]
 8008420:	e7de      	b.n	80083e0 <_malloc_r+0xa8>
 8008422:	230c      	movs	r3, #12
 8008424:	6033      	str	r3, [r6, #0]
 8008426:	4630      	mov	r0, r6
 8008428:	f000 f80c 	bl	8008444 <__malloc_unlock>
 800842c:	e794      	b.n	8008358 <_malloc_r+0x20>
 800842e:	6005      	str	r5, [r0, #0]
 8008430:	e7d6      	b.n	80083e0 <_malloc_r+0xa8>
 8008432:	bf00      	nop
 8008434:	20004dfc 	.word	0x20004dfc

08008438 <__malloc_lock>:
 8008438:	4801      	ldr	r0, [pc, #4]	@ (8008440 <__malloc_lock+0x8>)
 800843a:	f7ff b8ac 	b.w	8007596 <__retarget_lock_acquire_recursive>
 800843e:	bf00      	nop
 8008440:	20004df4 	.word	0x20004df4

08008444 <__malloc_unlock>:
 8008444:	4801      	ldr	r0, [pc, #4]	@ (800844c <__malloc_unlock+0x8>)
 8008446:	f7ff b8a7 	b.w	8007598 <__retarget_lock_release_recursive>
 800844a:	bf00      	nop
 800844c:	20004df4 	.word	0x20004df4

08008450 <_Balloc>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	69c6      	ldr	r6, [r0, #28]
 8008454:	4604      	mov	r4, r0
 8008456:	460d      	mov	r5, r1
 8008458:	b976      	cbnz	r6, 8008478 <_Balloc+0x28>
 800845a:	2010      	movs	r0, #16
 800845c:	f7ff ff42 	bl	80082e4 <malloc>
 8008460:	4602      	mov	r2, r0
 8008462:	61e0      	str	r0, [r4, #28]
 8008464:	b920      	cbnz	r0, 8008470 <_Balloc+0x20>
 8008466:	4b18      	ldr	r3, [pc, #96]	@ (80084c8 <_Balloc+0x78>)
 8008468:	4818      	ldr	r0, [pc, #96]	@ (80084cc <_Balloc+0x7c>)
 800846a:	216b      	movs	r1, #107	@ 0x6b
 800846c:	f000 ff66 	bl	800933c <__assert_func>
 8008470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008474:	6006      	str	r6, [r0, #0]
 8008476:	60c6      	str	r6, [r0, #12]
 8008478:	69e6      	ldr	r6, [r4, #28]
 800847a:	68f3      	ldr	r3, [r6, #12]
 800847c:	b183      	cbz	r3, 80084a0 <_Balloc+0x50>
 800847e:	69e3      	ldr	r3, [r4, #28]
 8008480:	68db      	ldr	r3, [r3, #12]
 8008482:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008486:	b9b8      	cbnz	r0, 80084b8 <_Balloc+0x68>
 8008488:	2101      	movs	r1, #1
 800848a:	fa01 f605 	lsl.w	r6, r1, r5
 800848e:	1d72      	adds	r2, r6, #5
 8008490:	0092      	lsls	r2, r2, #2
 8008492:	4620      	mov	r0, r4
 8008494:	f000 ff70 	bl	8009378 <_calloc_r>
 8008498:	b160      	cbz	r0, 80084b4 <_Balloc+0x64>
 800849a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800849e:	e00e      	b.n	80084be <_Balloc+0x6e>
 80084a0:	2221      	movs	r2, #33	@ 0x21
 80084a2:	2104      	movs	r1, #4
 80084a4:	4620      	mov	r0, r4
 80084a6:	f000 ff67 	bl	8009378 <_calloc_r>
 80084aa:	69e3      	ldr	r3, [r4, #28]
 80084ac:	60f0      	str	r0, [r6, #12]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d1e4      	bne.n	800847e <_Balloc+0x2e>
 80084b4:	2000      	movs	r0, #0
 80084b6:	bd70      	pop	{r4, r5, r6, pc}
 80084b8:	6802      	ldr	r2, [r0, #0]
 80084ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084be:	2300      	movs	r3, #0
 80084c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084c4:	e7f7      	b.n	80084b6 <_Balloc+0x66>
 80084c6:	bf00      	nop
 80084c8:	08009985 	.word	0x08009985
 80084cc:	08009a05 	.word	0x08009a05

080084d0 <_Bfree>:
 80084d0:	b570      	push	{r4, r5, r6, lr}
 80084d2:	69c6      	ldr	r6, [r0, #28]
 80084d4:	4605      	mov	r5, r0
 80084d6:	460c      	mov	r4, r1
 80084d8:	b976      	cbnz	r6, 80084f8 <_Bfree+0x28>
 80084da:	2010      	movs	r0, #16
 80084dc:	f7ff ff02 	bl	80082e4 <malloc>
 80084e0:	4602      	mov	r2, r0
 80084e2:	61e8      	str	r0, [r5, #28]
 80084e4:	b920      	cbnz	r0, 80084f0 <_Bfree+0x20>
 80084e6:	4b09      	ldr	r3, [pc, #36]	@ (800850c <_Bfree+0x3c>)
 80084e8:	4809      	ldr	r0, [pc, #36]	@ (8008510 <_Bfree+0x40>)
 80084ea:	218f      	movs	r1, #143	@ 0x8f
 80084ec:	f000 ff26 	bl	800933c <__assert_func>
 80084f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084f4:	6006      	str	r6, [r0, #0]
 80084f6:	60c6      	str	r6, [r0, #12]
 80084f8:	b13c      	cbz	r4, 800850a <_Bfree+0x3a>
 80084fa:	69eb      	ldr	r3, [r5, #28]
 80084fc:	6862      	ldr	r2, [r4, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008504:	6021      	str	r1, [r4, #0]
 8008506:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	08009985 	.word	0x08009985
 8008510:	08009a05 	.word	0x08009a05

08008514 <__multadd>:
 8008514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008518:	690d      	ldr	r5, [r1, #16]
 800851a:	4607      	mov	r7, r0
 800851c:	460c      	mov	r4, r1
 800851e:	461e      	mov	r6, r3
 8008520:	f101 0c14 	add.w	ip, r1, #20
 8008524:	2000      	movs	r0, #0
 8008526:	f8dc 3000 	ldr.w	r3, [ip]
 800852a:	b299      	uxth	r1, r3
 800852c:	fb02 6101 	mla	r1, r2, r1, r6
 8008530:	0c1e      	lsrs	r6, r3, #16
 8008532:	0c0b      	lsrs	r3, r1, #16
 8008534:	fb02 3306 	mla	r3, r2, r6, r3
 8008538:	b289      	uxth	r1, r1
 800853a:	3001      	adds	r0, #1
 800853c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008540:	4285      	cmp	r5, r0
 8008542:	f84c 1b04 	str.w	r1, [ip], #4
 8008546:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800854a:	dcec      	bgt.n	8008526 <__multadd+0x12>
 800854c:	b30e      	cbz	r6, 8008592 <__multadd+0x7e>
 800854e:	68a3      	ldr	r3, [r4, #8]
 8008550:	42ab      	cmp	r3, r5
 8008552:	dc19      	bgt.n	8008588 <__multadd+0x74>
 8008554:	6861      	ldr	r1, [r4, #4]
 8008556:	4638      	mov	r0, r7
 8008558:	3101      	adds	r1, #1
 800855a:	f7ff ff79 	bl	8008450 <_Balloc>
 800855e:	4680      	mov	r8, r0
 8008560:	b928      	cbnz	r0, 800856e <__multadd+0x5a>
 8008562:	4602      	mov	r2, r0
 8008564:	4b0c      	ldr	r3, [pc, #48]	@ (8008598 <__multadd+0x84>)
 8008566:	480d      	ldr	r0, [pc, #52]	@ (800859c <__multadd+0x88>)
 8008568:	21ba      	movs	r1, #186	@ 0xba
 800856a:	f000 fee7 	bl	800933c <__assert_func>
 800856e:	6922      	ldr	r2, [r4, #16]
 8008570:	3202      	adds	r2, #2
 8008572:	f104 010c 	add.w	r1, r4, #12
 8008576:	0092      	lsls	r2, r2, #2
 8008578:	300c      	adds	r0, #12
 800857a:	f7ff f80e 	bl	800759a <memcpy>
 800857e:	4621      	mov	r1, r4
 8008580:	4638      	mov	r0, r7
 8008582:	f7ff ffa5 	bl	80084d0 <_Bfree>
 8008586:	4644      	mov	r4, r8
 8008588:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800858c:	3501      	adds	r5, #1
 800858e:	615e      	str	r6, [r3, #20]
 8008590:	6125      	str	r5, [r4, #16]
 8008592:	4620      	mov	r0, r4
 8008594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008598:	080099f4 	.word	0x080099f4
 800859c:	08009a05 	.word	0x08009a05

080085a0 <__hi0bits>:
 80085a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80085a4:	4603      	mov	r3, r0
 80085a6:	bf36      	itet	cc
 80085a8:	0403      	lslcc	r3, r0, #16
 80085aa:	2000      	movcs	r0, #0
 80085ac:	2010      	movcc	r0, #16
 80085ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085b2:	bf3c      	itt	cc
 80085b4:	021b      	lslcc	r3, r3, #8
 80085b6:	3008      	addcc	r0, #8
 80085b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085bc:	bf3c      	itt	cc
 80085be:	011b      	lslcc	r3, r3, #4
 80085c0:	3004      	addcc	r0, #4
 80085c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085c6:	bf3c      	itt	cc
 80085c8:	009b      	lslcc	r3, r3, #2
 80085ca:	3002      	addcc	r0, #2
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	db05      	blt.n	80085dc <__hi0bits+0x3c>
 80085d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80085d4:	f100 0001 	add.w	r0, r0, #1
 80085d8:	bf08      	it	eq
 80085da:	2020      	moveq	r0, #32
 80085dc:	4770      	bx	lr

080085de <__lo0bits>:
 80085de:	6803      	ldr	r3, [r0, #0]
 80085e0:	4602      	mov	r2, r0
 80085e2:	f013 0007 	ands.w	r0, r3, #7
 80085e6:	d00b      	beq.n	8008600 <__lo0bits+0x22>
 80085e8:	07d9      	lsls	r1, r3, #31
 80085ea:	d421      	bmi.n	8008630 <__lo0bits+0x52>
 80085ec:	0798      	lsls	r0, r3, #30
 80085ee:	bf49      	itett	mi
 80085f0:	085b      	lsrmi	r3, r3, #1
 80085f2:	089b      	lsrpl	r3, r3, #2
 80085f4:	2001      	movmi	r0, #1
 80085f6:	6013      	strmi	r3, [r2, #0]
 80085f8:	bf5c      	itt	pl
 80085fa:	6013      	strpl	r3, [r2, #0]
 80085fc:	2002      	movpl	r0, #2
 80085fe:	4770      	bx	lr
 8008600:	b299      	uxth	r1, r3
 8008602:	b909      	cbnz	r1, 8008608 <__lo0bits+0x2a>
 8008604:	0c1b      	lsrs	r3, r3, #16
 8008606:	2010      	movs	r0, #16
 8008608:	b2d9      	uxtb	r1, r3
 800860a:	b909      	cbnz	r1, 8008610 <__lo0bits+0x32>
 800860c:	3008      	adds	r0, #8
 800860e:	0a1b      	lsrs	r3, r3, #8
 8008610:	0719      	lsls	r1, r3, #28
 8008612:	bf04      	itt	eq
 8008614:	091b      	lsreq	r3, r3, #4
 8008616:	3004      	addeq	r0, #4
 8008618:	0799      	lsls	r1, r3, #30
 800861a:	bf04      	itt	eq
 800861c:	089b      	lsreq	r3, r3, #2
 800861e:	3002      	addeq	r0, #2
 8008620:	07d9      	lsls	r1, r3, #31
 8008622:	d403      	bmi.n	800862c <__lo0bits+0x4e>
 8008624:	085b      	lsrs	r3, r3, #1
 8008626:	f100 0001 	add.w	r0, r0, #1
 800862a:	d003      	beq.n	8008634 <__lo0bits+0x56>
 800862c:	6013      	str	r3, [r2, #0]
 800862e:	4770      	bx	lr
 8008630:	2000      	movs	r0, #0
 8008632:	4770      	bx	lr
 8008634:	2020      	movs	r0, #32
 8008636:	4770      	bx	lr

08008638 <__i2b>:
 8008638:	b510      	push	{r4, lr}
 800863a:	460c      	mov	r4, r1
 800863c:	2101      	movs	r1, #1
 800863e:	f7ff ff07 	bl	8008450 <_Balloc>
 8008642:	4602      	mov	r2, r0
 8008644:	b928      	cbnz	r0, 8008652 <__i2b+0x1a>
 8008646:	4b05      	ldr	r3, [pc, #20]	@ (800865c <__i2b+0x24>)
 8008648:	4805      	ldr	r0, [pc, #20]	@ (8008660 <__i2b+0x28>)
 800864a:	f240 1145 	movw	r1, #325	@ 0x145
 800864e:	f000 fe75 	bl	800933c <__assert_func>
 8008652:	2301      	movs	r3, #1
 8008654:	6144      	str	r4, [r0, #20]
 8008656:	6103      	str	r3, [r0, #16]
 8008658:	bd10      	pop	{r4, pc}
 800865a:	bf00      	nop
 800865c:	080099f4 	.word	0x080099f4
 8008660:	08009a05 	.word	0x08009a05

08008664 <__multiply>:
 8008664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008668:	4614      	mov	r4, r2
 800866a:	690a      	ldr	r2, [r1, #16]
 800866c:	6923      	ldr	r3, [r4, #16]
 800866e:	429a      	cmp	r2, r3
 8008670:	bfa8      	it	ge
 8008672:	4623      	movge	r3, r4
 8008674:	460f      	mov	r7, r1
 8008676:	bfa4      	itt	ge
 8008678:	460c      	movge	r4, r1
 800867a:	461f      	movge	r7, r3
 800867c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008680:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008684:	68a3      	ldr	r3, [r4, #8]
 8008686:	6861      	ldr	r1, [r4, #4]
 8008688:	eb0a 0609 	add.w	r6, sl, r9
 800868c:	42b3      	cmp	r3, r6
 800868e:	b085      	sub	sp, #20
 8008690:	bfb8      	it	lt
 8008692:	3101      	addlt	r1, #1
 8008694:	f7ff fedc 	bl	8008450 <_Balloc>
 8008698:	b930      	cbnz	r0, 80086a8 <__multiply+0x44>
 800869a:	4602      	mov	r2, r0
 800869c:	4b44      	ldr	r3, [pc, #272]	@ (80087b0 <__multiply+0x14c>)
 800869e:	4845      	ldr	r0, [pc, #276]	@ (80087b4 <__multiply+0x150>)
 80086a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80086a4:	f000 fe4a 	bl	800933c <__assert_func>
 80086a8:	f100 0514 	add.w	r5, r0, #20
 80086ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80086b0:	462b      	mov	r3, r5
 80086b2:	2200      	movs	r2, #0
 80086b4:	4543      	cmp	r3, r8
 80086b6:	d321      	bcc.n	80086fc <__multiply+0x98>
 80086b8:	f107 0114 	add.w	r1, r7, #20
 80086bc:	f104 0214 	add.w	r2, r4, #20
 80086c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80086c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80086c8:	9302      	str	r3, [sp, #8]
 80086ca:	1b13      	subs	r3, r2, r4
 80086cc:	3b15      	subs	r3, #21
 80086ce:	f023 0303 	bic.w	r3, r3, #3
 80086d2:	3304      	adds	r3, #4
 80086d4:	f104 0715 	add.w	r7, r4, #21
 80086d8:	42ba      	cmp	r2, r7
 80086da:	bf38      	it	cc
 80086dc:	2304      	movcc	r3, #4
 80086de:	9301      	str	r3, [sp, #4]
 80086e0:	9b02      	ldr	r3, [sp, #8]
 80086e2:	9103      	str	r1, [sp, #12]
 80086e4:	428b      	cmp	r3, r1
 80086e6:	d80c      	bhi.n	8008702 <__multiply+0x9e>
 80086e8:	2e00      	cmp	r6, #0
 80086ea:	dd03      	ble.n	80086f4 <__multiply+0x90>
 80086ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d05b      	beq.n	80087ac <__multiply+0x148>
 80086f4:	6106      	str	r6, [r0, #16]
 80086f6:	b005      	add	sp, #20
 80086f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fc:	f843 2b04 	str.w	r2, [r3], #4
 8008700:	e7d8      	b.n	80086b4 <__multiply+0x50>
 8008702:	f8b1 a000 	ldrh.w	sl, [r1]
 8008706:	f1ba 0f00 	cmp.w	sl, #0
 800870a:	d024      	beq.n	8008756 <__multiply+0xf2>
 800870c:	f104 0e14 	add.w	lr, r4, #20
 8008710:	46a9      	mov	r9, r5
 8008712:	f04f 0c00 	mov.w	ip, #0
 8008716:	f85e 7b04 	ldr.w	r7, [lr], #4
 800871a:	f8d9 3000 	ldr.w	r3, [r9]
 800871e:	fa1f fb87 	uxth.w	fp, r7
 8008722:	b29b      	uxth	r3, r3
 8008724:	fb0a 330b 	mla	r3, sl, fp, r3
 8008728:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800872c:	f8d9 7000 	ldr.w	r7, [r9]
 8008730:	4463      	add	r3, ip
 8008732:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008736:	fb0a c70b 	mla	r7, sl, fp, ip
 800873a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800873e:	b29b      	uxth	r3, r3
 8008740:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008744:	4572      	cmp	r2, lr
 8008746:	f849 3b04 	str.w	r3, [r9], #4
 800874a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800874e:	d8e2      	bhi.n	8008716 <__multiply+0xb2>
 8008750:	9b01      	ldr	r3, [sp, #4]
 8008752:	f845 c003 	str.w	ip, [r5, r3]
 8008756:	9b03      	ldr	r3, [sp, #12]
 8008758:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800875c:	3104      	adds	r1, #4
 800875e:	f1b9 0f00 	cmp.w	r9, #0
 8008762:	d021      	beq.n	80087a8 <__multiply+0x144>
 8008764:	682b      	ldr	r3, [r5, #0]
 8008766:	f104 0c14 	add.w	ip, r4, #20
 800876a:	46ae      	mov	lr, r5
 800876c:	f04f 0a00 	mov.w	sl, #0
 8008770:	f8bc b000 	ldrh.w	fp, [ip]
 8008774:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008778:	fb09 770b 	mla	r7, r9, fp, r7
 800877c:	4457      	add	r7, sl
 800877e:	b29b      	uxth	r3, r3
 8008780:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008784:	f84e 3b04 	str.w	r3, [lr], #4
 8008788:	f85c 3b04 	ldr.w	r3, [ip], #4
 800878c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008790:	f8be 3000 	ldrh.w	r3, [lr]
 8008794:	fb09 330a 	mla	r3, r9, sl, r3
 8008798:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800879c:	4562      	cmp	r2, ip
 800879e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087a2:	d8e5      	bhi.n	8008770 <__multiply+0x10c>
 80087a4:	9f01      	ldr	r7, [sp, #4]
 80087a6:	51eb      	str	r3, [r5, r7]
 80087a8:	3504      	adds	r5, #4
 80087aa:	e799      	b.n	80086e0 <__multiply+0x7c>
 80087ac:	3e01      	subs	r6, #1
 80087ae:	e79b      	b.n	80086e8 <__multiply+0x84>
 80087b0:	080099f4 	.word	0x080099f4
 80087b4:	08009a05 	.word	0x08009a05

080087b8 <__pow5mult>:
 80087b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087bc:	4615      	mov	r5, r2
 80087be:	f012 0203 	ands.w	r2, r2, #3
 80087c2:	4607      	mov	r7, r0
 80087c4:	460e      	mov	r6, r1
 80087c6:	d007      	beq.n	80087d8 <__pow5mult+0x20>
 80087c8:	4c25      	ldr	r4, [pc, #148]	@ (8008860 <__pow5mult+0xa8>)
 80087ca:	3a01      	subs	r2, #1
 80087cc:	2300      	movs	r3, #0
 80087ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087d2:	f7ff fe9f 	bl	8008514 <__multadd>
 80087d6:	4606      	mov	r6, r0
 80087d8:	10ad      	asrs	r5, r5, #2
 80087da:	d03d      	beq.n	8008858 <__pow5mult+0xa0>
 80087dc:	69fc      	ldr	r4, [r7, #28]
 80087de:	b97c      	cbnz	r4, 8008800 <__pow5mult+0x48>
 80087e0:	2010      	movs	r0, #16
 80087e2:	f7ff fd7f 	bl	80082e4 <malloc>
 80087e6:	4602      	mov	r2, r0
 80087e8:	61f8      	str	r0, [r7, #28]
 80087ea:	b928      	cbnz	r0, 80087f8 <__pow5mult+0x40>
 80087ec:	4b1d      	ldr	r3, [pc, #116]	@ (8008864 <__pow5mult+0xac>)
 80087ee:	481e      	ldr	r0, [pc, #120]	@ (8008868 <__pow5mult+0xb0>)
 80087f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087f4:	f000 fda2 	bl	800933c <__assert_func>
 80087f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087fc:	6004      	str	r4, [r0, #0]
 80087fe:	60c4      	str	r4, [r0, #12]
 8008800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008808:	b94c      	cbnz	r4, 800881e <__pow5mult+0x66>
 800880a:	f240 2171 	movw	r1, #625	@ 0x271
 800880e:	4638      	mov	r0, r7
 8008810:	f7ff ff12 	bl	8008638 <__i2b>
 8008814:	2300      	movs	r3, #0
 8008816:	f8c8 0008 	str.w	r0, [r8, #8]
 800881a:	4604      	mov	r4, r0
 800881c:	6003      	str	r3, [r0, #0]
 800881e:	f04f 0900 	mov.w	r9, #0
 8008822:	07eb      	lsls	r3, r5, #31
 8008824:	d50a      	bpl.n	800883c <__pow5mult+0x84>
 8008826:	4631      	mov	r1, r6
 8008828:	4622      	mov	r2, r4
 800882a:	4638      	mov	r0, r7
 800882c:	f7ff ff1a 	bl	8008664 <__multiply>
 8008830:	4631      	mov	r1, r6
 8008832:	4680      	mov	r8, r0
 8008834:	4638      	mov	r0, r7
 8008836:	f7ff fe4b 	bl	80084d0 <_Bfree>
 800883a:	4646      	mov	r6, r8
 800883c:	106d      	asrs	r5, r5, #1
 800883e:	d00b      	beq.n	8008858 <__pow5mult+0xa0>
 8008840:	6820      	ldr	r0, [r4, #0]
 8008842:	b938      	cbnz	r0, 8008854 <__pow5mult+0x9c>
 8008844:	4622      	mov	r2, r4
 8008846:	4621      	mov	r1, r4
 8008848:	4638      	mov	r0, r7
 800884a:	f7ff ff0b 	bl	8008664 <__multiply>
 800884e:	6020      	str	r0, [r4, #0]
 8008850:	f8c0 9000 	str.w	r9, [r0]
 8008854:	4604      	mov	r4, r0
 8008856:	e7e4      	b.n	8008822 <__pow5mult+0x6a>
 8008858:	4630      	mov	r0, r6
 800885a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800885e:	bf00      	nop
 8008860:	08009a60 	.word	0x08009a60
 8008864:	08009985 	.word	0x08009985
 8008868:	08009a05 	.word	0x08009a05

0800886c <__lshift>:
 800886c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008870:	460c      	mov	r4, r1
 8008872:	6849      	ldr	r1, [r1, #4]
 8008874:	6923      	ldr	r3, [r4, #16]
 8008876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800887a:	68a3      	ldr	r3, [r4, #8]
 800887c:	4607      	mov	r7, r0
 800887e:	4691      	mov	r9, r2
 8008880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008884:	f108 0601 	add.w	r6, r8, #1
 8008888:	42b3      	cmp	r3, r6
 800888a:	db0b      	blt.n	80088a4 <__lshift+0x38>
 800888c:	4638      	mov	r0, r7
 800888e:	f7ff fddf 	bl	8008450 <_Balloc>
 8008892:	4605      	mov	r5, r0
 8008894:	b948      	cbnz	r0, 80088aa <__lshift+0x3e>
 8008896:	4602      	mov	r2, r0
 8008898:	4b28      	ldr	r3, [pc, #160]	@ (800893c <__lshift+0xd0>)
 800889a:	4829      	ldr	r0, [pc, #164]	@ (8008940 <__lshift+0xd4>)
 800889c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80088a0:	f000 fd4c 	bl	800933c <__assert_func>
 80088a4:	3101      	adds	r1, #1
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	e7ee      	b.n	8008888 <__lshift+0x1c>
 80088aa:	2300      	movs	r3, #0
 80088ac:	f100 0114 	add.w	r1, r0, #20
 80088b0:	f100 0210 	add.w	r2, r0, #16
 80088b4:	4618      	mov	r0, r3
 80088b6:	4553      	cmp	r3, sl
 80088b8:	db33      	blt.n	8008922 <__lshift+0xb6>
 80088ba:	6920      	ldr	r0, [r4, #16]
 80088bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088c0:	f104 0314 	add.w	r3, r4, #20
 80088c4:	f019 091f 	ands.w	r9, r9, #31
 80088c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088d0:	d02b      	beq.n	800892a <__lshift+0xbe>
 80088d2:	f1c9 0e20 	rsb	lr, r9, #32
 80088d6:	468a      	mov	sl, r1
 80088d8:	2200      	movs	r2, #0
 80088da:	6818      	ldr	r0, [r3, #0]
 80088dc:	fa00 f009 	lsl.w	r0, r0, r9
 80088e0:	4310      	orrs	r0, r2
 80088e2:	f84a 0b04 	str.w	r0, [sl], #4
 80088e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ea:	459c      	cmp	ip, r3
 80088ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80088f0:	d8f3      	bhi.n	80088da <__lshift+0x6e>
 80088f2:	ebac 0304 	sub.w	r3, ip, r4
 80088f6:	3b15      	subs	r3, #21
 80088f8:	f023 0303 	bic.w	r3, r3, #3
 80088fc:	3304      	adds	r3, #4
 80088fe:	f104 0015 	add.w	r0, r4, #21
 8008902:	4584      	cmp	ip, r0
 8008904:	bf38      	it	cc
 8008906:	2304      	movcc	r3, #4
 8008908:	50ca      	str	r2, [r1, r3]
 800890a:	b10a      	cbz	r2, 8008910 <__lshift+0xa4>
 800890c:	f108 0602 	add.w	r6, r8, #2
 8008910:	3e01      	subs	r6, #1
 8008912:	4638      	mov	r0, r7
 8008914:	612e      	str	r6, [r5, #16]
 8008916:	4621      	mov	r1, r4
 8008918:	f7ff fdda 	bl	80084d0 <_Bfree>
 800891c:	4628      	mov	r0, r5
 800891e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008922:	f842 0f04 	str.w	r0, [r2, #4]!
 8008926:	3301      	adds	r3, #1
 8008928:	e7c5      	b.n	80088b6 <__lshift+0x4a>
 800892a:	3904      	subs	r1, #4
 800892c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008930:	f841 2f04 	str.w	r2, [r1, #4]!
 8008934:	459c      	cmp	ip, r3
 8008936:	d8f9      	bhi.n	800892c <__lshift+0xc0>
 8008938:	e7ea      	b.n	8008910 <__lshift+0xa4>
 800893a:	bf00      	nop
 800893c:	080099f4 	.word	0x080099f4
 8008940:	08009a05 	.word	0x08009a05

08008944 <__mcmp>:
 8008944:	690a      	ldr	r2, [r1, #16]
 8008946:	4603      	mov	r3, r0
 8008948:	6900      	ldr	r0, [r0, #16]
 800894a:	1a80      	subs	r0, r0, r2
 800894c:	b530      	push	{r4, r5, lr}
 800894e:	d10e      	bne.n	800896e <__mcmp+0x2a>
 8008950:	3314      	adds	r3, #20
 8008952:	3114      	adds	r1, #20
 8008954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800895c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008964:	4295      	cmp	r5, r2
 8008966:	d003      	beq.n	8008970 <__mcmp+0x2c>
 8008968:	d205      	bcs.n	8008976 <__mcmp+0x32>
 800896a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800896e:	bd30      	pop	{r4, r5, pc}
 8008970:	42a3      	cmp	r3, r4
 8008972:	d3f3      	bcc.n	800895c <__mcmp+0x18>
 8008974:	e7fb      	b.n	800896e <__mcmp+0x2a>
 8008976:	2001      	movs	r0, #1
 8008978:	e7f9      	b.n	800896e <__mcmp+0x2a>
	...

0800897c <__mdiff>:
 800897c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	4689      	mov	r9, r1
 8008982:	4606      	mov	r6, r0
 8008984:	4611      	mov	r1, r2
 8008986:	4648      	mov	r0, r9
 8008988:	4614      	mov	r4, r2
 800898a:	f7ff ffdb 	bl	8008944 <__mcmp>
 800898e:	1e05      	subs	r5, r0, #0
 8008990:	d112      	bne.n	80089b8 <__mdiff+0x3c>
 8008992:	4629      	mov	r1, r5
 8008994:	4630      	mov	r0, r6
 8008996:	f7ff fd5b 	bl	8008450 <_Balloc>
 800899a:	4602      	mov	r2, r0
 800899c:	b928      	cbnz	r0, 80089aa <__mdiff+0x2e>
 800899e:	4b3f      	ldr	r3, [pc, #252]	@ (8008a9c <__mdiff+0x120>)
 80089a0:	f240 2137 	movw	r1, #567	@ 0x237
 80089a4:	483e      	ldr	r0, [pc, #248]	@ (8008aa0 <__mdiff+0x124>)
 80089a6:	f000 fcc9 	bl	800933c <__assert_func>
 80089aa:	2301      	movs	r3, #1
 80089ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089b0:	4610      	mov	r0, r2
 80089b2:	b003      	add	sp, #12
 80089b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b8:	bfbc      	itt	lt
 80089ba:	464b      	movlt	r3, r9
 80089bc:	46a1      	movlt	r9, r4
 80089be:	4630      	mov	r0, r6
 80089c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80089c4:	bfba      	itte	lt
 80089c6:	461c      	movlt	r4, r3
 80089c8:	2501      	movlt	r5, #1
 80089ca:	2500      	movge	r5, #0
 80089cc:	f7ff fd40 	bl	8008450 <_Balloc>
 80089d0:	4602      	mov	r2, r0
 80089d2:	b918      	cbnz	r0, 80089dc <__mdiff+0x60>
 80089d4:	4b31      	ldr	r3, [pc, #196]	@ (8008a9c <__mdiff+0x120>)
 80089d6:	f240 2145 	movw	r1, #581	@ 0x245
 80089da:	e7e3      	b.n	80089a4 <__mdiff+0x28>
 80089dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80089e0:	6926      	ldr	r6, [r4, #16]
 80089e2:	60c5      	str	r5, [r0, #12]
 80089e4:	f109 0310 	add.w	r3, r9, #16
 80089e8:	f109 0514 	add.w	r5, r9, #20
 80089ec:	f104 0e14 	add.w	lr, r4, #20
 80089f0:	f100 0b14 	add.w	fp, r0, #20
 80089f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80089f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80089fc:	9301      	str	r3, [sp, #4]
 80089fe:	46d9      	mov	r9, fp
 8008a00:	f04f 0c00 	mov.w	ip, #0
 8008a04:	9b01      	ldr	r3, [sp, #4]
 8008a06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008a0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008a0e:	9301      	str	r3, [sp, #4]
 8008a10:	fa1f f38a 	uxth.w	r3, sl
 8008a14:	4619      	mov	r1, r3
 8008a16:	b283      	uxth	r3, r0
 8008a18:	1acb      	subs	r3, r1, r3
 8008a1a:	0c00      	lsrs	r0, r0, #16
 8008a1c:	4463      	add	r3, ip
 8008a1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a2c:	4576      	cmp	r6, lr
 8008a2e:	f849 3b04 	str.w	r3, [r9], #4
 8008a32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a36:	d8e5      	bhi.n	8008a04 <__mdiff+0x88>
 8008a38:	1b33      	subs	r3, r6, r4
 8008a3a:	3b15      	subs	r3, #21
 8008a3c:	f023 0303 	bic.w	r3, r3, #3
 8008a40:	3415      	adds	r4, #21
 8008a42:	3304      	adds	r3, #4
 8008a44:	42a6      	cmp	r6, r4
 8008a46:	bf38      	it	cc
 8008a48:	2304      	movcc	r3, #4
 8008a4a:	441d      	add	r5, r3
 8008a4c:	445b      	add	r3, fp
 8008a4e:	461e      	mov	r6, r3
 8008a50:	462c      	mov	r4, r5
 8008a52:	4544      	cmp	r4, r8
 8008a54:	d30e      	bcc.n	8008a74 <__mdiff+0xf8>
 8008a56:	f108 0103 	add.w	r1, r8, #3
 8008a5a:	1b49      	subs	r1, r1, r5
 8008a5c:	f021 0103 	bic.w	r1, r1, #3
 8008a60:	3d03      	subs	r5, #3
 8008a62:	45a8      	cmp	r8, r5
 8008a64:	bf38      	it	cc
 8008a66:	2100      	movcc	r1, #0
 8008a68:	440b      	add	r3, r1
 8008a6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a6e:	b191      	cbz	r1, 8008a96 <__mdiff+0x11a>
 8008a70:	6117      	str	r7, [r2, #16]
 8008a72:	e79d      	b.n	80089b0 <__mdiff+0x34>
 8008a74:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a78:	46e6      	mov	lr, ip
 8008a7a:	0c08      	lsrs	r0, r1, #16
 8008a7c:	fa1c fc81 	uxtah	ip, ip, r1
 8008a80:	4471      	add	r1, lr
 8008a82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a86:	b289      	uxth	r1, r1
 8008a88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a8c:	f846 1b04 	str.w	r1, [r6], #4
 8008a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a94:	e7dd      	b.n	8008a52 <__mdiff+0xd6>
 8008a96:	3f01      	subs	r7, #1
 8008a98:	e7e7      	b.n	8008a6a <__mdiff+0xee>
 8008a9a:	bf00      	nop
 8008a9c:	080099f4 	.word	0x080099f4
 8008aa0:	08009a05 	.word	0x08009a05

08008aa4 <__d2b>:
 8008aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008aa8:	460f      	mov	r7, r1
 8008aaa:	2101      	movs	r1, #1
 8008aac:	ec59 8b10 	vmov	r8, r9, d0
 8008ab0:	4616      	mov	r6, r2
 8008ab2:	f7ff fccd 	bl	8008450 <_Balloc>
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	b930      	cbnz	r0, 8008ac8 <__d2b+0x24>
 8008aba:	4602      	mov	r2, r0
 8008abc:	4b23      	ldr	r3, [pc, #140]	@ (8008b4c <__d2b+0xa8>)
 8008abe:	4824      	ldr	r0, [pc, #144]	@ (8008b50 <__d2b+0xac>)
 8008ac0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ac4:	f000 fc3a 	bl	800933c <__assert_func>
 8008ac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ad0:	b10d      	cbz	r5, 8008ad6 <__d2b+0x32>
 8008ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ad6:	9301      	str	r3, [sp, #4]
 8008ad8:	f1b8 0300 	subs.w	r3, r8, #0
 8008adc:	d023      	beq.n	8008b26 <__d2b+0x82>
 8008ade:	4668      	mov	r0, sp
 8008ae0:	9300      	str	r3, [sp, #0]
 8008ae2:	f7ff fd7c 	bl	80085de <__lo0bits>
 8008ae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008aea:	b1d0      	cbz	r0, 8008b22 <__d2b+0x7e>
 8008aec:	f1c0 0320 	rsb	r3, r0, #32
 8008af0:	fa02 f303 	lsl.w	r3, r2, r3
 8008af4:	430b      	orrs	r3, r1
 8008af6:	40c2      	lsrs	r2, r0
 8008af8:	6163      	str	r3, [r4, #20]
 8008afa:	9201      	str	r2, [sp, #4]
 8008afc:	9b01      	ldr	r3, [sp, #4]
 8008afe:	61a3      	str	r3, [r4, #24]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	bf0c      	ite	eq
 8008b04:	2201      	moveq	r2, #1
 8008b06:	2202      	movne	r2, #2
 8008b08:	6122      	str	r2, [r4, #16]
 8008b0a:	b1a5      	cbz	r5, 8008b36 <__d2b+0x92>
 8008b0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b10:	4405      	add	r5, r0
 8008b12:	603d      	str	r5, [r7, #0]
 8008b14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b18:	6030      	str	r0, [r6, #0]
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	b003      	add	sp, #12
 8008b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b22:	6161      	str	r1, [r4, #20]
 8008b24:	e7ea      	b.n	8008afc <__d2b+0x58>
 8008b26:	a801      	add	r0, sp, #4
 8008b28:	f7ff fd59 	bl	80085de <__lo0bits>
 8008b2c:	9b01      	ldr	r3, [sp, #4]
 8008b2e:	6163      	str	r3, [r4, #20]
 8008b30:	3020      	adds	r0, #32
 8008b32:	2201      	movs	r2, #1
 8008b34:	e7e8      	b.n	8008b08 <__d2b+0x64>
 8008b36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b3e:	6038      	str	r0, [r7, #0]
 8008b40:	6918      	ldr	r0, [r3, #16]
 8008b42:	f7ff fd2d 	bl	80085a0 <__hi0bits>
 8008b46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b4a:	e7e5      	b.n	8008b18 <__d2b+0x74>
 8008b4c:	080099f4 	.word	0x080099f4
 8008b50:	08009a05 	.word	0x08009a05

08008b54 <__ssputs_r>:
 8008b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b58:	688e      	ldr	r6, [r1, #8]
 8008b5a:	461f      	mov	r7, r3
 8008b5c:	42be      	cmp	r6, r7
 8008b5e:	680b      	ldr	r3, [r1, #0]
 8008b60:	4682      	mov	sl, r0
 8008b62:	460c      	mov	r4, r1
 8008b64:	4690      	mov	r8, r2
 8008b66:	d82d      	bhi.n	8008bc4 <__ssputs_r+0x70>
 8008b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b70:	d026      	beq.n	8008bc0 <__ssputs_r+0x6c>
 8008b72:	6965      	ldr	r5, [r4, #20]
 8008b74:	6909      	ldr	r1, [r1, #16]
 8008b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b7a:	eba3 0901 	sub.w	r9, r3, r1
 8008b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b82:	1c7b      	adds	r3, r7, #1
 8008b84:	444b      	add	r3, r9
 8008b86:	106d      	asrs	r5, r5, #1
 8008b88:	429d      	cmp	r5, r3
 8008b8a:	bf38      	it	cc
 8008b8c:	461d      	movcc	r5, r3
 8008b8e:	0553      	lsls	r3, r2, #21
 8008b90:	d527      	bpl.n	8008be2 <__ssputs_r+0x8e>
 8008b92:	4629      	mov	r1, r5
 8008b94:	f7ff fbd0 	bl	8008338 <_malloc_r>
 8008b98:	4606      	mov	r6, r0
 8008b9a:	b360      	cbz	r0, 8008bf6 <__ssputs_r+0xa2>
 8008b9c:	6921      	ldr	r1, [r4, #16]
 8008b9e:	464a      	mov	r2, r9
 8008ba0:	f7fe fcfb 	bl	800759a <memcpy>
 8008ba4:	89a3      	ldrh	r3, [r4, #12]
 8008ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bae:	81a3      	strh	r3, [r4, #12]
 8008bb0:	6126      	str	r6, [r4, #16]
 8008bb2:	6165      	str	r5, [r4, #20]
 8008bb4:	444e      	add	r6, r9
 8008bb6:	eba5 0509 	sub.w	r5, r5, r9
 8008bba:	6026      	str	r6, [r4, #0]
 8008bbc:	60a5      	str	r5, [r4, #8]
 8008bbe:	463e      	mov	r6, r7
 8008bc0:	42be      	cmp	r6, r7
 8008bc2:	d900      	bls.n	8008bc6 <__ssputs_r+0x72>
 8008bc4:	463e      	mov	r6, r7
 8008bc6:	6820      	ldr	r0, [r4, #0]
 8008bc8:	4632      	mov	r2, r6
 8008bca:	4641      	mov	r1, r8
 8008bcc:	f000 fb6a 	bl	80092a4 <memmove>
 8008bd0:	68a3      	ldr	r3, [r4, #8]
 8008bd2:	1b9b      	subs	r3, r3, r6
 8008bd4:	60a3      	str	r3, [r4, #8]
 8008bd6:	6823      	ldr	r3, [r4, #0]
 8008bd8:	4433      	add	r3, r6
 8008bda:	6023      	str	r3, [r4, #0]
 8008bdc:	2000      	movs	r0, #0
 8008bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be2:	462a      	mov	r2, r5
 8008be4:	f000 fbee 	bl	80093c4 <_realloc_r>
 8008be8:	4606      	mov	r6, r0
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d1e0      	bne.n	8008bb0 <__ssputs_r+0x5c>
 8008bee:	6921      	ldr	r1, [r4, #16]
 8008bf0:	4650      	mov	r0, sl
 8008bf2:	f7ff fb2d 	bl	8008250 <_free_r>
 8008bf6:	230c      	movs	r3, #12
 8008bf8:	f8ca 3000 	str.w	r3, [sl]
 8008bfc:	89a3      	ldrh	r3, [r4, #12]
 8008bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c02:	81a3      	strh	r3, [r4, #12]
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c08:	e7e9      	b.n	8008bde <__ssputs_r+0x8a>
	...

08008c0c <_svfiprintf_r>:
 8008c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c10:	4698      	mov	r8, r3
 8008c12:	898b      	ldrh	r3, [r1, #12]
 8008c14:	061b      	lsls	r3, r3, #24
 8008c16:	b09d      	sub	sp, #116	@ 0x74
 8008c18:	4607      	mov	r7, r0
 8008c1a:	460d      	mov	r5, r1
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	d510      	bpl.n	8008c42 <_svfiprintf_r+0x36>
 8008c20:	690b      	ldr	r3, [r1, #16]
 8008c22:	b973      	cbnz	r3, 8008c42 <_svfiprintf_r+0x36>
 8008c24:	2140      	movs	r1, #64	@ 0x40
 8008c26:	f7ff fb87 	bl	8008338 <_malloc_r>
 8008c2a:	6028      	str	r0, [r5, #0]
 8008c2c:	6128      	str	r0, [r5, #16]
 8008c2e:	b930      	cbnz	r0, 8008c3e <_svfiprintf_r+0x32>
 8008c30:	230c      	movs	r3, #12
 8008c32:	603b      	str	r3, [r7, #0]
 8008c34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c38:	b01d      	add	sp, #116	@ 0x74
 8008c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c3e:	2340      	movs	r3, #64	@ 0x40
 8008c40:	616b      	str	r3, [r5, #20]
 8008c42:	2300      	movs	r3, #0
 8008c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c46:	2320      	movs	r3, #32
 8008c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c50:	2330      	movs	r3, #48	@ 0x30
 8008c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008df0 <_svfiprintf_r+0x1e4>
 8008c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c5a:	f04f 0901 	mov.w	r9, #1
 8008c5e:	4623      	mov	r3, r4
 8008c60:	469a      	mov	sl, r3
 8008c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c66:	b10a      	cbz	r2, 8008c6c <_svfiprintf_r+0x60>
 8008c68:	2a25      	cmp	r2, #37	@ 0x25
 8008c6a:	d1f9      	bne.n	8008c60 <_svfiprintf_r+0x54>
 8008c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8008c70:	d00b      	beq.n	8008c8a <_svfiprintf_r+0x7e>
 8008c72:	465b      	mov	r3, fp
 8008c74:	4622      	mov	r2, r4
 8008c76:	4629      	mov	r1, r5
 8008c78:	4638      	mov	r0, r7
 8008c7a:	f7ff ff6b 	bl	8008b54 <__ssputs_r>
 8008c7e:	3001      	adds	r0, #1
 8008c80:	f000 80a7 	beq.w	8008dd2 <_svfiprintf_r+0x1c6>
 8008c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c86:	445a      	add	r2, fp
 8008c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 809f 	beq.w	8008dd2 <_svfiprintf_r+0x1c6>
 8008c94:	2300      	movs	r3, #0
 8008c96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c9e:	f10a 0a01 	add.w	sl, sl, #1
 8008ca2:	9304      	str	r3, [sp, #16]
 8008ca4:	9307      	str	r3, [sp, #28]
 8008ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cac:	4654      	mov	r4, sl
 8008cae:	2205      	movs	r2, #5
 8008cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cb4:	484e      	ldr	r0, [pc, #312]	@ (8008df0 <_svfiprintf_r+0x1e4>)
 8008cb6:	f7f7 faab 	bl	8000210 <memchr>
 8008cba:	9a04      	ldr	r2, [sp, #16]
 8008cbc:	b9d8      	cbnz	r0, 8008cf6 <_svfiprintf_r+0xea>
 8008cbe:	06d0      	lsls	r0, r2, #27
 8008cc0:	bf44      	itt	mi
 8008cc2:	2320      	movmi	r3, #32
 8008cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cc8:	0711      	lsls	r1, r2, #28
 8008cca:	bf44      	itt	mi
 8008ccc:	232b      	movmi	r3, #43	@ 0x2b
 8008cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8008cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cd8:	d015      	beq.n	8008d06 <_svfiprintf_r+0xfa>
 8008cda:	9a07      	ldr	r2, [sp, #28]
 8008cdc:	4654      	mov	r4, sl
 8008cde:	2000      	movs	r0, #0
 8008ce0:	f04f 0c0a 	mov.w	ip, #10
 8008ce4:	4621      	mov	r1, r4
 8008ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cea:	3b30      	subs	r3, #48	@ 0x30
 8008cec:	2b09      	cmp	r3, #9
 8008cee:	d94b      	bls.n	8008d88 <_svfiprintf_r+0x17c>
 8008cf0:	b1b0      	cbz	r0, 8008d20 <_svfiprintf_r+0x114>
 8008cf2:	9207      	str	r2, [sp, #28]
 8008cf4:	e014      	b.n	8008d20 <_svfiprintf_r+0x114>
 8008cf6:	eba0 0308 	sub.w	r3, r0, r8
 8008cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	9304      	str	r3, [sp, #16]
 8008d02:	46a2      	mov	sl, r4
 8008d04:	e7d2      	b.n	8008cac <_svfiprintf_r+0xa0>
 8008d06:	9b03      	ldr	r3, [sp, #12]
 8008d08:	1d19      	adds	r1, r3, #4
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	9103      	str	r1, [sp, #12]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	bfbb      	ittet	lt
 8008d12:	425b      	neglt	r3, r3
 8008d14:	f042 0202 	orrlt.w	r2, r2, #2
 8008d18:	9307      	strge	r3, [sp, #28]
 8008d1a:	9307      	strlt	r3, [sp, #28]
 8008d1c:	bfb8      	it	lt
 8008d1e:	9204      	strlt	r2, [sp, #16]
 8008d20:	7823      	ldrb	r3, [r4, #0]
 8008d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d24:	d10a      	bne.n	8008d3c <_svfiprintf_r+0x130>
 8008d26:	7863      	ldrb	r3, [r4, #1]
 8008d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d2a:	d132      	bne.n	8008d92 <_svfiprintf_r+0x186>
 8008d2c:	9b03      	ldr	r3, [sp, #12]
 8008d2e:	1d1a      	adds	r2, r3, #4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	9203      	str	r2, [sp, #12]
 8008d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d38:	3402      	adds	r4, #2
 8008d3a:	9305      	str	r3, [sp, #20]
 8008d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e00 <_svfiprintf_r+0x1f4>
 8008d40:	7821      	ldrb	r1, [r4, #0]
 8008d42:	2203      	movs	r2, #3
 8008d44:	4650      	mov	r0, sl
 8008d46:	f7f7 fa63 	bl	8000210 <memchr>
 8008d4a:	b138      	cbz	r0, 8008d5c <_svfiprintf_r+0x150>
 8008d4c:	9b04      	ldr	r3, [sp, #16]
 8008d4e:	eba0 000a 	sub.w	r0, r0, sl
 8008d52:	2240      	movs	r2, #64	@ 0x40
 8008d54:	4082      	lsls	r2, r0
 8008d56:	4313      	orrs	r3, r2
 8008d58:	3401      	adds	r4, #1
 8008d5a:	9304      	str	r3, [sp, #16]
 8008d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d60:	4824      	ldr	r0, [pc, #144]	@ (8008df4 <_svfiprintf_r+0x1e8>)
 8008d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d66:	2206      	movs	r2, #6
 8008d68:	f7f7 fa52 	bl	8000210 <memchr>
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d036      	beq.n	8008dde <_svfiprintf_r+0x1d2>
 8008d70:	4b21      	ldr	r3, [pc, #132]	@ (8008df8 <_svfiprintf_r+0x1ec>)
 8008d72:	bb1b      	cbnz	r3, 8008dbc <_svfiprintf_r+0x1b0>
 8008d74:	9b03      	ldr	r3, [sp, #12]
 8008d76:	3307      	adds	r3, #7
 8008d78:	f023 0307 	bic.w	r3, r3, #7
 8008d7c:	3308      	adds	r3, #8
 8008d7e:	9303      	str	r3, [sp, #12]
 8008d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d82:	4433      	add	r3, r6
 8008d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d86:	e76a      	b.n	8008c5e <_svfiprintf_r+0x52>
 8008d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	2001      	movs	r0, #1
 8008d90:	e7a8      	b.n	8008ce4 <_svfiprintf_r+0xd8>
 8008d92:	2300      	movs	r3, #0
 8008d94:	3401      	adds	r4, #1
 8008d96:	9305      	str	r3, [sp, #20]
 8008d98:	4619      	mov	r1, r3
 8008d9a:	f04f 0c0a 	mov.w	ip, #10
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008da4:	3a30      	subs	r2, #48	@ 0x30
 8008da6:	2a09      	cmp	r2, #9
 8008da8:	d903      	bls.n	8008db2 <_svfiprintf_r+0x1a6>
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d0c6      	beq.n	8008d3c <_svfiprintf_r+0x130>
 8008dae:	9105      	str	r1, [sp, #20]
 8008db0:	e7c4      	b.n	8008d3c <_svfiprintf_r+0x130>
 8008db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008db6:	4604      	mov	r4, r0
 8008db8:	2301      	movs	r3, #1
 8008dba:	e7f0      	b.n	8008d9e <_svfiprintf_r+0x192>
 8008dbc:	ab03      	add	r3, sp, #12
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	462a      	mov	r2, r5
 8008dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8008dfc <_svfiprintf_r+0x1f0>)
 8008dc4:	a904      	add	r1, sp, #16
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	f7fd fd86 	bl	80068d8 <_printf_float>
 8008dcc:	1c42      	adds	r2, r0, #1
 8008dce:	4606      	mov	r6, r0
 8008dd0:	d1d6      	bne.n	8008d80 <_svfiprintf_r+0x174>
 8008dd2:	89ab      	ldrh	r3, [r5, #12]
 8008dd4:	065b      	lsls	r3, r3, #25
 8008dd6:	f53f af2d 	bmi.w	8008c34 <_svfiprintf_r+0x28>
 8008dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ddc:	e72c      	b.n	8008c38 <_svfiprintf_r+0x2c>
 8008dde:	ab03      	add	r3, sp, #12
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	462a      	mov	r2, r5
 8008de4:	4b05      	ldr	r3, [pc, #20]	@ (8008dfc <_svfiprintf_r+0x1f0>)
 8008de6:	a904      	add	r1, sp, #16
 8008de8:	4638      	mov	r0, r7
 8008dea:	f7fe f80d 	bl	8006e08 <_printf_i>
 8008dee:	e7ed      	b.n	8008dcc <_svfiprintf_r+0x1c0>
 8008df0:	08009b60 	.word	0x08009b60
 8008df4:	08009b6a 	.word	0x08009b6a
 8008df8:	080068d9 	.word	0x080068d9
 8008dfc:	08008b55 	.word	0x08008b55
 8008e00:	08009b66 	.word	0x08009b66

08008e04 <__sfputc_r>:
 8008e04:	6893      	ldr	r3, [r2, #8]
 8008e06:	3b01      	subs	r3, #1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	b410      	push	{r4}
 8008e0c:	6093      	str	r3, [r2, #8]
 8008e0e:	da08      	bge.n	8008e22 <__sfputc_r+0x1e>
 8008e10:	6994      	ldr	r4, [r2, #24]
 8008e12:	42a3      	cmp	r3, r4
 8008e14:	db01      	blt.n	8008e1a <__sfputc_r+0x16>
 8008e16:	290a      	cmp	r1, #10
 8008e18:	d103      	bne.n	8008e22 <__sfputc_r+0x1e>
 8008e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e1e:	f7fe baa8 	b.w	8007372 <__swbuf_r>
 8008e22:	6813      	ldr	r3, [r2, #0]
 8008e24:	1c58      	adds	r0, r3, #1
 8008e26:	6010      	str	r0, [r2, #0]
 8008e28:	7019      	strb	r1, [r3, #0]
 8008e2a:	4608      	mov	r0, r1
 8008e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <__sfputs_r>:
 8008e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e34:	4606      	mov	r6, r0
 8008e36:	460f      	mov	r7, r1
 8008e38:	4614      	mov	r4, r2
 8008e3a:	18d5      	adds	r5, r2, r3
 8008e3c:	42ac      	cmp	r4, r5
 8008e3e:	d101      	bne.n	8008e44 <__sfputs_r+0x12>
 8008e40:	2000      	movs	r0, #0
 8008e42:	e007      	b.n	8008e54 <__sfputs_r+0x22>
 8008e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e48:	463a      	mov	r2, r7
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	f7ff ffda 	bl	8008e04 <__sfputc_r>
 8008e50:	1c43      	adds	r3, r0, #1
 8008e52:	d1f3      	bne.n	8008e3c <__sfputs_r+0xa>
 8008e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e58 <_vfiprintf_r>:
 8008e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5c:	460d      	mov	r5, r1
 8008e5e:	b09d      	sub	sp, #116	@ 0x74
 8008e60:	4614      	mov	r4, r2
 8008e62:	4698      	mov	r8, r3
 8008e64:	4606      	mov	r6, r0
 8008e66:	b118      	cbz	r0, 8008e70 <_vfiprintf_r+0x18>
 8008e68:	6a03      	ldr	r3, [r0, #32]
 8008e6a:	b90b      	cbnz	r3, 8008e70 <_vfiprintf_r+0x18>
 8008e6c:	f7fe f978 	bl	8007160 <__sinit>
 8008e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e72:	07d9      	lsls	r1, r3, #31
 8008e74:	d405      	bmi.n	8008e82 <_vfiprintf_r+0x2a>
 8008e76:	89ab      	ldrh	r3, [r5, #12]
 8008e78:	059a      	lsls	r2, r3, #22
 8008e7a:	d402      	bmi.n	8008e82 <_vfiprintf_r+0x2a>
 8008e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e7e:	f7fe fb8a 	bl	8007596 <__retarget_lock_acquire_recursive>
 8008e82:	89ab      	ldrh	r3, [r5, #12]
 8008e84:	071b      	lsls	r3, r3, #28
 8008e86:	d501      	bpl.n	8008e8c <_vfiprintf_r+0x34>
 8008e88:	692b      	ldr	r3, [r5, #16]
 8008e8a:	b99b      	cbnz	r3, 8008eb4 <_vfiprintf_r+0x5c>
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f7fe faae 	bl	80073f0 <__swsetup_r>
 8008e94:	b170      	cbz	r0, 8008eb4 <_vfiprintf_r+0x5c>
 8008e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e98:	07dc      	lsls	r4, r3, #31
 8008e9a:	d504      	bpl.n	8008ea6 <_vfiprintf_r+0x4e>
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ea0:	b01d      	add	sp, #116	@ 0x74
 8008ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea6:	89ab      	ldrh	r3, [r5, #12]
 8008ea8:	0598      	lsls	r0, r3, #22
 8008eaa:	d4f7      	bmi.n	8008e9c <_vfiprintf_r+0x44>
 8008eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eae:	f7fe fb73 	bl	8007598 <__retarget_lock_release_recursive>
 8008eb2:	e7f3      	b.n	8008e9c <_vfiprintf_r+0x44>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eb8:	2320      	movs	r3, #32
 8008eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ebe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ec2:	2330      	movs	r3, #48	@ 0x30
 8008ec4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009074 <_vfiprintf_r+0x21c>
 8008ec8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ecc:	f04f 0901 	mov.w	r9, #1
 8008ed0:	4623      	mov	r3, r4
 8008ed2:	469a      	mov	sl, r3
 8008ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed8:	b10a      	cbz	r2, 8008ede <_vfiprintf_r+0x86>
 8008eda:	2a25      	cmp	r2, #37	@ 0x25
 8008edc:	d1f9      	bne.n	8008ed2 <_vfiprintf_r+0x7a>
 8008ede:	ebba 0b04 	subs.w	fp, sl, r4
 8008ee2:	d00b      	beq.n	8008efc <_vfiprintf_r+0xa4>
 8008ee4:	465b      	mov	r3, fp
 8008ee6:	4622      	mov	r2, r4
 8008ee8:	4629      	mov	r1, r5
 8008eea:	4630      	mov	r0, r6
 8008eec:	f7ff ffa1 	bl	8008e32 <__sfputs_r>
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	f000 80a7 	beq.w	8009044 <_vfiprintf_r+0x1ec>
 8008ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ef8:	445a      	add	r2, fp
 8008efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8008efc:	f89a 3000 	ldrb.w	r3, [sl]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 809f 	beq.w	8009044 <_vfiprintf_r+0x1ec>
 8008f06:	2300      	movs	r3, #0
 8008f08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f10:	f10a 0a01 	add.w	sl, sl, #1
 8008f14:	9304      	str	r3, [sp, #16]
 8008f16:	9307      	str	r3, [sp, #28]
 8008f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f1e:	4654      	mov	r4, sl
 8008f20:	2205      	movs	r2, #5
 8008f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f26:	4853      	ldr	r0, [pc, #332]	@ (8009074 <_vfiprintf_r+0x21c>)
 8008f28:	f7f7 f972 	bl	8000210 <memchr>
 8008f2c:	9a04      	ldr	r2, [sp, #16]
 8008f2e:	b9d8      	cbnz	r0, 8008f68 <_vfiprintf_r+0x110>
 8008f30:	06d1      	lsls	r1, r2, #27
 8008f32:	bf44      	itt	mi
 8008f34:	2320      	movmi	r3, #32
 8008f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f3a:	0713      	lsls	r3, r2, #28
 8008f3c:	bf44      	itt	mi
 8008f3e:	232b      	movmi	r3, #43	@ 0x2b
 8008f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f44:	f89a 3000 	ldrb.w	r3, [sl]
 8008f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f4a:	d015      	beq.n	8008f78 <_vfiprintf_r+0x120>
 8008f4c:	9a07      	ldr	r2, [sp, #28]
 8008f4e:	4654      	mov	r4, sl
 8008f50:	2000      	movs	r0, #0
 8008f52:	f04f 0c0a 	mov.w	ip, #10
 8008f56:	4621      	mov	r1, r4
 8008f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f5c:	3b30      	subs	r3, #48	@ 0x30
 8008f5e:	2b09      	cmp	r3, #9
 8008f60:	d94b      	bls.n	8008ffa <_vfiprintf_r+0x1a2>
 8008f62:	b1b0      	cbz	r0, 8008f92 <_vfiprintf_r+0x13a>
 8008f64:	9207      	str	r2, [sp, #28]
 8008f66:	e014      	b.n	8008f92 <_vfiprintf_r+0x13a>
 8008f68:	eba0 0308 	sub.w	r3, r0, r8
 8008f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008f70:	4313      	orrs	r3, r2
 8008f72:	9304      	str	r3, [sp, #16]
 8008f74:	46a2      	mov	sl, r4
 8008f76:	e7d2      	b.n	8008f1e <_vfiprintf_r+0xc6>
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	1d19      	adds	r1, r3, #4
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	9103      	str	r1, [sp, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	bfbb      	ittet	lt
 8008f84:	425b      	neglt	r3, r3
 8008f86:	f042 0202 	orrlt.w	r2, r2, #2
 8008f8a:	9307      	strge	r3, [sp, #28]
 8008f8c:	9307      	strlt	r3, [sp, #28]
 8008f8e:	bfb8      	it	lt
 8008f90:	9204      	strlt	r2, [sp, #16]
 8008f92:	7823      	ldrb	r3, [r4, #0]
 8008f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f96:	d10a      	bne.n	8008fae <_vfiprintf_r+0x156>
 8008f98:	7863      	ldrb	r3, [r4, #1]
 8008f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f9c:	d132      	bne.n	8009004 <_vfiprintf_r+0x1ac>
 8008f9e:	9b03      	ldr	r3, [sp, #12]
 8008fa0:	1d1a      	adds	r2, r3, #4
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	9203      	str	r2, [sp, #12]
 8008fa6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008faa:	3402      	adds	r4, #2
 8008fac:	9305      	str	r3, [sp, #20]
 8008fae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009084 <_vfiprintf_r+0x22c>
 8008fb2:	7821      	ldrb	r1, [r4, #0]
 8008fb4:	2203      	movs	r2, #3
 8008fb6:	4650      	mov	r0, sl
 8008fb8:	f7f7 f92a 	bl	8000210 <memchr>
 8008fbc:	b138      	cbz	r0, 8008fce <_vfiprintf_r+0x176>
 8008fbe:	9b04      	ldr	r3, [sp, #16]
 8008fc0:	eba0 000a 	sub.w	r0, r0, sl
 8008fc4:	2240      	movs	r2, #64	@ 0x40
 8008fc6:	4082      	lsls	r2, r0
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	3401      	adds	r4, #1
 8008fcc:	9304      	str	r3, [sp, #16]
 8008fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd2:	4829      	ldr	r0, [pc, #164]	@ (8009078 <_vfiprintf_r+0x220>)
 8008fd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fd8:	2206      	movs	r2, #6
 8008fda:	f7f7 f919 	bl	8000210 <memchr>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d03f      	beq.n	8009062 <_vfiprintf_r+0x20a>
 8008fe2:	4b26      	ldr	r3, [pc, #152]	@ (800907c <_vfiprintf_r+0x224>)
 8008fe4:	bb1b      	cbnz	r3, 800902e <_vfiprintf_r+0x1d6>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	3307      	adds	r3, #7
 8008fea:	f023 0307 	bic.w	r3, r3, #7
 8008fee:	3308      	adds	r3, #8
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff4:	443b      	add	r3, r7
 8008ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ff8:	e76a      	b.n	8008ed0 <_vfiprintf_r+0x78>
 8008ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ffe:	460c      	mov	r4, r1
 8009000:	2001      	movs	r0, #1
 8009002:	e7a8      	b.n	8008f56 <_vfiprintf_r+0xfe>
 8009004:	2300      	movs	r3, #0
 8009006:	3401      	adds	r4, #1
 8009008:	9305      	str	r3, [sp, #20]
 800900a:	4619      	mov	r1, r3
 800900c:	f04f 0c0a 	mov.w	ip, #10
 8009010:	4620      	mov	r0, r4
 8009012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009016:	3a30      	subs	r2, #48	@ 0x30
 8009018:	2a09      	cmp	r2, #9
 800901a:	d903      	bls.n	8009024 <_vfiprintf_r+0x1cc>
 800901c:	2b00      	cmp	r3, #0
 800901e:	d0c6      	beq.n	8008fae <_vfiprintf_r+0x156>
 8009020:	9105      	str	r1, [sp, #20]
 8009022:	e7c4      	b.n	8008fae <_vfiprintf_r+0x156>
 8009024:	fb0c 2101 	mla	r1, ip, r1, r2
 8009028:	4604      	mov	r4, r0
 800902a:	2301      	movs	r3, #1
 800902c:	e7f0      	b.n	8009010 <_vfiprintf_r+0x1b8>
 800902e:	ab03      	add	r3, sp, #12
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	462a      	mov	r2, r5
 8009034:	4b12      	ldr	r3, [pc, #72]	@ (8009080 <_vfiprintf_r+0x228>)
 8009036:	a904      	add	r1, sp, #16
 8009038:	4630      	mov	r0, r6
 800903a:	f7fd fc4d 	bl	80068d8 <_printf_float>
 800903e:	4607      	mov	r7, r0
 8009040:	1c78      	adds	r0, r7, #1
 8009042:	d1d6      	bne.n	8008ff2 <_vfiprintf_r+0x19a>
 8009044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009046:	07d9      	lsls	r1, r3, #31
 8009048:	d405      	bmi.n	8009056 <_vfiprintf_r+0x1fe>
 800904a:	89ab      	ldrh	r3, [r5, #12]
 800904c:	059a      	lsls	r2, r3, #22
 800904e:	d402      	bmi.n	8009056 <_vfiprintf_r+0x1fe>
 8009050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009052:	f7fe faa1 	bl	8007598 <__retarget_lock_release_recursive>
 8009056:	89ab      	ldrh	r3, [r5, #12]
 8009058:	065b      	lsls	r3, r3, #25
 800905a:	f53f af1f 	bmi.w	8008e9c <_vfiprintf_r+0x44>
 800905e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009060:	e71e      	b.n	8008ea0 <_vfiprintf_r+0x48>
 8009062:	ab03      	add	r3, sp, #12
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	462a      	mov	r2, r5
 8009068:	4b05      	ldr	r3, [pc, #20]	@ (8009080 <_vfiprintf_r+0x228>)
 800906a:	a904      	add	r1, sp, #16
 800906c:	4630      	mov	r0, r6
 800906e:	f7fd fecb 	bl	8006e08 <_printf_i>
 8009072:	e7e4      	b.n	800903e <_vfiprintf_r+0x1e6>
 8009074:	08009b60 	.word	0x08009b60
 8009078:	08009b6a 	.word	0x08009b6a
 800907c:	080068d9 	.word	0x080068d9
 8009080:	08008e33 	.word	0x08008e33
 8009084:	08009b66 	.word	0x08009b66

08009088 <__sflush_r>:
 8009088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800908c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	0716      	lsls	r6, r2, #28
 8009092:	4605      	mov	r5, r0
 8009094:	460c      	mov	r4, r1
 8009096:	d454      	bmi.n	8009142 <__sflush_r+0xba>
 8009098:	684b      	ldr	r3, [r1, #4]
 800909a:	2b00      	cmp	r3, #0
 800909c:	dc02      	bgt.n	80090a4 <__sflush_r+0x1c>
 800909e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	dd48      	ble.n	8009136 <__sflush_r+0xae>
 80090a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090a6:	2e00      	cmp	r6, #0
 80090a8:	d045      	beq.n	8009136 <__sflush_r+0xae>
 80090aa:	2300      	movs	r3, #0
 80090ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090b0:	682f      	ldr	r7, [r5, #0]
 80090b2:	6a21      	ldr	r1, [r4, #32]
 80090b4:	602b      	str	r3, [r5, #0]
 80090b6:	d030      	beq.n	800911a <__sflush_r+0x92>
 80090b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	0759      	lsls	r1, r3, #29
 80090be:	d505      	bpl.n	80090cc <__sflush_r+0x44>
 80090c0:	6863      	ldr	r3, [r4, #4]
 80090c2:	1ad2      	subs	r2, r2, r3
 80090c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090c6:	b10b      	cbz	r3, 80090cc <__sflush_r+0x44>
 80090c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090ca:	1ad2      	subs	r2, r2, r3
 80090cc:	2300      	movs	r3, #0
 80090ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090d0:	6a21      	ldr	r1, [r4, #32]
 80090d2:	4628      	mov	r0, r5
 80090d4:	47b0      	blx	r6
 80090d6:	1c43      	adds	r3, r0, #1
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	d106      	bne.n	80090ea <__sflush_r+0x62>
 80090dc:	6829      	ldr	r1, [r5, #0]
 80090de:	291d      	cmp	r1, #29
 80090e0:	d82b      	bhi.n	800913a <__sflush_r+0xb2>
 80090e2:	4a2a      	ldr	r2, [pc, #168]	@ (800918c <__sflush_r+0x104>)
 80090e4:	410a      	asrs	r2, r1
 80090e6:	07d6      	lsls	r6, r2, #31
 80090e8:	d427      	bmi.n	800913a <__sflush_r+0xb2>
 80090ea:	2200      	movs	r2, #0
 80090ec:	6062      	str	r2, [r4, #4]
 80090ee:	04d9      	lsls	r1, r3, #19
 80090f0:	6922      	ldr	r2, [r4, #16]
 80090f2:	6022      	str	r2, [r4, #0]
 80090f4:	d504      	bpl.n	8009100 <__sflush_r+0x78>
 80090f6:	1c42      	adds	r2, r0, #1
 80090f8:	d101      	bne.n	80090fe <__sflush_r+0x76>
 80090fa:	682b      	ldr	r3, [r5, #0]
 80090fc:	b903      	cbnz	r3, 8009100 <__sflush_r+0x78>
 80090fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8009100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009102:	602f      	str	r7, [r5, #0]
 8009104:	b1b9      	cbz	r1, 8009136 <__sflush_r+0xae>
 8009106:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800910a:	4299      	cmp	r1, r3
 800910c:	d002      	beq.n	8009114 <__sflush_r+0x8c>
 800910e:	4628      	mov	r0, r5
 8009110:	f7ff f89e 	bl	8008250 <_free_r>
 8009114:	2300      	movs	r3, #0
 8009116:	6363      	str	r3, [r4, #52]	@ 0x34
 8009118:	e00d      	b.n	8009136 <__sflush_r+0xae>
 800911a:	2301      	movs	r3, #1
 800911c:	4628      	mov	r0, r5
 800911e:	47b0      	blx	r6
 8009120:	4602      	mov	r2, r0
 8009122:	1c50      	adds	r0, r2, #1
 8009124:	d1c9      	bne.n	80090ba <__sflush_r+0x32>
 8009126:	682b      	ldr	r3, [r5, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d0c6      	beq.n	80090ba <__sflush_r+0x32>
 800912c:	2b1d      	cmp	r3, #29
 800912e:	d001      	beq.n	8009134 <__sflush_r+0xac>
 8009130:	2b16      	cmp	r3, #22
 8009132:	d11e      	bne.n	8009172 <__sflush_r+0xea>
 8009134:	602f      	str	r7, [r5, #0]
 8009136:	2000      	movs	r0, #0
 8009138:	e022      	b.n	8009180 <__sflush_r+0xf8>
 800913a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800913e:	b21b      	sxth	r3, r3
 8009140:	e01b      	b.n	800917a <__sflush_r+0xf2>
 8009142:	690f      	ldr	r7, [r1, #16]
 8009144:	2f00      	cmp	r7, #0
 8009146:	d0f6      	beq.n	8009136 <__sflush_r+0xae>
 8009148:	0793      	lsls	r3, r2, #30
 800914a:	680e      	ldr	r6, [r1, #0]
 800914c:	bf08      	it	eq
 800914e:	694b      	ldreq	r3, [r1, #20]
 8009150:	600f      	str	r7, [r1, #0]
 8009152:	bf18      	it	ne
 8009154:	2300      	movne	r3, #0
 8009156:	eba6 0807 	sub.w	r8, r6, r7
 800915a:	608b      	str	r3, [r1, #8]
 800915c:	f1b8 0f00 	cmp.w	r8, #0
 8009160:	dde9      	ble.n	8009136 <__sflush_r+0xae>
 8009162:	6a21      	ldr	r1, [r4, #32]
 8009164:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009166:	4643      	mov	r3, r8
 8009168:	463a      	mov	r2, r7
 800916a:	4628      	mov	r0, r5
 800916c:	47b0      	blx	r6
 800916e:	2800      	cmp	r0, #0
 8009170:	dc08      	bgt.n	8009184 <__sflush_r+0xfc>
 8009172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800917a:	81a3      	strh	r3, [r4, #12]
 800917c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009184:	4407      	add	r7, r0
 8009186:	eba8 0800 	sub.w	r8, r8, r0
 800918a:	e7e7      	b.n	800915c <__sflush_r+0xd4>
 800918c:	dfbffffe 	.word	0xdfbffffe

08009190 <_fflush_r>:
 8009190:	b538      	push	{r3, r4, r5, lr}
 8009192:	690b      	ldr	r3, [r1, #16]
 8009194:	4605      	mov	r5, r0
 8009196:	460c      	mov	r4, r1
 8009198:	b913      	cbnz	r3, 80091a0 <_fflush_r+0x10>
 800919a:	2500      	movs	r5, #0
 800919c:	4628      	mov	r0, r5
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	b118      	cbz	r0, 80091aa <_fflush_r+0x1a>
 80091a2:	6a03      	ldr	r3, [r0, #32]
 80091a4:	b90b      	cbnz	r3, 80091aa <_fflush_r+0x1a>
 80091a6:	f7fd ffdb 	bl	8007160 <__sinit>
 80091aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d0f3      	beq.n	800919a <_fflush_r+0xa>
 80091b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091b4:	07d0      	lsls	r0, r2, #31
 80091b6:	d404      	bmi.n	80091c2 <_fflush_r+0x32>
 80091b8:	0599      	lsls	r1, r3, #22
 80091ba:	d402      	bmi.n	80091c2 <_fflush_r+0x32>
 80091bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091be:	f7fe f9ea 	bl	8007596 <__retarget_lock_acquire_recursive>
 80091c2:	4628      	mov	r0, r5
 80091c4:	4621      	mov	r1, r4
 80091c6:	f7ff ff5f 	bl	8009088 <__sflush_r>
 80091ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091cc:	07da      	lsls	r2, r3, #31
 80091ce:	4605      	mov	r5, r0
 80091d0:	d4e4      	bmi.n	800919c <_fflush_r+0xc>
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	059b      	lsls	r3, r3, #22
 80091d6:	d4e1      	bmi.n	800919c <_fflush_r+0xc>
 80091d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091da:	f7fe f9dd 	bl	8007598 <__retarget_lock_release_recursive>
 80091de:	e7dd      	b.n	800919c <_fflush_r+0xc>

080091e0 <__swhatbuf_r>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	460c      	mov	r4, r1
 80091e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e8:	2900      	cmp	r1, #0
 80091ea:	b096      	sub	sp, #88	@ 0x58
 80091ec:	4615      	mov	r5, r2
 80091ee:	461e      	mov	r6, r3
 80091f0:	da0d      	bge.n	800920e <__swhatbuf_r+0x2e>
 80091f2:	89a3      	ldrh	r3, [r4, #12]
 80091f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80091f8:	f04f 0100 	mov.w	r1, #0
 80091fc:	bf14      	ite	ne
 80091fe:	2340      	movne	r3, #64	@ 0x40
 8009200:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009204:	2000      	movs	r0, #0
 8009206:	6031      	str	r1, [r6, #0]
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	b016      	add	sp, #88	@ 0x58
 800920c:	bd70      	pop	{r4, r5, r6, pc}
 800920e:	466a      	mov	r2, sp
 8009210:	f000 f862 	bl	80092d8 <_fstat_r>
 8009214:	2800      	cmp	r0, #0
 8009216:	dbec      	blt.n	80091f2 <__swhatbuf_r+0x12>
 8009218:	9901      	ldr	r1, [sp, #4]
 800921a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800921e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009222:	4259      	negs	r1, r3
 8009224:	4159      	adcs	r1, r3
 8009226:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800922a:	e7eb      	b.n	8009204 <__swhatbuf_r+0x24>

0800922c <__smakebuf_r>:
 800922c:	898b      	ldrh	r3, [r1, #12]
 800922e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009230:	079d      	lsls	r5, r3, #30
 8009232:	4606      	mov	r6, r0
 8009234:	460c      	mov	r4, r1
 8009236:	d507      	bpl.n	8009248 <__smakebuf_r+0x1c>
 8009238:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800923c:	6023      	str	r3, [r4, #0]
 800923e:	6123      	str	r3, [r4, #16]
 8009240:	2301      	movs	r3, #1
 8009242:	6163      	str	r3, [r4, #20]
 8009244:	b003      	add	sp, #12
 8009246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009248:	ab01      	add	r3, sp, #4
 800924a:	466a      	mov	r2, sp
 800924c:	f7ff ffc8 	bl	80091e0 <__swhatbuf_r>
 8009250:	9f00      	ldr	r7, [sp, #0]
 8009252:	4605      	mov	r5, r0
 8009254:	4639      	mov	r1, r7
 8009256:	4630      	mov	r0, r6
 8009258:	f7ff f86e 	bl	8008338 <_malloc_r>
 800925c:	b948      	cbnz	r0, 8009272 <__smakebuf_r+0x46>
 800925e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009262:	059a      	lsls	r2, r3, #22
 8009264:	d4ee      	bmi.n	8009244 <__smakebuf_r+0x18>
 8009266:	f023 0303 	bic.w	r3, r3, #3
 800926a:	f043 0302 	orr.w	r3, r3, #2
 800926e:	81a3      	strh	r3, [r4, #12]
 8009270:	e7e2      	b.n	8009238 <__smakebuf_r+0xc>
 8009272:	89a3      	ldrh	r3, [r4, #12]
 8009274:	6020      	str	r0, [r4, #0]
 8009276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800927a:	81a3      	strh	r3, [r4, #12]
 800927c:	9b01      	ldr	r3, [sp, #4]
 800927e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009282:	b15b      	cbz	r3, 800929c <__smakebuf_r+0x70>
 8009284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 f837 	bl	80092fc <_isatty_r>
 800928e:	b128      	cbz	r0, 800929c <__smakebuf_r+0x70>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	f023 0303 	bic.w	r3, r3, #3
 8009296:	f043 0301 	orr.w	r3, r3, #1
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	431d      	orrs	r5, r3
 80092a0:	81a5      	strh	r5, [r4, #12]
 80092a2:	e7cf      	b.n	8009244 <__smakebuf_r+0x18>

080092a4 <memmove>:
 80092a4:	4288      	cmp	r0, r1
 80092a6:	b510      	push	{r4, lr}
 80092a8:	eb01 0402 	add.w	r4, r1, r2
 80092ac:	d902      	bls.n	80092b4 <memmove+0x10>
 80092ae:	4284      	cmp	r4, r0
 80092b0:	4623      	mov	r3, r4
 80092b2:	d807      	bhi.n	80092c4 <memmove+0x20>
 80092b4:	1e43      	subs	r3, r0, #1
 80092b6:	42a1      	cmp	r1, r4
 80092b8:	d008      	beq.n	80092cc <memmove+0x28>
 80092ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092c2:	e7f8      	b.n	80092b6 <memmove+0x12>
 80092c4:	4402      	add	r2, r0
 80092c6:	4601      	mov	r1, r0
 80092c8:	428a      	cmp	r2, r1
 80092ca:	d100      	bne.n	80092ce <memmove+0x2a>
 80092cc:	bd10      	pop	{r4, pc}
 80092ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092d6:	e7f7      	b.n	80092c8 <memmove+0x24>

080092d8 <_fstat_r>:
 80092d8:	b538      	push	{r3, r4, r5, lr}
 80092da:	4d07      	ldr	r5, [pc, #28]	@ (80092f8 <_fstat_r+0x20>)
 80092dc:	2300      	movs	r3, #0
 80092de:	4604      	mov	r4, r0
 80092e0:	4608      	mov	r0, r1
 80092e2:	4611      	mov	r1, r2
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	f7f8 fa03 	bl	80016f0 <_fstat>
 80092ea:	1c43      	adds	r3, r0, #1
 80092ec:	d102      	bne.n	80092f4 <_fstat_r+0x1c>
 80092ee:	682b      	ldr	r3, [r5, #0]
 80092f0:	b103      	cbz	r3, 80092f4 <_fstat_r+0x1c>
 80092f2:	6023      	str	r3, [r4, #0]
 80092f4:	bd38      	pop	{r3, r4, r5, pc}
 80092f6:	bf00      	nop
 80092f8:	20004df0 	.word	0x20004df0

080092fc <_isatty_r>:
 80092fc:	b538      	push	{r3, r4, r5, lr}
 80092fe:	4d06      	ldr	r5, [pc, #24]	@ (8009318 <_isatty_r+0x1c>)
 8009300:	2300      	movs	r3, #0
 8009302:	4604      	mov	r4, r0
 8009304:	4608      	mov	r0, r1
 8009306:	602b      	str	r3, [r5, #0]
 8009308:	f7f8 fa02 	bl	8001710 <_isatty>
 800930c:	1c43      	adds	r3, r0, #1
 800930e:	d102      	bne.n	8009316 <_isatty_r+0x1a>
 8009310:	682b      	ldr	r3, [r5, #0]
 8009312:	b103      	cbz	r3, 8009316 <_isatty_r+0x1a>
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	bd38      	pop	{r3, r4, r5, pc}
 8009318:	20004df0 	.word	0x20004df0

0800931c <_sbrk_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	4d06      	ldr	r5, [pc, #24]	@ (8009338 <_sbrk_r+0x1c>)
 8009320:	2300      	movs	r3, #0
 8009322:	4604      	mov	r4, r0
 8009324:	4608      	mov	r0, r1
 8009326:	602b      	str	r3, [r5, #0]
 8009328:	f7f8 fa0a 	bl	8001740 <_sbrk>
 800932c:	1c43      	adds	r3, r0, #1
 800932e:	d102      	bne.n	8009336 <_sbrk_r+0x1a>
 8009330:	682b      	ldr	r3, [r5, #0]
 8009332:	b103      	cbz	r3, 8009336 <_sbrk_r+0x1a>
 8009334:	6023      	str	r3, [r4, #0]
 8009336:	bd38      	pop	{r3, r4, r5, pc}
 8009338:	20004df0 	.word	0x20004df0

0800933c <__assert_func>:
 800933c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800933e:	4614      	mov	r4, r2
 8009340:	461a      	mov	r2, r3
 8009342:	4b09      	ldr	r3, [pc, #36]	@ (8009368 <__assert_func+0x2c>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4605      	mov	r5, r0
 8009348:	68d8      	ldr	r0, [r3, #12]
 800934a:	b954      	cbnz	r4, 8009362 <__assert_func+0x26>
 800934c:	4b07      	ldr	r3, [pc, #28]	@ (800936c <__assert_func+0x30>)
 800934e:	461c      	mov	r4, r3
 8009350:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009354:	9100      	str	r1, [sp, #0]
 8009356:	462b      	mov	r3, r5
 8009358:	4905      	ldr	r1, [pc, #20]	@ (8009370 <__assert_func+0x34>)
 800935a:	f000 f86f 	bl	800943c <fiprintf>
 800935e:	f000 f87f 	bl	8009460 <abort>
 8009362:	4b04      	ldr	r3, [pc, #16]	@ (8009374 <__assert_func+0x38>)
 8009364:	e7f4      	b.n	8009350 <__assert_func+0x14>
 8009366:	bf00      	nop
 8009368:	2000001c 	.word	0x2000001c
 800936c:	08009bb6 	.word	0x08009bb6
 8009370:	08009b88 	.word	0x08009b88
 8009374:	08009b7b 	.word	0x08009b7b

08009378 <_calloc_r>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	fba1 5402 	umull	r5, r4, r1, r2
 800937e:	b93c      	cbnz	r4, 8009390 <_calloc_r+0x18>
 8009380:	4629      	mov	r1, r5
 8009382:	f7fe ffd9 	bl	8008338 <_malloc_r>
 8009386:	4606      	mov	r6, r0
 8009388:	b928      	cbnz	r0, 8009396 <_calloc_r+0x1e>
 800938a:	2600      	movs	r6, #0
 800938c:	4630      	mov	r0, r6
 800938e:	bd70      	pop	{r4, r5, r6, pc}
 8009390:	220c      	movs	r2, #12
 8009392:	6002      	str	r2, [r0, #0]
 8009394:	e7f9      	b.n	800938a <_calloc_r+0x12>
 8009396:	462a      	mov	r2, r5
 8009398:	4621      	mov	r1, r4
 800939a:	f7fe f87f 	bl	800749c <memset>
 800939e:	e7f5      	b.n	800938c <_calloc_r+0x14>

080093a0 <__ascii_mbtowc>:
 80093a0:	b082      	sub	sp, #8
 80093a2:	b901      	cbnz	r1, 80093a6 <__ascii_mbtowc+0x6>
 80093a4:	a901      	add	r1, sp, #4
 80093a6:	b142      	cbz	r2, 80093ba <__ascii_mbtowc+0x1a>
 80093a8:	b14b      	cbz	r3, 80093be <__ascii_mbtowc+0x1e>
 80093aa:	7813      	ldrb	r3, [r2, #0]
 80093ac:	600b      	str	r3, [r1, #0]
 80093ae:	7812      	ldrb	r2, [r2, #0]
 80093b0:	1e10      	subs	r0, r2, #0
 80093b2:	bf18      	it	ne
 80093b4:	2001      	movne	r0, #1
 80093b6:	b002      	add	sp, #8
 80093b8:	4770      	bx	lr
 80093ba:	4610      	mov	r0, r2
 80093bc:	e7fb      	b.n	80093b6 <__ascii_mbtowc+0x16>
 80093be:	f06f 0001 	mvn.w	r0, #1
 80093c2:	e7f8      	b.n	80093b6 <__ascii_mbtowc+0x16>

080093c4 <_realloc_r>:
 80093c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c8:	4680      	mov	r8, r0
 80093ca:	4615      	mov	r5, r2
 80093cc:	460c      	mov	r4, r1
 80093ce:	b921      	cbnz	r1, 80093da <_realloc_r+0x16>
 80093d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093d4:	4611      	mov	r1, r2
 80093d6:	f7fe bfaf 	b.w	8008338 <_malloc_r>
 80093da:	b92a      	cbnz	r2, 80093e8 <_realloc_r+0x24>
 80093dc:	f7fe ff38 	bl	8008250 <_free_r>
 80093e0:	2400      	movs	r4, #0
 80093e2:	4620      	mov	r0, r4
 80093e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e8:	f000 f841 	bl	800946e <_malloc_usable_size_r>
 80093ec:	4285      	cmp	r5, r0
 80093ee:	4606      	mov	r6, r0
 80093f0:	d802      	bhi.n	80093f8 <_realloc_r+0x34>
 80093f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80093f6:	d8f4      	bhi.n	80093e2 <_realloc_r+0x1e>
 80093f8:	4629      	mov	r1, r5
 80093fa:	4640      	mov	r0, r8
 80093fc:	f7fe ff9c 	bl	8008338 <_malloc_r>
 8009400:	4607      	mov	r7, r0
 8009402:	2800      	cmp	r0, #0
 8009404:	d0ec      	beq.n	80093e0 <_realloc_r+0x1c>
 8009406:	42b5      	cmp	r5, r6
 8009408:	462a      	mov	r2, r5
 800940a:	4621      	mov	r1, r4
 800940c:	bf28      	it	cs
 800940e:	4632      	movcs	r2, r6
 8009410:	f7fe f8c3 	bl	800759a <memcpy>
 8009414:	4621      	mov	r1, r4
 8009416:	4640      	mov	r0, r8
 8009418:	f7fe ff1a 	bl	8008250 <_free_r>
 800941c:	463c      	mov	r4, r7
 800941e:	e7e0      	b.n	80093e2 <_realloc_r+0x1e>

08009420 <__ascii_wctomb>:
 8009420:	4603      	mov	r3, r0
 8009422:	4608      	mov	r0, r1
 8009424:	b141      	cbz	r1, 8009438 <__ascii_wctomb+0x18>
 8009426:	2aff      	cmp	r2, #255	@ 0xff
 8009428:	d904      	bls.n	8009434 <__ascii_wctomb+0x14>
 800942a:	228a      	movs	r2, #138	@ 0x8a
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009432:	4770      	bx	lr
 8009434:	700a      	strb	r2, [r1, #0]
 8009436:	2001      	movs	r0, #1
 8009438:	4770      	bx	lr
	...

0800943c <fiprintf>:
 800943c:	b40e      	push	{r1, r2, r3}
 800943e:	b503      	push	{r0, r1, lr}
 8009440:	4601      	mov	r1, r0
 8009442:	ab03      	add	r3, sp, #12
 8009444:	4805      	ldr	r0, [pc, #20]	@ (800945c <fiprintf+0x20>)
 8009446:	f853 2b04 	ldr.w	r2, [r3], #4
 800944a:	6800      	ldr	r0, [r0, #0]
 800944c:	9301      	str	r3, [sp, #4]
 800944e:	f7ff fd03 	bl	8008e58 <_vfiprintf_r>
 8009452:	b002      	add	sp, #8
 8009454:	f85d eb04 	ldr.w	lr, [sp], #4
 8009458:	b003      	add	sp, #12
 800945a:	4770      	bx	lr
 800945c:	2000001c 	.word	0x2000001c

08009460 <abort>:
 8009460:	b508      	push	{r3, lr}
 8009462:	2006      	movs	r0, #6
 8009464:	f000 f834 	bl	80094d0 <raise>
 8009468:	2001      	movs	r0, #1
 800946a:	f7f8 f8f1 	bl	8001650 <_exit>

0800946e <_malloc_usable_size_r>:
 800946e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009472:	1f18      	subs	r0, r3, #4
 8009474:	2b00      	cmp	r3, #0
 8009476:	bfbc      	itt	lt
 8009478:	580b      	ldrlt	r3, [r1, r0]
 800947a:	18c0      	addlt	r0, r0, r3
 800947c:	4770      	bx	lr

0800947e <_raise_r>:
 800947e:	291f      	cmp	r1, #31
 8009480:	b538      	push	{r3, r4, r5, lr}
 8009482:	4605      	mov	r5, r0
 8009484:	460c      	mov	r4, r1
 8009486:	d904      	bls.n	8009492 <_raise_r+0x14>
 8009488:	2316      	movs	r3, #22
 800948a:	6003      	str	r3, [r0, #0]
 800948c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009490:	bd38      	pop	{r3, r4, r5, pc}
 8009492:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009494:	b112      	cbz	r2, 800949c <_raise_r+0x1e>
 8009496:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800949a:	b94b      	cbnz	r3, 80094b0 <_raise_r+0x32>
 800949c:	4628      	mov	r0, r5
 800949e:	f000 f831 	bl	8009504 <_getpid_r>
 80094a2:	4622      	mov	r2, r4
 80094a4:	4601      	mov	r1, r0
 80094a6:	4628      	mov	r0, r5
 80094a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094ac:	f000 b818 	b.w	80094e0 <_kill_r>
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d00a      	beq.n	80094ca <_raise_r+0x4c>
 80094b4:	1c59      	adds	r1, r3, #1
 80094b6:	d103      	bne.n	80094c0 <_raise_r+0x42>
 80094b8:	2316      	movs	r3, #22
 80094ba:	6003      	str	r3, [r0, #0]
 80094bc:	2001      	movs	r0, #1
 80094be:	e7e7      	b.n	8009490 <_raise_r+0x12>
 80094c0:	2100      	movs	r1, #0
 80094c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80094c6:	4620      	mov	r0, r4
 80094c8:	4798      	blx	r3
 80094ca:	2000      	movs	r0, #0
 80094cc:	e7e0      	b.n	8009490 <_raise_r+0x12>
	...

080094d0 <raise>:
 80094d0:	4b02      	ldr	r3, [pc, #8]	@ (80094dc <raise+0xc>)
 80094d2:	4601      	mov	r1, r0
 80094d4:	6818      	ldr	r0, [r3, #0]
 80094d6:	f7ff bfd2 	b.w	800947e <_raise_r>
 80094da:	bf00      	nop
 80094dc:	2000001c 	.word	0x2000001c

080094e0 <_kill_r>:
 80094e0:	b538      	push	{r3, r4, r5, lr}
 80094e2:	4d07      	ldr	r5, [pc, #28]	@ (8009500 <_kill_r+0x20>)
 80094e4:	2300      	movs	r3, #0
 80094e6:	4604      	mov	r4, r0
 80094e8:	4608      	mov	r0, r1
 80094ea:	4611      	mov	r1, r2
 80094ec:	602b      	str	r3, [r5, #0]
 80094ee:	f7f8 f89f 	bl	8001630 <_kill>
 80094f2:	1c43      	adds	r3, r0, #1
 80094f4:	d102      	bne.n	80094fc <_kill_r+0x1c>
 80094f6:	682b      	ldr	r3, [r5, #0]
 80094f8:	b103      	cbz	r3, 80094fc <_kill_r+0x1c>
 80094fa:	6023      	str	r3, [r4, #0]
 80094fc:	bd38      	pop	{r3, r4, r5, pc}
 80094fe:	bf00      	nop
 8009500:	20004df0 	.word	0x20004df0

08009504 <_getpid_r>:
 8009504:	f7f8 b88c 	b.w	8001620 <_getpid>

08009508 <_init>:
 8009508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950a:	bf00      	nop
 800950c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800950e:	bc08      	pop	{r3}
 8009510:	469e      	mov	lr, r3
 8009512:	4770      	bx	lr

08009514 <_fini>:
 8009514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009516:	bf00      	nop
 8009518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800951a:	bc08      	pop	{r3}
 800951c:	469e      	mov	lr, r3
 800951e:	4770      	bx	lr
