<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mc146818reg.h source code [netbsd/sys/dev/ic/mc146818reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/mc146818reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='mc146818reg.h.html'>mc146818reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mc146818reg.h,v 1.9 2006/03/08 23:46:25 lukem Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1995 Carnegie-Mellon University.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify and distribute this software and</i></td></tr>
<tr><th id="8">8</th><td><i> * its documentation is hereby granted, provided that both the copyright</i></td></tr>
<tr><th id="9">9</th><td><i> * notice and this permission notice appear in all copies of the</i></td></tr>
<tr><th id="10">10</th><td><i> * software, derivative works or modified versions, and any portions</i></td></tr>
<tr><th id="11">11</th><td><i> * thereof, and that both notices appear in supporting documentation.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"</i></td></tr>
<tr><th id="14">14</th><td><i> * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND</i></td></tr>
<tr><th id="15">15</th><td><i> * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * Carnegie Mellon requests users of this software to return to</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> *  Software Distribution Coordinator  or  Software.Distribution@CS.CMU.EDU</i></td></tr>
<tr><th id="20">20</th><td><i> *  School of Computer Science</i></td></tr>
<tr><th id="21">21</th><td><i> *  Carnegie Mellon University</i></td></tr>
<tr><th id="22">22</th><td><i> *  Pittsburgh PA 15213-3890</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * any improvements or extensions that they make and grant Carnegie the</i></td></tr>
<tr><th id="25">25</th><td><i> * rights to redistribute these changes.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Definitions for the Motorola MC146818A Real Time Clock.</i></td></tr>
<tr><th id="30">30</th><td><i> * They also apply for the (compatible) Dallas Semiconductor DS1287A RTC.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * Though there are undoubtedly other (better) sources, this material was</i></td></tr>
<tr><th id="33">33</th><td><i> * culled from the DEC "KN121 System Module Programmer's Reference</i></td></tr>
<tr><th id="34">34</th><td><i> * Information."</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * The MC146818A has 16 registers.  The first 10 contain time-of-year</i></td></tr>
<tr><th id="37">37</th><td><i> * and alarm data.  The rest contain various control and status bits.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * To read or write the registers, one writes the register number to</i></td></tr>
<tr><th id="40">40</th><td><i> * the RTC's control port, then either reads from or writes the new</i></td></tr>
<tr><th id="41">41</th><td><i> * data to the RTC's data port.  Since the locations of these ports</i></td></tr>
<tr><th id="42">42</th><td><i> * and the method used to access them can be machine-dependent, the</i></td></tr>
<tr><th id="43">43</th><td><i> * low-level details of reading and writing the RTC's registers are</i></td></tr>
<tr><th id="44">44</th><td><i> * handled by machine-specific functions.</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> * The time-of-year and alarm data can be expressed in either binary</i></td></tr>
<tr><th id="47">47</th><td><i> * or BCD, and they are selected by a bit in register B.</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * The "hour" time-of-year and alarm fields can either be expressed in</i></td></tr>
<tr><th id="50">50</th><td><i> * AM/PM format, or in 24-hour format.  If AM/PM format is chosen, the</i></td></tr>
<tr><th id="51">51</th><td><i> * hour fields can have the values: 1-12 and 81-92 (the latter being</i></td></tr>
<tr><th id="52">52</th><td><i> * PM).  If the 24-hour format is chosen, they can have the values</i></td></tr>
<tr><th id="53">53</th><td><i> * 0-24.  The hour format is selectable by a bit in register B.</i></td></tr>
<tr><th id="54">54</th><td><i> * (XXX IS AM/PM MODE DESCRIPTION CORRECT?)</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> * It is assumed the if systems are going to use BCD (rather than</i></td></tr>
<tr><th id="57">57</th><td><i> * binary) mode, or AM/PM hour format, they'll do the appropriate</i></td></tr>
<tr><th id="58">58</th><td><i> * conversions in machine-dependent code.  Also, if the clock is</i></td></tr>
<tr><th id="59">59</th><td><i> * switched between BCD and binary mode, or between AM/PM mode and</i></td></tr>
<tr><th id="60">60</th><td><i> * 24-hour mode, the time-of-day and alarm registers are NOT</i></td></tr>
<tr><th id="61">61</th><td><i> * automatically reset; they must be reprogrammed with correct values.</i></td></tr>
<tr><th id="62">62</th><td><i> */</i></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* XXX not yet all port switch to MI mc146818(4) with todr(9) support */</i></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="65">if</span> defined(<span class="macro" data-ref="_M/arc">arc</span>)</u></td></tr>
<tr><th id="66">66</th><td><u>#define USE_TODR_MCCLOCK</u></td></tr>
<tr><th id="67">67</th><td><u>#<span data-ppcond="65">endif</span></u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * The registers, and the bits within each register.</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/MC_SEC" data-ref="_M/MC_SEC">MC_SEC</dfn>		0x0	/* Time of year: seconds (0-59) */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/MC_ASEC" data-ref="_M/MC_ASEC">MC_ASEC</dfn>		0x1	/* Alarm: seconds */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/MC_MIN" data-ref="_M/MC_MIN">MC_MIN</dfn>		0x2	/* Time of year: minutes (0-59) */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/MC_AMIN" data-ref="_M/MC_AMIN">MC_AMIN</dfn>		0x3	/* Alarm: minutes */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/MC_HOUR" data-ref="_M/MC_HOUR">MC_HOUR</dfn>		0x4	/* Time of year: hour (see above) */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MC_AHOUR" data-ref="_M/MC_AHOUR">MC_AHOUR</dfn>	0x5	/* Alarm: hour */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/MC_DOW" data-ref="_M/MC_DOW">MC_DOW</dfn>		0x6	/* Time of year: day of week (1-7) */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/MC_DOM" data-ref="_M/MC_DOM">MC_DOM</dfn>		0x7	/* Time of year: day of month (1-31) */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/MC_MONTH" data-ref="_M/MC_MONTH">MC_MONTH</dfn>	0x8	/* Time of year: month (1-12) */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/MC_YEAR" data-ref="_M/MC_YEAR">MC_YEAR</dfn>		0x9	/* Time of year: year in century (0-99) */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MC_REGA" data-ref="_M/MC_REGA">MC_REGA</dfn>		0xa	/* Control register A */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGA_RSMASK" data-ref="_M/MC_REGA_RSMASK">MC_REGA_RSMASK</dfn>	0x0f	/* Interrupt rate select mask (see below) */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGA_DVMASK" data-ref="_M/MC_REGA_DVMASK">MC_REGA_DVMASK</dfn>	0x70	/* Divisor select mask (see below) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGA_UIP" data-ref="_M/MC_REGA_UIP">MC_REGA_UIP</dfn>	0x80	/* Update in progress; read only. */</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/MC_REGB" data-ref="_M/MC_REGB">MC_REGB</dfn>		0xb	/* Control register B */</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_DSE" data-ref="_M/MC_REGB_DSE">MC_REGB_DSE</dfn>	0x01	/* Daylight Savings Enable */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_24HR" data-ref="_M/MC_REGB_24HR">MC_REGB_24HR</dfn>	0x02	/* 24-hour mode (AM/PM mode when clear) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_BINARY" data-ref="_M/MC_REGB_BINARY">MC_REGB_BINARY</dfn>	0x04	/* Binary mode (BCD mode when clear) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_SQWE" data-ref="_M/MC_REGB_SQWE">MC_REGB_SQWE</dfn>	0x08	/* Square Wave Enable */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_UIE" data-ref="_M/MC_REGB_UIE">MC_REGB_UIE</dfn>	0x10	/* Update End interrupt enable */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_AIE" data-ref="_M/MC_REGB_AIE">MC_REGB_AIE</dfn>	0x20	/* Alarm interrupt enable */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_PIE" data-ref="_M/MC_REGB_PIE">MC_REGB_PIE</dfn>	0x40	/* Periodic interrupt enable */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGB_SET" data-ref="_M/MC_REGB_SET">MC_REGB_SET</dfn>	0x80	/* Allow time to be set; stops updates */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/MC_REGC" data-ref="_M/MC_REGC">MC_REGC</dfn>		0xc	/* Control register C */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*	 MC_REGC_UNUSED	0x0f	UNUSED */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGC_UF" data-ref="_M/MC_REGC_UF">MC_REGC_UF</dfn>	0x10	/* Update End interrupt flag */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGC_AF" data-ref="_M/MC_REGC_AF">MC_REGC_AF</dfn>	0x20	/* Alarm interrupt flag */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGC_PF" data-ref="_M/MC_REGC_PF">MC_REGC_PF</dfn>	0x40	/* Periodic interrupt flag */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGC_IRQF" data-ref="_M/MC_REGC_IRQF">MC_REGC_IRQF</dfn>	0x80	/* Interrupt request pending flag */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/MC_REGD" data-ref="_M/MC_REGD">MC_REGD</dfn>		0xd	/* Control register D */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*	 MC_REGD_UNUSED	0x7f	UNUSED */</i></td></tr>
<tr><th id="112">112</th><td><u>#define	 <dfn class="macro" id="_M/MC_REGD_VRT" data-ref="_M/MC_REGD_VRT">MC_REGD_VRT</dfn>	0x80	/* Valid RAM and Time bit */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/MC_NREGS" data-ref="_M/MC_NREGS">MC_NREGS</dfn>	0xe	/* 14 registers; CMOS follows */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/MC_NTODREGS" data-ref="_M/MC_NTODREGS">MC_NTODREGS</dfn>	0xa	/* 10 of those regs are for TOD and alarm */</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/MC_NVRAM_START" data-ref="_M/MC_NVRAM_START">MC_NVRAM_START</dfn>	0xe	/* start of NVRAM: offset 14 */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/MC_NVRAM_SIZE" data-ref="_M/MC_NVRAM_SIZE">MC_NVRAM_SIZE</dfn>	50	/* 50 bytes of NVRAM */</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/*</i></td></tr>
<tr><th id="122">122</th><td><i> * Periodic Interrupt Rate Select constants (Control register A)</i></td></tr>
<tr><th id="123">123</th><td><i> */</i></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_NONE" data-ref="_M/MC_RATE_NONE">MC_RATE_NONE</dfn>	0x0	/* No periodic interrupt */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_1" data-ref="_M/MC_RATE_1">MC_RATE_1</dfn>	0x1     /* 256 Hz if MC_BASE_32_KHz, else 32768 Hz */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_2" data-ref="_M/MC_RATE_2">MC_RATE_2</dfn>	0x2     /* 128 Hz if MC_BASE_32_KHz, else 16384 Hz */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_8192_Hz" data-ref="_M/MC_RATE_8192_Hz">MC_RATE_8192_Hz</dfn>	0x3	/* 122.070 us period */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_4096_Hz" data-ref="_M/MC_RATE_4096_Hz">MC_RATE_4096_Hz</dfn>	0x4	/* 244.141 us period */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_2048_Hz" data-ref="_M/MC_RATE_2048_Hz">MC_RATE_2048_Hz</dfn>	0x5	/* 488.281 us period */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_1024_Hz" data-ref="_M/MC_RATE_1024_Hz">MC_RATE_1024_Hz</dfn>	0x6	/* 976.562 us period */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_512_Hz" data-ref="_M/MC_RATE_512_Hz">MC_RATE_512_Hz</dfn>	0x7	/* 1.953125 ms period */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_256_Hz" data-ref="_M/MC_RATE_256_Hz">MC_RATE_256_Hz</dfn>	0x8	/* 3.90625 ms period */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_128_Hz" data-ref="_M/MC_RATE_128_Hz">MC_RATE_128_Hz</dfn>	0x9	/* 7.8125 ms period */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_64_Hz" data-ref="_M/MC_RATE_64_Hz">MC_RATE_64_Hz</dfn>	0xa	/* 15.625 ms period */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_32_Hz" data-ref="_M/MC_RATE_32_Hz">MC_RATE_32_Hz</dfn>	0xb	/* 31.25 ms period */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_16_Hz" data-ref="_M/MC_RATE_16_Hz">MC_RATE_16_Hz</dfn>	0xc	/* 62.5 ms period */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_8_Hz" data-ref="_M/MC_RATE_8_Hz">MC_RATE_8_Hz</dfn>	0xd	/* 125 ms period */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_4_Hz" data-ref="_M/MC_RATE_4_Hz">MC_RATE_4_Hz</dfn>	0xe	/* 250 ms period */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/MC_RATE_2_Hz" data-ref="_M/MC_RATE_2_Hz">MC_RATE_2_Hz</dfn>	0xf	/* 500 ms period */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/*</i></td></tr>
<tr><th id="142">142</th><td><i> * Time base (divisor select) constants (Control register A)</i></td></tr>
<tr><th id="143">143</th><td><i> */</i></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/MC_BASE_4_MHz" data-ref="_M/MC_BASE_4_MHz">MC_BASE_4_MHz</dfn>	0x00		/* 4 MHz crystal */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/MC_BASE_1_MHz" data-ref="_M/MC_BASE_1_MHz">MC_BASE_1_MHz</dfn>	0x10		/* 1 MHz crystal */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/MC_BASE_32_KHz" data-ref="_M/MC_BASE_32_KHz">MC_BASE_32_KHz</dfn>	0x20		/* 32 kHz crystal */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/MC_BASE_NONE" data-ref="_M/MC_BASE_NONE">MC_BASE_NONE</dfn>	0x60		/* actually, both of these reset */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/MC_BASE_RESET" data-ref="_M/MC_BASE_RESET">MC_BASE_RESET</dfn>	0x70</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="150">ifndef</span> <span class="macro" data-ref="_M/USE_TODR_MCCLOCK">USE_TODR_MCCLOCK</span></u></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * RTC register/NVRAM read and write functions -- machine-dependent.</i></td></tr>
<tr><th id="153">153</th><td><i> * Appropriately manipulate RTC registers to get/put data values.</i></td></tr>
<tr><th id="154">154</th><td><i> */</i></td></tr>
<tr><th id="155">155</th><td><a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="decl fn" id="mc146818_read" title='mc146818_read' data-ref="mc146818_read" data-ref-filename="mc146818_read">mc146818_read</dfn>(<em>void</em> *, <a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>);</td></tr>
<tr><th id="156">156</th><td><em>void</em> <dfn class="decl fn" id="mc146818_write" title='mc146818_write' data-ref="mc146818_write" data-ref-filename="mc146818_write">mc146818_write</dfn>(<em>void</em> *, <a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>, <a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/*</i></td></tr>
<tr><th id="159">159</th><td><i> * A collection of TOD/Alarm registers.</i></td></tr>
<tr><th id="160">160</th><td><i> */</i></td></tr>
<tr><th id="161">161</th><td><b>typedef</b> <a class="typedef" href="../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="typedef" id="mc_todregs" title='mc_todregs' data-type='u_int [10]' data-ref="mc_todregs" data-ref-filename="mc_todregs">mc_todregs</dfn>[<a class="macro" href="#116" title="0xa" data-ref="_M/MC_NTODREGS">MC_NTODREGS</a>];</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * Get all of the TOD/Alarm registers</i></td></tr>
<tr><th id="165">165</th><td><i> * Must be called at splhigh(), and with the RTC properly set up.</i></td></tr>
<tr><th id="166">166</th><td><i> */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MC146818_GETTOD" data-ref="_M/MC146818_GETTOD">MC146818_GETTOD</dfn>(sc, regs)					\</u></td></tr>
<tr><th id="168">168</th><td><u>	do {								\</u></td></tr>
<tr><th id="169">169</th><td><u>		int i;							\</u></td></tr>
<tr><th id="170">170</th><td><u>									\</u></td></tr>
<tr><th id="171">171</th><td><u>		/* update in progress; spin loop */			\</u></td></tr>
<tr><th id="172">172</th><td><u>		while (mc146818_read(sc, MC_REGA) &amp; MC_REGA_UIP)	\</u></td></tr>
<tr><th id="173">173</th><td><u>			;						\</u></td></tr>
<tr><th id="174">174</th><td><u>									\</u></td></tr>
<tr><th id="175">175</th><td><u>		/* read all of the tod/alarm regs */			\</u></td></tr>
<tr><th id="176">176</th><td><u>		for (i = 0; i &lt; MC_NTODREGS; i++)			\</u></td></tr>
<tr><th id="177">177</th><td><u>			(*regs)[i] = mc146818_read(sc, i);		\</u></td></tr>
<tr><th id="178">178</th><td><u>	} while (0);</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/*</i></td></tr>
<tr><th id="181">181</th><td><i> * Set all of the TOD/Alarm registers</i></td></tr>
<tr><th id="182">182</th><td><i> * Must be called at splhigh(), and with the RTC properly set up.</i></td></tr>
<tr><th id="183">183</th><td><i> */</i></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MC146818_PUTTOD" data-ref="_M/MC146818_PUTTOD">MC146818_PUTTOD</dfn>(sc, regs)					\</u></td></tr>
<tr><th id="185">185</th><td><u>	do {								\</u></td></tr>
<tr><th id="186">186</th><td><u>		int i;							\</u></td></tr>
<tr><th id="187">187</th><td><u>									\</u></td></tr>
<tr><th id="188">188</th><td><u>		/* stop updates while setting */			\</u></td></tr>
<tr><th id="189">189</th><td><u>		mc146818_write(sc, MC_REGB,				\</u></td></tr>
<tr><th id="190">190</th><td><u>		    mc146818_read(sc, MC_REGB) | MC_REGB_SET);		\</u></td></tr>
<tr><th id="191">191</th><td><u>									\</u></td></tr>
<tr><th id="192">192</th><td><u>		/* write all of the tod/alarm regs */			\</u></td></tr>
<tr><th id="193">193</th><td><u>		for (i = 0; i &lt; MC_NTODREGS; i++)			\</u></td></tr>
<tr><th id="194">194</th><td><u>			mc146818_write(sc, i, (*regs)[i]);		\</u></td></tr>
<tr><th id="195">195</th><td><u>									\</u></td></tr>
<tr><th id="196">196</th><td><u>		/* reenable updates */					\</u></td></tr>
<tr><th id="197">197</th><td><u>		mc146818_write(sc, MC_REGB,				\</u></td></tr>
<tr><th id="198">198</th><td><u>		    mc146818_read(sc, MC_REGB) &amp; ~MC_REGB_SET);		\</u></td></tr>
<tr><th id="199">199</th><td><u>	} while (0);</u></td></tr>
<tr><th id="200">200</th><td><u>#<span data-ppcond="150">endif</span> /* USE_TODR_MCCLOCK */</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/isa/clock.c.html'>netbsd/sys/arch/x86/isa/clock.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
