#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 10 08:35:30 2025
# Process ID: 4568
# Current directory: C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22464 C:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\lab7.2_sid\lab7.2_sid.xpr
# Log file: C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/vivado.log
# Journal file: C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid\vivado.jou
# Running On: SidFW, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33618 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/lab7.2_sid' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_usb.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_usb_hdmi_text_controller_0_0

open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1220.766 ; gain = 248.992
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.168 ; gain = 60.395
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.1/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/synth/hdmi_tx_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'hdmi_tx_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_wiz_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/doc/clk_wiz_v6_0_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/misc/blk_mem_gen_v8_4.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/users/sidra/documents/github/ece_385/lab_7/7.2/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/doc/blk_mem_gen_v8_4_changelog.txt'. Please regenerate to continue.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.168 ; gain = 60.395
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files]
INFO: [filemgmt 56-586] Changing the library of an IP is not allowed
INFO: [filemgmt 56-586] Changing the library of an IP is not allowed
INFO: [filemgmt 56-586] Changing the library of an IP is not allowed
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property library xil_defaultlib [get_files]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab7.2_sid
current_project hdmi_text_controller_v2_0_project
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_text
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\hdl\hdmi_text_controller_v1_0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\src\Color_Mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\src\hdmi_text_controller_v1_0_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\hdl\hdmi_text_controller_v1_0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\src\Color_Mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\sidra\Documents\GitHub\ECE_385\Lab_7\testing\ip_repo_sid\hdmi_text_controller_2_0\src\hdmi_text_controller_v1_0_tb.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 92140 KB (Peak: 92140 KB), Simulation CPU Usage: 137343 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
Time resolution is 1 ps
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 80976 KB (Peak: 80976 KB), Simulation CPU Usage: 51030 ms
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_text
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_text
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 92464 KB (Peak: 92464 KB), Simulation CPU Usage: 77999 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 80188 KB (Peak: 80188 KB), Simulation CPU Usage: 75328 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_text
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 11 for port 'vram_word_select' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:99]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 69648 KB (Peak: 69648 KB), Simulation CPU Usage: 32108 ms
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 11 for port 'vram_word_select' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:99]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 10 for port 'vram_sel' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
close_sim
INFO: xsimkernel Simulation Memory Usage: 92080 KB (Peak: 92080 KB), Simulation CPU Usage: 72687 ms
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
export_ip_user_files -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files -ipstatic_source_dir c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'hdmi_text_controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_text
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hdmi_text_controller_tb_behav -key {Behavioral:sim_1:Functional:hdmi_text_controller_tb} -tclbatch {hdmi_text_controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source hdmi_text_controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/hdmi_text_controller_tb/bitmap" to the wave window because it has 10080000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run all
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hdmi_text_controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 80748 KB (Peak: 80748 KB), Simulation CPU Usage: 76780 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hdmi_text_controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'hdmi_text_controller_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
WARNING: [Runs 36-614] Generation status for 'clk_wiz_0.xci' is 'Stale' (Target:Simulation)
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_text_controller_v1_0_AXI_inst/BRAM'...
WARNING: [Runs 36-614] Generation status for 'blk_mem_gen_0.xci' is 'Stale' (Target:Simulation)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/sidra/documents/github/ece_385/lab_7/testing/lab7.2_sid/lab7.2_sid.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_text_controller_tb_behav xil_defaultlib.hdmi_text_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_awaddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'axi_araddr' [c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv" Line 17. Module draw_text doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI(C_...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.draw_text
Compiling module xil_defaultlib.hdmi_text_controller_v1_0(C_AXI_...
Compiling module xil_defaultlib.hdmi_text_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_text_controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module hdmi_text_controller_tb.hdmi_text_controller_v1_0_inst.hdmi_text_controller_v1_0_AXI_inst.BRAM.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: Read back of control register: 001f6000
Time: 216400 ns  Iteration: 0  Process: /hdmi_text_controller_tb/Initial284_150  Scope: hdmi_text_controller_tb.TEST_VECTORS  File: c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv Line: 318
Saving bitmap 'lab7_1_sim.bmp'.
$finish called at time : 15648350 ns : File "c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/testing/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv" Line 327
close_sim
INFO: xsimkernel Simulation Memory Usage: 80680 KB (Peak: 80680 KB), Simulation CPU Usage: 75811 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 09:36:27 2025...
