INFO-FLOW: Workspace /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol opened at Thu Jul 18 12:02:38 CEST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
Execute       create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command       create_platform done; 0.28 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.37 sec.
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix_config.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix_config.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.cpp 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.cpp' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.cpp 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.cpp' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.cpp' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgbase.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 10 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
Execute     config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
Execute     config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
Execute     config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
Execute     config_rtl -module_prefix main_design_v_mix_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix main_design_v_mix_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 5.2 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 5.2 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 231.996 MB.
Execute         set_directive_top v_mix -name=v_mix 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_csc.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:9)
WARNING: [HLS 207-5543] extra token before variable expression is ignored (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:31)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1109:9)
WARNING: [HLS 207-5543] extra token before variable expression is ignored (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1109:31)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 10.29 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_dma.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.16 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 9.4 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'videoFormat' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp:56:11)
WARNING: [HLS 207-5292] unused parameter 'srcImg2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.cpp:58:14)
INFO: [HLS 200-10] Analyzing design file '../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/v_mix.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 9.32 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls -I/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'layerScaleFactor' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:94:29)
WARNING: [HLS 207-5292] unused parameter 'layerScaleFactor' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:190:29)
WARNING: [HLS 207-5292] unused parameter 'srclayerAlpha' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:362:56)
WARNING: [HLS 207-5292] unused parameter 'srclayerAlpha' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:436:56)
WARNING: [HLS 207-5292] unused parameter 'layerVideoFormat' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1997:6)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 82.4 seconds. CPU system time: 3.52 seconds. Elapsed time: 86.16 seconds; current allocated memory: 286.465 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc" "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.g.bc" "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.g.bc /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_dma.g.bc /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.g.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.48 sec.
Execute         run_link_or_opt -opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_mix -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_mix -reflow-float-conversion -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_mix 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_mix -mllvm -hls-db-dir -mllvm /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=main_design_v_mix_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 2> /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,555 Compile/Link /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,555 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,846 Unroll/Inline (step 1) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,846 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,884 Unroll/Inline (step 2) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,884 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,939 Unroll/Inline (step 3) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,939 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,939 Unroll/Inline (step 4) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,939 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,416 Array/Struct (step 1) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,416 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,358 Array/Struct (step 2) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,387 Array/Struct (step 3) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,387 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,739 Array/Struct (step 4) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,739 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,897 Array/Struct (step 5) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,897 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,843 Performance (step 1) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,843 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,761 Performance (step 2) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,761 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,534 Performance (step 3) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,534 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,534 Performance (step 4) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,534 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,456 HW Transforms (step 1) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,456 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,559 HW Transforms (step 2) /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,559 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3077:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3133:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3132:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3131:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_420_to_422<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:67:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_422_to_444<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:96:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_yuv2rgb<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:888:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_upsample<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short, unsigned short, bool, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:98:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<false, false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:441:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<false, false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:444:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<false, false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:443:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_core_alpha<false, false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::Scalar<1, unsigned char>, 0>&, mix_hw_struct&, unsigned char, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:442:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_rgb2yuv<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1035:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_444_to_422<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:711:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'void v_mix_422_to_420<false>(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:501:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short, unsigned short, unsigned char)' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3176:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'srcpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'dstpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'bkgpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_v_mix_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2551:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2550:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2549:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2548:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2547:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2546:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2545:9)
INFO: [HLS 214-377] Adding 'HwReg' into disaggregation list because there's array-partition pragma applied on the struct field (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2544:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3077:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:67:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:96:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:888:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:98:18)
INFO: [HLS 214-210] Disaggregating variable 'bkgpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:444:18)
INFO: [HLS 214-210] Disaggregating variable 'dstpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:443:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:441:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1035:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:711:18)
INFO: [HLS 214-210] Disaggregating variable 'srcpix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:501:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3176:18)
INFO: [HLS 214-210] Disaggregating variable 'HwReg' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3257_4' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3257:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3259_5' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3259:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_486_4' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:486:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_488_5' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:488:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3123_1' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3123:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_3125_2' is marked as complete unroll implied by the pipeline pragma (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3125:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3257_4' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3257:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3174:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3259_5' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3259:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3174:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_486_4' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:486:22) in function 'v_mix_core_alpha<false, false>' completely with a factor of 1 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_488_5' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:488:23) in function 'v_mix_core_alpha<false, false>' completely with a factor of 3 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3123_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3123:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3074:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_3125_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3125:25) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3074:0)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerEnableFlag': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerAlpha': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStartX': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStartY': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerWidth': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerHeight': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerScaleFactor': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'HwReg.layerStride': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2543:22)
INFO: [HLS 214-248] Applying array_partition to 'layerAlpha': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStartX': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStartY': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerWidth': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerHeight': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerScaleFactor': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-248] Applying array_partition to 'layerStride': Complete partitioning on dimension 1. (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2035:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:619:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0Yuv422' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:620:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer0Yuv' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:621:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outLayer0' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:622:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outYuv' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:623:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out422' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:624:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out420' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:625:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:651:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1x' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:652:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outLayer1' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:655:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Yuv' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:656:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Yuv422' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:657:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer1Rgb' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:658:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer2' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:722:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer2x' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:723:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outLayer2' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:726:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer2Yuv' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:727:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer2Yuv422' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:728:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcLayer2Rgb' with compact=bit mode in 24-bits (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:729:24)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_2626_1> at /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626:21 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.22 seconds; current allocated memory: 294.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 294.465 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_mix -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 294.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2636: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 294.465 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>.8'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>.8'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>.8'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>.8'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_897_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:9) in function 'v_mix_yuv2rgb<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_895_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:887:6) in function 'v_mix_yuv2rgb<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_107_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:9) in function 'v_mix_upsample<false>.9'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_107_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:9) in function 'v_mix_upsample<false>.9'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_105_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:6) in function 'v_mix_upsample<false>.9'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_105_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:6) in function 'v_mix_upsample<false>.9'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_107_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:9) in function 'v_mix_upsample<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_107_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:9) in function 'v_mix_upsample<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_105_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:6) in function 'v_mix_upsample<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_105_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97:6) in function 'v_mix_upsample<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_1042_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:9) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_1042_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:9) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_1042_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:9) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_1040_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:6) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_1040_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:6) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_1040_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1034:6) in function 'v_mix_rgb2yuv<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>.10'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_465_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:9) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_463_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440:6) in function 'v_mix_core_alpha<false, false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_718_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:9) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_718_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:9) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_718_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:9) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_716_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:6) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_716_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:6) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_716_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:709:6) in function 'v_mix_444_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>.7'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>.7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>.7'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>.7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_105_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:9) in function 'v_mix_422_to_444<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_103_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:95:6) in function 'v_mix_422_to_444<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_508_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:9) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_508_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:9) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_508_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:9) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_506_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:6) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_506_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:6) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_506_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:500:6) in function 'v_mix_422_to_420<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>.6'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>.6'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>.6'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>.6'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_76_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:9) in function 'v_mix_420_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_74_1' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:66:6) in function 'v_mix_420_to_422<false>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_3233_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3230:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_3233_3' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3230:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_3231_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3230:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_3231_2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3230:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.5'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.5'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.1'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.1'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3076:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [HLS 200-805] An internal stream 'srcLayer0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer0Yuv422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer0Yuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLayer0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outYuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out420' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1x' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLayer1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Yuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Yuv422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer1Rgb' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer2x' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLayer2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer2Yuv' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer2Yuv422' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'srcLayer2Rgb' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'VMixHlsDataFlowFunction' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:630:1), detected/extracted 21 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream.1'
	 'v_mix_420_to_422<false>.2'
	 'v_mix_422_to_444<false>.3'
	 'v_mix_yuv2rgb<false>.4'
	 'AXIvideo2MultiPixStream.5'
	 'v_mix_420_to_422<false>.6'
	 'v_mix_422_to_444<false>.7'
	 'v_mix_yuv2rgb<false>.8'
	 'v_mix_upsample<false>.9'
	 'v_mix_core_alpha<false, false>'
	 'AXIvideo2MultiPixStream'
	 'v_mix_420_to_422<false>'
	 'v_mix_422_to_444<false>'
	 'v_mix_yuv2rgb<false>'
	 'v_mix_upsample<false>'
	 'v_mix_core_alpha<false, false>.10'
	 'v_mix_rgb2yuv<false>'
	 'v_mix_444_to_422<false>'
	 'v_mix_422_to_420<false>'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 0.51 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626:30) to (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626:21) in function 'v_mix'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_mix_core_alpha<false, false>.10' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'v_mix_core_alpha<false, false>' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445:5)...3 expression(s) balanced.
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 311.852 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.39 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.66 seconds; current allocated memory: 788.676 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.53 sec.
Command       elaborate done; 95.92 sec.
Execute       ap_eval exec zip -j /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_mix' ...
Execute         ap_set_top_model v_mix 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>1' to 'reg_unsigned_short_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start' to 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.1_Pipeline_loop_width' to 'AXIvideo2MultiPixStream_1_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol' to 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.1' to 'AXIvideo2MultiPixStream_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2' to 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.2' to 'v_mix_420_to_422_false_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2' to 'v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.3' to 'v_mix_422_to_444_false_3'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2' to 'v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.4' to 'v_mix_yuv2rgb_false_4'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start' to 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.5_Pipeline_loop_width' to 'AXIvideo2MultiPixStream_5_Pipeline_loop_width'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol' to 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStream.5' to 'AXIvideo2MultiPixStream_5'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2' to 'v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>.6' to 'v_mix_420_to_422_false_6'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2' to 'v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>.7' to 'v_mix_422_to_444_false_7'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2' to 'v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>.8' to 'v_mix_yuv2rgb_false_8'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2' to 'v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>.9' to 'v_mix_upsample_false_9'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3' to 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<false, false>' to 'v_mix_core_alpha_false_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2' to 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_420_to_422<false>' to 'v_mix_420_to_422_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2' to 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_444<false>' to 'v_mix_422_to_444_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2' to 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_yuv2rgb<false>' to 'v_mix_yuv2rgb_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2' to 'v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_upsample<false>' to 'v_mix_upsample_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3' to 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_core_alpha<false, false>.10' to 'v_mix_core_alpha_false_false_10'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2' to 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>' to 'v_mix_rgb2yuv_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2' to 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_444_to_422<false>' to 'v_mix_444_to_422_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2' to 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_422_to_420<false>' to 'v_mix_422_to_420_false_s'.
Execute         get_model_list v_mix -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_mix 
Execute         preproc_iomode -model VMixHlsDataFlowFunction 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         preproc_iomode -model v_mix_422_to_420<false> 
Execute         preproc_iomode -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         preproc_iomode -model v_mix_444_to_422<false> 
Execute         preproc_iomode -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         preproc_iomode -model v_mix_rgb2yuv<false> 
Execute         preproc_iomode -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         preproc_iomode -model v_mix_core_alpha<false, false>.10 
Execute         preproc_iomode -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         preproc_iomode -model v_mix_upsample<false> 
Execute         preproc_iomode -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         preproc_iomode -model v_mix_yuv2rgb<false> 
Execute         preproc_iomode -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         preproc_iomode -model v_mix_422_to_444<false> 
Execute         preproc_iomode -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         preproc_iomode -model v_mix_420_to_422<false> 
Execute         preproc_iomode -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model v_mix_core_alpha<false, false> 
Execute         preproc_iomode -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         preproc_iomode -model v_mix_upsample<false>.9 
Execute         preproc_iomode -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         preproc_iomode -model v_mix_yuv2rgb<false>.8 
Execute         preproc_iomode -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         preproc_iomode -model v_mix_422_to_444<false>.7 
Execute         preproc_iomode -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         preproc_iomode -model v_mix_420_to_422<false>.6 
Execute         preproc_iomode -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.5 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         preproc_iomode -model v_mix_yuv2rgb<false>.4 
Execute         preproc_iomode -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         preproc_iomode -model v_mix_422_to_444<false>.3 
Execute         preproc_iomode -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         preproc_iomode -model v_mix_420_to_422<false>.2 
Execute         preproc_iomode -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.1 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model reg<unsigned short>1 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list v_mix -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {reg<unsigned short>1} AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.1_Pipeline_loop_width AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.1 v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.2 v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.3 v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.4 {reg<unsigned short>} AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.5_Pipeline_loop_width AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.5 v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.6 v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.7 v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.8 v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false>.9 {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false> v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false> v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false> v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false> {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>.10} v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv<false> v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422<false> v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420<false> MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : reg<unsigned short>1 ...
Execute         set_default_model reg<unsigned short>1 
Execute         apply_spec_resource_limit reg<unsigned short>1 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.1_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.1_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.1 ...
Execute         set_default_model AXIvideo2MultiPixStream.1 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.1 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         apply_spec_resource_limit v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false>.2 ...
Execute         set_default_model v_mix_420_to_422<false>.2 
Execute         apply_spec_resource_limit v_mix_420_to_422<false>.2 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         apply_spec_resource_limit v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false>.3 ...
Execute         set_default_model v_mix_422_to_444<false>.3 
Execute         apply_spec_resource_limit v_mix_422_to_444<false>.3 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false>.4 ...
Execute         set_default_model v_mix_yuv2rgb<false>.4 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false>.4 
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.5_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.5_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream.5 ...
Execute         set_default_model AXIvideo2MultiPixStream.5 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream.5 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         apply_spec_resource_limit v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false>.6 ...
Execute         set_default_model v_mix_420_to_422<false>.6 
Execute         apply_spec_resource_limit v_mix_420_to_422<false>.6 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         apply_spec_resource_limit v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false>.7 ...
Execute         set_default_model v_mix_422_to_444<false>.7 
Execute         apply_spec_resource_limit v_mix_422_to_444<false>.7 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false>.8 ...
Execute         set_default_model v_mix_yuv2rgb<false>.8 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false>.8 
INFO-FLOW: Configuring Module : v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 ...
Execute         set_default_model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         apply_spec_resource_limit v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Configuring Module : v_mix_upsample<false>.9 ...
Execute         set_default_model v_mix_upsample<false>.9 
Execute         apply_spec_resource_limit v_mix_upsample<false>.9 
INFO-FLOW: Configuring Module : v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 ...
Execute         set_default_model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         apply_spec_resource_limit v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
INFO-FLOW: Configuring Module : v_mix_core_alpha<false, false> ...
Execute         set_default_model v_mix_core_alpha<false, false> 
Execute         apply_spec_resource_limit v_mix_core_alpha<false, false> 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         apply_spec_resource_limit v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : v_mix_420_to_422<false> ...
Execute         set_default_model v_mix_420_to_422<false> 
Execute         apply_spec_resource_limit v_mix_420_to_422<false> 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         apply_spec_resource_limit v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : v_mix_422_to_444<false> ...
Execute         set_default_model v_mix_422_to_444<false> 
Execute         apply_spec_resource_limit v_mix_422_to_444<false> 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Configuring Module : v_mix_yuv2rgb<false> ...
Execute         set_default_model v_mix_yuv2rgb<false> 
Execute         apply_spec_resource_limit v_mix_yuv2rgb<false> 
INFO-FLOW: Configuring Module : v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 ...
Execute         set_default_model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         apply_spec_resource_limit v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Configuring Module : v_mix_upsample<false> ...
Execute         set_default_model v_mix_upsample<false> 
Execute         apply_spec_resource_limit v_mix_upsample<false> 
INFO-FLOW: Configuring Module : v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 ...
Execute         set_default_model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         apply_spec_resource_limit v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
INFO-FLOW: Configuring Module : v_mix_core_alpha<false, false>.10 ...
Execute         set_default_model v_mix_core_alpha<false, false>.10 
Execute         apply_spec_resource_limit v_mix_core_alpha<false, false>.10 
INFO-FLOW: Configuring Module : v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 ...
Execute         set_default_model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         apply_spec_resource_limit v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
INFO-FLOW: Configuring Module : v_mix_rgb2yuv<false> ...
Execute         set_default_model v_mix_rgb2yuv<false> 
Execute         apply_spec_resource_limit v_mix_rgb2yuv<false> 
INFO-FLOW: Configuring Module : v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 ...
Execute         set_default_model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         apply_spec_resource_limit v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
INFO-FLOW: Configuring Module : v_mix_444_to_422<false> ...
Execute         set_default_model v_mix_444_to_422<false> 
Execute         apply_spec_resource_limit v_mix_444_to_422<false> 
INFO-FLOW: Configuring Module : v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 ...
Execute         set_default_model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         apply_spec_resource_limit v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
INFO-FLOW: Configuring Module : v_mix_422_to_420<false> ...
Execute         set_default_model v_mix_422_to_420<false> 
Execute         apply_spec_resource_limit v_mix_422_to_420<false> 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : VMixHlsDataFlowFunction ...
Execute         set_default_model VMixHlsDataFlowFunction 
Execute         apply_spec_resource_limit VMixHlsDataFlowFunction 
INFO-FLOW: Configuring Module : v_mix ...
Execute         set_default_model v_mix 
Execute         apply_spec_resource_limit v_mix 
INFO-FLOW: Model list for preprocess: entry_proc {reg<unsigned short>1} AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.1_Pipeline_loop_width AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.1 v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.2 v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.3 v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.4 {reg<unsigned short>} AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.5_Pipeline_loop_width AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.5 v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.6 v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.7 v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.8 v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false>.9 {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false> v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false> v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false> v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false> {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>.10} v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv<false> v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422<false> v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420<false> MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: reg<unsigned short>1 ...
Execute         set_default_model reg<unsigned short>1 
Execute         cdfg_preprocess -model reg<unsigned short>1 
Execute         rtl_gen_preprocess reg<unsigned short>1 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.1_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.1 ...
Execute         set_default_model AXIvideo2MultiPixStream.1 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.1 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         cdfg_preprocess -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false>.2 ...
Execute         set_default_model v_mix_420_to_422<false>.2 
Execute         cdfg_preprocess -model v_mix_420_to_422<false>.2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.2 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         cdfg_preprocess -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false>.3 ...
Execute         set_default_model v_mix_422_to_444<false>.3 
Execute         cdfg_preprocess -model v_mix_422_to_444<false>.3 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.3 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false>.4 ...
Execute         set_default_model v_mix_yuv2rgb<false>.4 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false>.4 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.4 
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.5_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream.5 ...
Execute         set_default_model AXIvideo2MultiPixStream.5 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream.5 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         cdfg_preprocess -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false>.6 ...
Execute         set_default_model v_mix_420_to_422<false>.6 
Execute         cdfg_preprocess -model v_mix_420_to_422<false>.6 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.6 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         cdfg_preprocess -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false>.7 ...
Execute         set_default_model v_mix_422_to_444<false>.7 
Execute         cdfg_preprocess -model v_mix_422_to_444<false>.7 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.7 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false>.8 ...
Execute         set_default_model v_mix_yuv2rgb<false>.8 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false>.8 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.8 
INFO-FLOW: Preprocessing Module: v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 ...
Execute         set_default_model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         cdfg_preprocess -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         rtl_gen_preprocess v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Preprocessing Module: v_mix_upsample<false>.9 ...
Execute         set_default_model v_mix_upsample<false>.9 
Execute         cdfg_preprocess -model v_mix_upsample<false>.9 
Execute         rtl_gen_preprocess v_mix_upsample<false>.9 
INFO-FLOW: Preprocessing Module: v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 ...
Execute         set_default_model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         cdfg_preprocess -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
INFO-FLOW: Preprocessing Module: v_mix_core_alpha<false, false> ...
Execute         set_default_model v_mix_core_alpha<false, false> 
Execute         cdfg_preprocess -model v_mix_core_alpha<false, false> 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false> 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 ...
Execute         set_default_model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         cdfg_preprocess -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: v_mix_420_to_422<false> ...
Execute         set_default_model v_mix_420_to_422<false> 
Execute         cdfg_preprocess -model v_mix_420_to_422<false> 
Execute         rtl_gen_preprocess v_mix_420_to_422<false> 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 ...
Execute         set_default_model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         cdfg_preprocess -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: v_mix_422_to_444<false> ...
Execute         set_default_model v_mix_422_to_444<false> 
Execute         cdfg_preprocess -model v_mix_422_to_444<false> 
Execute         rtl_gen_preprocess v_mix_422_to_444<false> 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 ...
Execute         set_default_model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
INFO-FLOW: Preprocessing Module: v_mix_yuv2rgb<false> ...
Execute         set_default_model v_mix_yuv2rgb<false> 
Execute         cdfg_preprocess -model v_mix_yuv2rgb<false> 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false> 
INFO-FLOW: Preprocessing Module: v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 ...
Execute         set_default_model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         cdfg_preprocess -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         rtl_gen_preprocess v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Preprocessing Module: v_mix_upsample<false> ...
Execute         set_default_model v_mix_upsample<false> 
Execute         cdfg_preprocess -model v_mix_upsample<false> 
Execute         rtl_gen_preprocess v_mix_upsample<false> 
INFO-FLOW: Preprocessing Module: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 ...
Execute         set_default_model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         cdfg_preprocess -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
INFO-FLOW: Preprocessing Module: v_mix_core_alpha<false, false>.10 ...
Execute         set_default_model v_mix_core_alpha<false, false>.10 
Execute         cdfg_preprocess -model v_mix_core_alpha<false, false>.10 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>.10 
INFO-FLOW: Preprocessing Module: v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 ...
Execute         set_default_model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         cdfg_preprocess -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         rtl_gen_preprocess v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
INFO-FLOW: Preprocessing Module: v_mix_rgb2yuv<false> ...
Execute         set_default_model v_mix_rgb2yuv<false> 
Execute         cdfg_preprocess -model v_mix_rgb2yuv<false> 
Execute         rtl_gen_preprocess v_mix_rgb2yuv<false> 
INFO-FLOW: Preprocessing Module: v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 ...
Execute         set_default_model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         cdfg_preprocess -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         rtl_gen_preprocess v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
INFO-FLOW: Preprocessing Module: v_mix_444_to_422<false> ...
Execute         set_default_model v_mix_444_to_422<false> 
Execute         cdfg_preprocess -model v_mix_444_to_422<false> 
Execute         rtl_gen_preprocess v_mix_444_to_422<false> 
INFO-FLOW: Preprocessing Module: v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 ...
Execute         set_default_model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         cdfg_preprocess -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         rtl_gen_preprocess v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
INFO-FLOW: Preprocessing Module: v_mix_422_to_420<false> ...
Execute         set_default_model v_mix_422_to_420<false> 
Execute         cdfg_preprocess -model v_mix_422_to_420<false> 
Execute         rtl_gen_preprocess v_mix_422_to_420<false> 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: VMixHlsDataFlowFunction ...
Execute         set_default_model VMixHlsDataFlowFunction 
Execute         cdfg_preprocess -model VMixHlsDataFlowFunction 
Execute         rtl_gen_preprocess VMixHlsDataFlowFunction 
INFO-FLOW: Preprocessing Module: v_mix ...
Execute         set_default_model v_mix 
Execute         cdfg_preprocess -model v_mix 
Execute         rtl_gen_preprocess v_mix 
INFO-FLOW: Model list for synthesis: entry_proc {reg<unsigned short>1} AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.1_Pipeline_loop_width AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.1 v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.2 v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.3 v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.4 {reg<unsigned short>} AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.5_Pipeline_loop_width AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.5 v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.6 v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.7 v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.8 v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false>.9 {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false> v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false> v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false> v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false> {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>.10} v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv<false> v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422<false> v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420<false> MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 790.535 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 790.672 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short>1 
Execute         schedule -model reg<unsigned short>1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.586 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>1.
Execute         set_default_model reg<unsigned short>1 
Execute         bind -model reg<unsigned short>1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 791.586 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 791.895 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 791.895 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_1_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 792.027 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.1_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream.1_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.027 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.1_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 792.336 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 792.371 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.1 
Execute         schedule -model AXIvideo2MultiPixStream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 793.348 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.1.
Execute         set_default_model AXIvideo2MultiPixStream.1 
Execute         bind -model AXIvideo2MultiPixStream.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 793.348 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         schedule -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.805 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2.
Execute         set_default_model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         bind -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 793.805 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false>.2 
Execute         schedule -model v_mix_420_to_422<false>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 794.016 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>.2.
Execute         set_default_model v_mix_420_to_422<false>.2 
Execute         bind -model v_mix_420_to_422<false>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 794.016 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         schedule -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 794.500 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2.
Execute         set_default_model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         bind -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 794.500 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false>.3 
Execute         schedule -model v_mix_422_to_444<false>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 794.598 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>.3.
Execute         set_default_model v_mix_422_to_444<false>.3 
Execute         bind -model v_mix_422_to_444<false>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 794.598 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         schedule -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_897_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.070 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2.
Execute         set_default_model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         bind -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.070 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false>.4 
Execute         schedule -model v_mix_yuv2rgb<false>.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.168 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>.4.
Execute         set_default_model v_mix_yuv2rgb<false>.4 
Execute         bind -model v_mix_yuv2rgb<false>.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.168 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.531 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.531 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.574 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.574 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_5_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.090 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.5_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream.5_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.090 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.5_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 796.500 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 796.500 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream.5 
Execute         schedule -model AXIvideo2MultiPixStream.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 796.805 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.5.
Execute         set_default_model AXIvideo2MultiPixStream.5 
Execute         bind -model AXIvideo2MultiPixStream.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.805 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         schedule -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 797.398 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2.
Execute         set_default_model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         bind -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 797.398 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false>.6 
Execute         schedule -model v_mix_420_to_422<false>.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 797.633 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>.6.
Execute         set_default_model v_mix_420_to_422<false>.6 
Execute         bind -model v_mix_420_to_422<false>.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 797.633 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         schedule -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 797.980 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2.
Execute         set_default_model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         bind -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 797.980 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false>.7 
Execute         schedule -model v_mix_422_to_444<false>.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.328 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>.7.
Execute         set_default_model v_mix_422_to_444<false>.7 
Execute         bind -model v_mix_422_to_444<false>.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.328 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         schedule -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_897_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 798.574 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2.
Execute         set_default_model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         bind -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.574 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false>.8 
Execute         schedule -model v_mix_yuv2rgb<false>.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.855 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>.8.
Execute         set_default_model v_mix_yuv2rgb<false>.8 
Execute         bind -model v_mix_yuv2rgb<false>.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 798.855 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         schedule -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 799.383 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2.
Execute         set_default_model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         bind -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.383 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_upsample<false>.9 
Execute         schedule -model v_mix_upsample<false>.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 799.508 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_upsample<false>.9.
Execute         set_default_model v_mix_upsample<false>.9 
Execute         bind -model v_mix_upsample<false>.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 799.508 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.bind.adb -f 
INFO-FLOW: Finish binding v_mix_upsample<false>.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         schedule -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_465_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 800.078 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3.
Execute         set_default_model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         bind -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.078 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.bind.adb -f 
INFO-FLOW: Finish binding v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_false_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_core_alpha<false, false> 
Execute         schedule -model v_mix_core_alpha<false, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 800.484 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_core_alpha<false, false>.
Execute         set_default_model v_mix_core_alpha<false, false> 
Execute         bind -model v_mix_core_alpha<false, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 800.484 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_core_alpha<false, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.285 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 801.285 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 801.531 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.531 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 801.973 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 801.973 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 802.270 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 802.270 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         schedule -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 802.746 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2.
Execute         set_default_model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         bind -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 802.746 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_420_to_422<false> 
Execute         schedule -model v_mix_420_to_422<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 803.070 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_420_to_422<false>.
Execute         set_default_model v_mix_420_to_422<false> 
Execute         bind -model v_mix_420_to_422<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 803.070 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_420_to_422<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         schedule -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.539 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2.
Execute         set_default_model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         bind -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 803.539 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_444_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_444<false> 
Execute         schedule -model v_mix_422_to_444<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 803.723 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_444<false>.
Execute         set_default_model v_mix_422_to_444<false> 
Execute         bind -model v_mix_422_to_444<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 803.723 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_444<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         schedule -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_897_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.039 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2.
Execute         set_default_model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         bind -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.039 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_yuv2rgb<false> 
Execute         schedule -model v_mix_yuv2rgb<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.145 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_yuv2rgb<false>.
Execute         set_default_model v_mix_yuv2rgb<false> 
Execute         bind -model v_mix_yuv2rgb<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.145 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_yuv2rgb<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         schedule -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.629 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2.
Execute         set_default_model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         bind -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.629 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_upsample<false> 
Execute         schedule -model v_mix_upsample<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.863 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_upsample<false>.
Execute         set_default_model v_mix_upsample<false> 
Execute         bind -model v_mix_upsample<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.863 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_upsample<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         schedule -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_465_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_465_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.449 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3.
Execute         set_default_model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         bind -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.449 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.bind.adb -f 
INFO-FLOW: Finish binding v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha_false_false_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_core_alpha<false, false>.10 
Execute         schedule -model v_mix_core_alpha<false, false>.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.770 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_core_alpha<false, false>.10.
Execute         set_default_model v_mix_core_alpha<false, false>.10 
Execute         bind -model v_mix_core_alpha<false, false>.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 805.770 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.bind.adb -f 
INFO-FLOW: Finish binding v_mix_core_alpha<false, false>.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         schedule -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1042_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1042_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 806.293 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2.
Execute         set_default_model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         bind -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 806.293 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_rgb2yuv<false> 
Execute         schedule -model v_mix_rgb2yuv<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 806.539 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_rgb2yuv<false>.
Execute         set_default_model v_mix_rgb2yuv<false> 
Execute         bind -model v_mix_rgb2yuv<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 806.539 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_rgb2yuv<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         schedule -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_718_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_718_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.785 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2.
Execute         set_default_model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         bind -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 806.785 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_444_to_422<false> 
Execute         schedule -model v_mix_444_to_422<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 806.875 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_444_to_422<false>.
Execute         set_default_model v_mix_444_to_422<false> 
Execute         bind -model v_mix_444_to_422<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 806.875 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_444_to_422<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         schedule -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_508_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.191 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2.
Execute         set_default_model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         bind -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 807.191 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix_422_to_420<false> 
Execute         schedule -model v_mix_422_to_420<false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.426 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix_422_to_420<false>.
Execute         set_default_model v_mix_422_to_420<false> 
Execute         bind -model v_mix_422_to_420<false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 807.426 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.bind.adb -f 
INFO-FLOW: Finish binding v_mix_422_to_420<false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3233_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_3233_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 807.680 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 807.680 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.055 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.055 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VMixHlsDataFlowFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VMixHlsDataFlowFunction 
Execute         schedule -model VMixHlsDataFlowFunction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_v_mix_core_alpha_false_false_U0 (from entry_proc_U0 to v_mix_core_alpha_false_false_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_v_mix_core_alpha_false_false_10_U0 (from entry_proc_U0 to v_mix_core_alpha_false_false_10_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO outLayer0 (from v_mix_yuv2rgb_false_4_U0 to v_mix_core_alpha_false_false_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO srcLayer2x (from v_mix_upsample_false_U0 to v_mix_core_alpha_false_false_10_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 809.234 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.sched.adb -f 
INFO-FLOW: Finish scheduling VMixHlsDataFlowFunction.
Execute         set_default_model VMixHlsDataFlowFunction 
Execute         bind -model VMixHlsDataFlowFunction 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 810.000 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.bind.adb -f 
INFO-FLOW: Finish binding VMixHlsDataFlowFunction.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_mix 
Execute         schedule -model v_mix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2626_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_2626_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 811.543 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.sched.adb -f 
INFO-FLOW: Finish scheduling v_mix.
Execute         set_default_model v_mix 
Execute         bind -model v_mix 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 812.004 MB.
Execute         syn_report -verbosereport -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.bind.adb -f 
INFO-FLOW: Finish binding v_mix.
Execute         get_model_list v_mix -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess reg<unsigned short>1 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.1 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.3 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.4 
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream.5 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>.6 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>.7 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>.8 
Execute         rtl_gen_preprocess v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 
Execute         rtl_gen_preprocess v_mix_upsample<false>.9 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false> 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 
Execute         rtl_gen_preprocess v_mix_420_to_422<false> 
Execute         rtl_gen_preprocess v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 
Execute         rtl_gen_preprocess v_mix_422_to_444<false> 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 
Execute         rtl_gen_preprocess v_mix_yuv2rgb<false> 
Execute         rtl_gen_preprocess v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 
Execute         rtl_gen_preprocess v_mix_upsample<false> 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 
Execute         rtl_gen_preprocess v_mix_core_alpha<false, false>.10 
Execute         rtl_gen_preprocess v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 
Execute         rtl_gen_preprocess v_mix_rgb2yuv<false> 
Execute         rtl_gen_preprocess v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 
Execute         rtl_gen_preprocess v_mix_444_to_422<false> 
Execute         rtl_gen_preprocess v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 
Execute         rtl_gen_preprocess v_mix_422_to_420<false> 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess VMixHlsDataFlowFunction 
Execute         rtl_gen_preprocess v_mix 
INFO-FLOW: Model list for RTL generation: entry_proc {reg<unsigned short>1} AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.1_Pipeline_loop_width AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.1 v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.2 v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.3 v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.4 {reg<unsigned short>} AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.5_Pipeline_loop_width AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.5 v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.6 v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.7 v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.8 v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false>.9 {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false> v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false> v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false> v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false> {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>.10} v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv<false> v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422<false> v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420<false> MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 812.457 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model entry_proc -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short>1 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_1' pipeline 'reg<unsigned short>1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 813.078 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short>1 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_reg_unsigned_short_1 
Execute         gen_rtl reg<unsigned short>1 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_reg_unsigned_short_1 
Execute         syn_report -csynth -model reg<unsigned short>1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model reg<unsigned short>1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model reg<unsigned short>1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model reg<unsigned short>1 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.adb 
Execute         db_write -model reg<unsigned short>1 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short>1 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 813.488 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_1_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.1_Pipeline_loop_width -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_1_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_1_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 814.383 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_width -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_width -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.1_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.1_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.1_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_width -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_width -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.1_Pipeline_loop_width -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 815.406 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.1 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 816.555 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.1 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 
Execute         gen_rtl AXIvideo2MultiPixStream.1 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_1 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.1 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.1 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.adb 
Execute         db_write -model AXIvideo2MultiPixStream.1 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.1 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 817.770 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 
Execute         gen_rtl v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 
Execute         syn_report -csynth -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.adb 
Execute         db_write -model v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false>.2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 818.496 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false>.2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_2 
Execute         gen_rtl v_mix_420_to_422<false>.2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_2 
Execute         syn_report -csynth -model v_mix_420_to_422<false>.2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false>.2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false>.2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false>.2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.adb 
Execute         db_write -model v_mix_420_to_422<false>.2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false>.2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 819.270 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 
Execute         gen_rtl v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 
Execute         syn_report -csynth -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.adb 
Execute         db_write -model v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false>.3 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 819.980 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false>.3 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_3 
Execute         gen_rtl v_mix_422_to_444<false>.3 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_3 
Execute         syn_report -csynth -model v_mix_422_to_444<false>.3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false>.3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false>.3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false>.3 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.adb 
Execute         db_write -model v_mix_422_to_444<false>.3 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false>.3 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2' pipeline 'VITIS_LOOP_897_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 820.754 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 
Execute         gen_rtl v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.adb 
Execute         db_write -model v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false>.4 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 821.461 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false>.4 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 
Execute         gen_rtl v_mix_yuv2rgb<false>.4 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_4 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false>.4 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_4_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false>.4 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_4_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false>.4 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false>.4 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.adb 
Execute         db_write -model v_mix_yuv2rgb<false>.4 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false>.4 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 822.016 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model reg<unsigned short> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 822.469 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_5_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.5_Pipeline_loop_width -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_5_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_5_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 823.387 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_width -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_width -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.5_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.5_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.5_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_width -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_width -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.5_Pipeline_loop_width -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 824.445 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream.5 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 825.672 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream.5 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 
Execute         gen_rtl AXIvideo2MultiPixStream.5 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_5 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream.5 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream.5 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_5_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream.5 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream.5 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.adb 
Execute         db_write -model AXIvideo2MultiPixStream.5 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream.5 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 827.023 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 
Execute         gen_rtl v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 
Execute         syn_report -csynth -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.adb 
Execute         db_write -model v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false>.6 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 827.836 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false>.6 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_6 
Execute         gen_rtl v_mix_420_to_422<false>.6 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_6 
Execute         syn_report -csynth -model v_mix_420_to_422<false>.6 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_6_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false>.6 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_6_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false>.6 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false>.6 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.adb 
Execute         db_write -model v_mix_420_to_422<false>.6 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false>.6 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 828.734 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 
Execute         gen_rtl v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 
Execute         syn_report -csynth -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.adb 
Execute         db_write -model v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false>.7 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 829.578 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false>.7 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_7 
Execute         gen_rtl v_mix_422_to_444<false>.7 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_7 
Execute         syn_report -csynth -model v_mix_422_to_444<false>.7 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_7_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false>.7 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_7_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false>.7 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false>.7 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.adb 
Execute         db_write -model v_mix_422_to_444<false>.7 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false>.7 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2' pipeline 'VITIS_LOOP_897_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 830.461 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 
Execute         gen_rtl v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.adb 
Execute         db_write -model v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false>.8 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 831.324 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false>.8 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 
Execute         gen_rtl v_mix_yuv2rgb<false>.8 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_8 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false>.8 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_8_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false>.8 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_8_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false>.8 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false>.8 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.adb 
Execute         db_write -model v_mix_yuv2rgb<false>.8 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false>.8 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 832.250 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 
Execute         gen_rtl v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 
Execute         syn_report -csynth -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.adb 
Execute         db_write -model v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_upsample<false>.9 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 833.023 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_upsample<false>.9 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_upsample_false_9 
Execute         gen_rtl v_mix_upsample<false>.9 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_upsample_false_9 
Execute         syn_report -csynth -model v_mix_upsample<false>.9 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_9_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_upsample<false>.9 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_9_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_upsample<false>.9 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_upsample<false>.9 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.adb 
Execute         db_write -model v_mix_upsample<false>.9 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_upsample<false>.9 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3' pipeline 'VITIS_LOOP_465_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 834.242 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 
Execute         gen_rtl v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 
Execute         syn_report -csynth -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.adb 
Execute         db_write -model v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_false_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_core_alpha<false, false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_false_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 835.977 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_core_alpha<false, false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_core_alpha_false_false_s 
Execute         gen_rtl v_mix_core_alpha<false, false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_core_alpha_false_false_s 
Execute         syn_report -csynth -model v_mix_core_alpha<false, false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_core_alpha<false, false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_core_alpha<false, false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_core_alpha<false, false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.adb 
Execute         db_write -model v_mix_core_alpha<false, false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_core_alpha<false, false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 837.223 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 838.172 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 839.258 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.535 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model AXIvideo2MultiPixStream -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 841.859 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 
Execute         gen_rtl v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 
Execute         syn_report -csynth -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.adb 
Execute         db_write -model v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_420_to_422<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_422_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.707 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_420_to_422<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_420_to_422_false_s 
Execute         gen_rtl v_mix_420_to_422<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_420_to_422_false_s 
Execute         syn_report -csynth -model v_mix_420_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_420_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_420_to_422_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_420_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_420_to_422<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.adb 
Execute         db_write -model v_mix_420_to_422<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_420_to_422<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 843.625 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 
Execute         gen_rtl v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 
Execute         syn_report -csynth -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.adb 
Execute         db_write -model v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_444_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_444<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_444_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.473 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_444<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_444_false_s 
Execute         gen_rtl v_mix_422_to_444<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_444_false_s 
Execute         syn_report -csynth -model v_mix_422_to_444<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_444<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_444_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_444<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_444<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.adb 
Execute         db_write -model v_mix_422_to_444<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_444<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2' pipeline 'VITIS_LOOP_897_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 845.379 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 
Execute         gen_rtl v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.adb 
Execute         db_write -model v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_yuv2rgb<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 846.258 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_yuv2rgb<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_yuv2rgb_false_s 
Execute         gen_rtl v_mix_yuv2rgb<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_yuv2rgb_false_s 
Execute         syn_report -csynth -model v_mix_yuv2rgb<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_yuv2rgb<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_yuv2rgb_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_yuv2rgb<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_yuv2rgb<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.adb 
Execute         db_write -model v_mix_yuv2rgb<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_yuv2rgb<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 847.191 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 
Execute         gen_rtl v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 
Execute         syn_report -csynth -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.adb 
Execute         db_write -model v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_upsample<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 847.965 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_upsample<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_upsample_false_s 
Execute         gen_rtl v_mix_upsample<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_upsample_false_s 
Execute         syn_report -csynth -model v_mix_upsample<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_upsample<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_upsample_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_upsample<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_upsample<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.adb 
Execute         db_write -model v_mix_upsample<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_upsample<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3' pipeline 'VITIS_LOOP_465_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.023 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 
Execute         gen_rtl v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 
Execute         syn_report -csynth -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.adb 
Execute         db_write -model v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha_false_false_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_core_alpha<false, false>.10 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha_false_false_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 850.348 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_core_alpha<false, false>.10 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 
Execute         gen_rtl v_mix_core_alpha<false, false>.10 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_core_alpha_false_false_10 
Execute         syn_report -csynth -model v_mix_core_alpha<false, false>.10 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_10_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_core_alpha<false, false>.10 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_core_alpha_false_false_10_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_core_alpha<false, false>.10 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_core_alpha<false, false>.10 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.adb 
Execute         db_write -model v_mix_core_alpha<false, false>.10 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_core_alpha<false, false>.10 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2' pipeline 'VITIS_LOOP_1042_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 851.508 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 
Execute         gen_rtl v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 
Execute         syn_report -csynth -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.adb 
Execute         db_write -model v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_rgb2yuv<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 852.195 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_rgb2yuv<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_rgb2yuv_false_s 
Execute         gen_rtl v_mix_rgb2yuv<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_rgb2yuv_false_s 
Execute         syn_report -csynth -model v_mix_rgb2yuv<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_rgb2yuv_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_rgb2yuv<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_rgb2yuv_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_rgb2yuv<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_rgb2yuv<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.adb 
Execute         db_write -model v_mix_rgb2yuv<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_rgb2yuv<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2' pipeline 'VITIS_LOOP_718_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 852.887 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 
Execute         gen_rtl v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 
Execute         syn_report -csynth -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.adb 
Execute         db_write -model v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_444_to_422<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 853.613 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_444_to_422<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_444_to_422_false_s 
Execute         gen_rtl v_mix_444_to_422<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_444_to_422_false_s 
Execute         syn_report -csynth -model v_mix_444_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_444_to_422_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_444_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_444_to_422_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_444_to_422<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_444_to_422<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.adb 
Execute         db_write -model v_mix_444_to_422<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_444_to_422<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2' pipeline 'VITIS_LOOP_508_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 854.648 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 
Execute         gen_rtl v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 
Execute         syn_report -csynth -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.adb 
Execute         db_write -model v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix_422_to_420<false> -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 855.316 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix_422_to_420<false> -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix_422_to_420_false_s 
Execute         gen_rtl v_mix_422_to_420<false> -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix_422_to_420_false_s 
Execute         syn_report -csynth -model v_mix_422_to_420<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_420_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix_422_to_420<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_422_to_420_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix_422_to_420<false> -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix_422_to_420<false> -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.adb 
Execute         db_write -model v_mix_422_to_420<false> -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix_422_to_420<false> -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3' pipeline 'VITIS_LOOP_3233_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 856.156 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.172 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VMixHlsDataFlowFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model VMixHlsDataFlowFunction -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VMixHlsDataFlowFunction'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_val16_c12_U(main_design_v_mix_0_0_fifo_w3_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_val17_c_U(main_design_v_mix_0_0_fifo_w16_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_2_val18_c_U(main_design_v_mix_0_0_fifo_w16_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_val19_c_U(main_design_v_mix_0_0_fifo_w16_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_2_val20_c_U(main_design_v_mix_0_0_fifo_w16_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerScaleFactor_1_val25_c_U(main_design_v_mix_0_0_fifo_w8_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerScaleFactor_2_val26_c_U(main_design_v_mix_0_0_fifo_w8_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_0_val_c14_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_0_val_c13_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_0_val_c_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_1_val_c17_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_val_c24_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_val_c32_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_1_val_c16_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_val_c23_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_val_c31_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_1_val_c15_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_val_c22_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_val_c30_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_1_val_c_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_val_c21_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_val_c29_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_1_val_c_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_1_val_c_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_val16_c_U(main_design_v_mix_0_0_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer2_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_2_val_c20_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_2_val_c28_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_2_val_c36_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer2Yuv422_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_2_val_c19_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_2_val_c27_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_2_val_c35_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer2Yuv_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_2_val_c18_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_2_val_c26_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_2_val_c34_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer2Rgb_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnableFlag_2_val_c_U(main_design_v_mix_0_0_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_2_val_c25_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_2_val_c33_U(main_design_v_mix_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer2x_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerWidth_2_val_c_U(main_design_v_mix_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerHeight_2_val_c_U(main_design_v_mix_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer2_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_U(main_design_v_mix_0_0_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_core_alpha_false_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_core_alpha_false_false_10_U0_U(main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_420_to_422_false_2_U0_U(main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_444_false_3_U0_U(main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yuv2rgb_false_4_U0_U(main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_420_to_422_false_6_U0_U(main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_444_false_7_U0_U(main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yuv2rgb_false_8_U0_U(main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_upsample_false_9_U0_U(main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_420_to_422_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_444_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_yuv2rgb_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_upsample_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_rgb2yuv_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_444_to_422_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_mix_422_to_420_false_U0_U(main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.78 seconds; current allocated memory: 863.793 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl VMixHlsDataFlowFunction -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_VMixHlsDataFlowFunction 
Execute         gen_rtl VMixHlsDataFlowFunction -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_VMixHlsDataFlowFunction 
Execute         syn_report -csynth -model VMixHlsDataFlowFunction -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/VMixHlsDataFlowFunction_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model VMixHlsDataFlowFunction -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/VMixHlsDataFlowFunction_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model VMixHlsDataFlowFunction -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model VMixHlsDataFlowFunction -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.adb 
Execute         db_write -model VMixHlsDataFlowFunction -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VMixHlsDataFlowFunction -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_mix -top_prefix main_design_v_mix_0_0_ -sub_prefix main_design_v_mix_0_0_ -mg_file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video2_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/video_format' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_Y_R' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_U_G' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/background_V_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerEnable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerAlpha_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerAlpha_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerAlpha_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartX_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartX_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartX_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartY_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartY_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStartY_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerWidth_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerWidth_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerWidth_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerHeight_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerHeight_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerHeight_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerScaleFactor_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerScaleFactor_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerScaleFactor_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerVideoFormat' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStride_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStride_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/layerStride_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/reserve' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/ROffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/GOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/BOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K11_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K12_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K13_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K21_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K22_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K23_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K31_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K32_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/K33_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/YOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/UOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/VOffset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_mix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'video_format', 'background_Y_R', 'background_U_G', 'background_V_B', 'layerEnable', 'layerAlpha_1', 'layerStartX_1', 'layerStartY_1', 'layerWidth_1', 'layerStride_1', 'layerHeight_1', 'layerScaleFactor_1', 'layerAlpha_2', 'layerStartX_2', 'layerStartY_2', 'layerWidth_2', 'layerStride_2', 'layerHeight_2', 'layerScaleFactor_2', 'reserve' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Port 'v_mix/layerAlpha_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_address0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_we0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_d0' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_address1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_we1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'v_mix/layerVideoFormat_d1' to 0.
WARNING: [RTGEN 206-101] Port 'v_mix/layerVideoFormat_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/layerStride_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K21' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K22' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K23' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K31' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K32' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K33' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/ROffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/GOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/BOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K11_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K12_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K13_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K21_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K22_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K23_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K31_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K32_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/K33_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/YOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/UOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'v_mix/VOffset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix'.
Command         create_rtl_model done; 1.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.3 seconds; current allocated memory: 869.293 MB.
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_mix -istop -style xilinx -f -lang vhdl -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/vhdl/main_design_v_mix_0_0_v_mix 
Execute         gen_rtl v_mix -istop -style xilinx -f -lang vlog -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/verilog/main_design_v_mix_0_0_v_mix 
Execute         syn_report -csynth -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_csynth.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -rtlxml -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/v_mix_csynth.xml 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -verbosereport -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.verbose.rpt 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         db_write -model v_mix -f -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.adb 
Execute         db_write -model v_mix -bindview -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_mix -p /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix 
Execute         export_constraint_db -f -tool general -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.constraint.tcl 
Execute         syn_report -designview -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.design.xml 
Execute         syn_report -csynthDesign -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-2 
Execute             ap_family_info -name xc7z020-clg400-2 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute         syn_report -wcfg -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_mix -o /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.protoinst 
Execute         sc_get_clocks v_mix 
Execute         sc_get_portdomain v_mix 
INFO-FLOW: Model list for RTL component generation: entry_proc {reg<unsigned short>1} AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.1_Pipeline_loop_width AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.1 v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.2 v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.3 v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.4 {reg<unsigned short>} AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream.5_Pipeline_loop_width AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream.5 v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false>.6 v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false>.7 v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false>.8 v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false>.9 {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422<false> v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444<false> v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb<false> v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 v_mix_upsample<false> {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} {v_mix_core_alpha<false, false>.10} v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv<false> v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422<false> v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420<false> MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_1] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_1_Pipeline_loop_width] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_1] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_3] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_4] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.compgen.tcl 
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_5_Pipeline_loop_width] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_5] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_6] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_7] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_8] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_upsample_false_9] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_core_alpha_false_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_420_to_422_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_422_to_444_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_yuv2rgb_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_upsample_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_core_alpha_false_false_10] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_rgb2yuv_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_444_to_422_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [v_mix_422_to_420_false_s] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [VMixHlsDataFlowFunction] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w3_d7_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w3_d7_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d7_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d7_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d8_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d8_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d7_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d7_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d8_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d8_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w8_d7_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w8_d7_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w8_d8_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w8_d8_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w3_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w3_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w1_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d3_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w16_d3_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_fifo_w24_d2_S.
INFO-FLOW: Append model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
INFO-FLOW: Found component main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Handling components in module [v_mix] ... 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.tcl 
INFO-FLOW: Found component main_design_v_mix_0_0_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model main_design_v_mix_0_0_sparsemux_7_2_16_1_1
INFO-FLOW: Found component main_design_v_mix_0_0_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model main_design_v_mix_0_0_sparsemux_7_2_8_1_1
INFO-FLOW: Found component main_design_v_mix_0_0_CTRL_s_axi.
INFO-FLOW: Append model main_design_v_mix_0_0_CTRL_s_axi
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Found component main_design_v_mix_0_0_regslice_both.
INFO-FLOW: Append model main_design_v_mix_0_0_regslice_both
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model reg_unsigned_short_1
INFO-FLOW: Append model AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_1_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream_1
INFO-FLOW: Append model v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: Append model v_mix_420_to_422_false_2
INFO-FLOW: Append model v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: Append model v_mix_422_to_444_false_3
INFO-FLOW: Append model v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: Append model v_mix_yuv2rgb_false_4
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_5_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream_5
INFO-FLOW: Append model v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: Append model v_mix_420_to_422_false_6
INFO-FLOW: Append model v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: Append model v_mix_422_to_444_false_7
INFO-FLOW: Append model v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: Append model v_mix_yuv2rgb_false_8
INFO-FLOW: Append model v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: Append model v_mix_upsample_false_9
INFO-FLOW: Append model v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
INFO-FLOW: Append model v_mix_core_alpha_false_false_s
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: Append model v_mix_420_to_422_false_s
INFO-FLOW: Append model v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: Append model v_mix_422_to_444_false_s
INFO-FLOW: Append model v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: Append model v_mix_yuv2rgb_false_s
INFO-FLOW: Append model v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: Append model v_mix_upsample_false_s
INFO-FLOW: Append model v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
INFO-FLOW: Append model v_mix_core_alpha_false_false_10
INFO-FLOW: Append model v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
INFO-FLOW: Append model v_mix_rgb2yuv_false_s
INFO-FLOW: Append model v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
INFO-FLOW: Append model v_mix_444_to_422_false_s
INFO-FLOW: Append model v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
INFO-FLOW: Append model v_mix_422_to_420_false_s
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model VMixHlsDataFlowFunction
INFO-FLOW: Append model v_mix
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init main_design_v_mix_0_0_fifo_w3_d7_S main_design_v_mix_0_0_fifo_w16_d7_S main_design_v_mix_0_0_fifo_w16_d8_S main_design_v_mix_0_0_fifo_w16_d7_S main_design_v_mix_0_0_fifo_w16_d8_S main_design_v_mix_0_0_fifo_w8_d7_S main_design_v_mix_0_0_fifo_w8_d8_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w3_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w1_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w16_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w16_d3_S main_design_v_mix_0_0_fifo_w16_d3_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_fifo_w24_d2_S main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 main_design_v_mix_0_0_sparsemux_7_2_16_1_1 main_design_v_mix_0_0_sparsemux_7_2_8_1_1 main_design_v_mix_0_0_CTRL_s_axi main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both main_design_v_mix_0_0_regslice_both entry_proc reg_unsigned_short_1 AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_1_Pipeline_loop_width AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream_1 v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422_false_2 v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444_false_3 v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb_false_4 reg_unsigned_short_s AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_5_Pipeline_loop_width AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream_5 v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422_false_6 v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444_false_7 v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb_false_8 v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample_false_9 v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 v_mix_core_alpha_false_false_s AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422_false_s v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444_false_s v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb_false_s v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 v_mix_upsample_false_s v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 v_mix_core_alpha_false_false_10 v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 v_mix_rgb2yuv_false_s v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 v_mix_444_to_422_false_s v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 v_mix_422_to_420_false_s MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MultiPixStream2AXIvideo VMixHlsDataFlowFunction v_mix
INFO-FLOW: Generating /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w3_d7_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d7_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d8_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d7_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d8_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w8_d7_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w8_d8_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w3_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w1_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_fifo_w24_d2_S
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model main_design_v_mix_0_0_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model main_design_v_mix_0_0_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model main_design_v_mix_0_0_CTRL_s_axi
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model main_design_v_mix_0_0_regslice_both
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model reg_unsigned_short_1
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_1_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_1
INFO-FLOW: To file: write model v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: To file: write model v_mix_420_to_422_false_2
INFO-FLOW: To file: write model v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: To file: write model v_mix_422_to_444_false_3
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_4
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_5_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_5
INFO-FLOW: To file: write model v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: To file: write model v_mix_420_to_422_false_6
INFO-FLOW: To file: write model v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: To file: write model v_mix_422_to_444_false_7
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_8
INFO-FLOW: To file: write model v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: To file: write model v_mix_upsample_false_9
INFO-FLOW: To file: write model v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
INFO-FLOW: To file: write model v_mix_core_alpha_false_false_s
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
INFO-FLOW: To file: write model v_mix_420_to_422_false_s
INFO-FLOW: To file: write model v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: To file: write model v_mix_422_to_444_false_s
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
INFO-FLOW: To file: write model v_mix_yuv2rgb_false_s
INFO-FLOW: To file: write model v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: To file: write model v_mix_upsample_false_s
INFO-FLOW: To file: write model v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
INFO-FLOW: To file: write model v_mix_core_alpha_false_false_10
INFO-FLOW: To file: write model v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
INFO-FLOW: To file: write model v_mix_rgb2yuv_false_s
INFO-FLOW: To file: write model v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
INFO-FLOW: To file: write model v_mix_444_to_422_false_s
INFO-FLOW: To file: write model v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
INFO-FLOW: To file: write model v_mix_422_to_420_false_s
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model VMixHlsDataFlowFunction
INFO-FLOW: To file: write model v_mix
INFO-FLOW: Generating /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db' modelList='main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_fifo_w3_d7_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w8_d7_S
main_design_v_mix_0_0_fifo_w8_d8_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w3_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
main_design_v_mix_0_0_sparsemux_7_2_16_1_1
main_design_v_mix_0_0_sparsemux_7_2_8_1_1
main_design_v_mix_0_0_CTRL_s_axi
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
entry_proc
reg_unsigned_short_1
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_1_Pipeline_loop_width
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_1
v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_2
v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_3
v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_4
reg_unsigned_short_s
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_5_Pipeline_loop_width
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_5
v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_6
v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_7
v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_8
v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_9
v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_s
v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_s
v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_s
v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_s
v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_10
v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
v_mix_rgb2yuv_false_s
v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
v_mix_444_to_422_false_s
v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
v_mix_422_to_420_false_s
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
MultiPixStream2AXIvideo
VMixHlsDataFlowFunction
v_mix
' expOnly='0'
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.compgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.tcl 
Execute           source ./main_design_v_mix_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.42 seconds; current allocated memory: 870.883 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='main_design_v_mix_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_1
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_fifo_w3_d7_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w8_d7_S
main_design_v_mix_0_0_fifo_w8_d8_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w3_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
main_design_v_mix_0_0_sparsemux_7_2_16_1_1
main_design_v_mix_0_0_sparsemux_7_2_8_1_1
main_design_v_mix_0_0_CTRL_s_axi
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
entry_proc
reg_unsigned_short_1
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_1_Pipeline_loop_width
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_1
v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_2
v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_3
v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_4
reg_unsigned_short_s
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_5_Pipeline_loop_width
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_5
v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_6
v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_7
v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_8
v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_9
v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_s
v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_s
v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_s
v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_s
v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_10
v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
v_mix_rgb2yuv_false_s
v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
v_mix_444_to_422_false_s
v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
v_mix_422_to_420_false_s
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
MultiPixStream2AXIvideo
VMixHlsDataFlowFunction
v_mix
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.constraint.tcl 
Execute         sc_get_clocks v_mix 
Execute         source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST v_mix MODULE2INSTS {v_mix v_mix VMixHlsDataFlowFunction grp_VMixHlsDataFlowFunction_fu_476 entry_proc entry_proc_U0 AXIvideo2MultiPixStream_1 AXIvideo2MultiPixStream_1_U0 reg_unsigned_short_1 {grp_reg_unsigned_short_1_fu_233 grp_reg_unsigned_short_1_fu_239 grp_reg_unsigned_short_1_fu_122 grp_reg_unsigned_short_1_fu_128} AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162 AXIvideo2MultiPixStream_1_Pipeline_loop_width grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182 AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210 AXIvideo2MultiPixStream_5 AXIvideo2MultiPixStream_5_U0 reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_259 grp_reg_unsigned_short_s_fu_265 grp_reg_unsigned_short_s_fu_259 grp_reg_unsigned_short_s_fu_265} AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180 AXIvideo2MultiPixStream_5_Pipeline_loop_width grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200 AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228 v_mix_420_to_422_false_2 v_mix_420_to_422_false_2_U0 v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94 v_mix_420_to_422_false_6 v_mix_420_to_422_false_6_U0 v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110 v_mix_420_to_422_false_s v_mix_420_to_422_false_U0 v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110 v_mix_422_to_444_false_3 v_mix_422_to_444_false_3_U0 v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94 v_mix_422_to_444_false_7 v_mix_422_to_444_false_7_U0 v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110 v_mix_422_to_444_false_s v_mix_422_to_444_false_U0 v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110 v_mix_yuv2rgb_false_4 v_mix_yuv2rgb_false_4_U0 v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82 v_mix_yuv2rgb_false_8 v_mix_yuv2rgb_false_8_U0 v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110 v_mix_yuv2rgb_false_s v_mix_yuv2rgb_false_U0 v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110 v_mix_upsample_false_9 v_mix_upsample_false_9_U0 v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98 v_mix_upsample_false_s v_mix_upsample_false_U0 v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98 v_mix_core_alpha_false_false_s v_mix_core_alpha_false_false_U0 v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 v_mix_core_alpha_false_false_10 v_mix_core_alpha_false_false_10_U0 v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 v_mix_rgb2yuv_false_s v_mix_rgb2yuv_false_U0 v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62 v_mix_444_to_422_false_s v_mix_444_to_422_false_U0 v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62 v_mix_422_to_420_false_s v_mix_422_to_420_false_U0 v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98} INST2MODULE {v_mix v_mix grp_VMixHlsDataFlowFunction_fu_476 VMixHlsDataFlowFunction entry_proc_U0 entry_proc AXIvideo2MultiPixStream_1_U0 AXIvideo2MultiPixStream_1 grp_reg_unsigned_short_1_fu_233 reg_unsigned_short_1 grp_reg_unsigned_short_1_fu_239 reg_unsigned_short_1 grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162 AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182 AXIvideo2MultiPixStream_1_Pipeline_loop_width grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210 AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream_5_U0 AXIvideo2MultiPixStream_5 grp_reg_unsigned_short_s_fu_259 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_265 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180 AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200 AXIvideo2MultiPixStream_5_Pipeline_loop_width grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228 AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol v_mix_420_to_422_false_2_U0 v_mix_420_to_422_false_2 grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94 v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422_false_6_U0 v_mix_420_to_422_false_6 grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110 v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 v_mix_420_to_422_false_U0 v_mix_420_to_422_false_s grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110 v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 v_mix_422_to_444_false_3_U0 v_mix_422_to_444_false_3 grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94 v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444_false_7_U0 v_mix_422_to_444_false_7 grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110 v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 v_mix_422_to_444_false_U0 v_mix_422_to_444_false_s grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110 v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 v_mix_yuv2rgb_false_4_U0 v_mix_yuv2rgb_false_4 grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82 v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb_false_8_U0 v_mix_yuv2rgb_false_8 grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110 v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 v_mix_yuv2rgb_false_U0 v_mix_yuv2rgb_false_s grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110 v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 v_mix_upsample_false_9_U0 v_mix_upsample_false_9 grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98 v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 v_mix_upsample_false_U0 v_mix_upsample_false_s grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98 v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 v_mix_core_alpha_false_false_U0 v_mix_core_alpha_false_false_s grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 v_mix_core_alpha_false_false_10_U0 v_mix_core_alpha_false_false_10 grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 v_mix_rgb2yuv_false_U0 v_mix_rgb2yuv_false_s grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62 v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 v_mix_444_to_422_false_U0 v_mix_444_to_422_false_s grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62 v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 v_mix_422_to_420_false_U0 v_mix_422_to_420_false_s grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62 v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_reg_unsigned_short_1_fu_122 reg_unsigned_short_1 grp_reg_unsigned_short_1_fu_128 reg_unsigned_short_1 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3} INSTDATA {v_mix {DEPTH 1 CHILDREN grp_VMixHlsDataFlowFunction_fu_476} grp_VMixHlsDataFlowFunction_fu_476 {DEPTH 2 CHILDREN {entry_proc_U0 AXIvideo2MultiPixStream_1_U0 AXIvideo2MultiPixStream_5_U0 AXIvideo2MultiPixStream_U0 v_mix_420_to_422_false_2_U0 v_mix_420_to_422_false_6_U0 v_mix_420_to_422_false_U0 v_mix_422_to_444_false_3_U0 v_mix_422_to_444_false_7_U0 v_mix_422_to_444_false_U0 v_mix_yuv2rgb_false_4_U0 v_mix_yuv2rgb_false_8_U0 v_mix_yuv2rgb_false_U0 v_mix_upsample_false_9_U0 v_mix_upsample_false_U0 v_mix_core_alpha_false_false_U0 v_mix_core_alpha_false_false_10_U0 v_mix_rgb2yuv_false_U0 v_mix_444_to_422_false_U0 v_mix_422_to_420_false_U0 MultiPixStream2AXIvideo_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} AXIvideo2MultiPixStream_1_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_1_fu_233 grp_reg_unsigned_short_1_fu_239 grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162 grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182 grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210}} grp_reg_unsigned_short_1_fu_233 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_1_fu_239 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start_fu_162 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_1_Pipeline_loop_width_fu_182 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol_fu_210 {DEPTH 4 CHILDREN {}} AXIvideo2MultiPixStream_5_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_s_fu_259 grp_reg_unsigned_short_s_fu_265 grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180 grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200 grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228}} grp_reg_unsigned_short_s_fu_259 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_s_fu_265 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start_fu_180 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_5_Pipeline_loop_width_fu_200 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol_fu_228 {DEPTH 4 CHILDREN {}} AXIvideo2MultiPixStream_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_s_fu_259 grp_reg_unsigned_short_s_fu_265 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_180 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_200 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_228 {DEPTH 4 CHILDREN {}} v_mix_420_to_422_false_2_U0 {DEPTH 3 CHILDREN grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94} grp_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2_fu_94 {DEPTH 4 CHILDREN {}} v_mix_420_to_422_false_6_U0 {DEPTH 3 CHILDREN grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110} grp_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_420_to_422_false_U0 {DEPTH 3 CHILDREN grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110} grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_422_to_444_false_3_U0 {DEPTH 3 CHILDREN grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94} grp_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2_fu_94 {DEPTH 4 CHILDREN {}} v_mix_422_to_444_false_7_U0 {DEPTH 3 CHILDREN grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110} grp_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_422_to_444_false_U0 {DEPTH 3 CHILDREN grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110} grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_yuv2rgb_false_4_U0 {DEPTH 3 CHILDREN grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82} grp_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2_fu_82 {DEPTH 4 CHILDREN {}} v_mix_yuv2rgb_false_8_U0 {DEPTH 3 CHILDREN grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110} grp_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_yuv2rgb_false_U0 {DEPTH 3 CHILDREN grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110} grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2_fu_110 {DEPTH 4 CHILDREN {}} v_mix_upsample_false_9_U0 {DEPTH 3 CHILDREN grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98} grp_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2_fu_98 {DEPTH 4 CHILDREN {}} v_mix_upsample_false_U0 {DEPTH 3 CHILDREN grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98} grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98 {DEPTH 4 CHILDREN {}} v_mix_core_alpha_false_false_U0 {DEPTH 3 CHILDREN grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170} grp_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3_fu_170 {DEPTH 4 CHILDREN {}} v_mix_core_alpha_false_false_10_U0 {DEPTH 3 CHILDREN grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132} grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132 {DEPTH 4 CHILDREN {}} v_mix_rgb2yuv_false_U0 {DEPTH 3 CHILDREN grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62} grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2_fu_62 {DEPTH 4 CHILDREN {}} v_mix_444_to_422_false_U0 {DEPTH 3 CHILDREN grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62} grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2_fu_62 {DEPTH 4 CHILDREN {}} v_mix_422_to_420_false_U0 {DEPTH 3 CHILDREN grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62} grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2_fu_62 {DEPTH 4 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_1_fu_122 grp_reg_unsigned_short_1_fu_128 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98}} grp_reg_unsigned_short_1_fu_122 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_1_fu_128 {DEPTH 4 CHILDREN {}} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98 {DEPTH 4 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_1_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3105_fu_203_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE icmp_ln3105 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_209_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE j_8 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln3109_fu_215_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109 VARIABLE or_ln3109 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp10301_fu_253_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081 VARIABLE cmp10301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln3150_fu_258_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE xor_ln3150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3101_fu_267_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE icmp_ln3101 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_272_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE i_6 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln3150_fu_300_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE select_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln3150_fu_282_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE and_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_25_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE x_25 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_111_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_25_fu_116_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE y_25 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_19_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE x_19 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_111_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_19_fu_116_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE y_19 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln897_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE icmp_ln897 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_6_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE x_6 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln895_fu_99_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE icmp_ln895 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_4_fu_104_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE y_4 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_5_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3105_fu_203_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE icmp_ln3105 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_209_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE j_6 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln3109_fu_215_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109 VARIABLE or_ln3109 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp10301_i_fu_279_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081 VARIABLE cmp10301_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln3150_fu_284_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE xor_ln3150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3101_fu_293_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE icmp_ln3101 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_298_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln3150_fu_326_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE select_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln3150_fu_308_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE and_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_24_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE x_24 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_24_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE y_24 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_18_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE x_18 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_18_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE y_18 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln897_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE icmp_ln897 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_4_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE x_4 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln895_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE icmp_ln895 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE y_2 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_10_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107 VARIABLE x_10 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_upsample_false_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_123_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_8_fu_128_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105 VARIABLE y_8 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln465_fu_236_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465 VARIABLE icmp_ln465 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_242_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465 VARIABLE add_ln465 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln477_fu_256_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477 VARIABLE icmp_ln477 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln477_fu_262_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477 VARIABLE xor_ln477 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln478_fu_268_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478 VARIABLE icmp_ln478 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_fu_274_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_1_fu_280_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_1 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_2_fu_286_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_2 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_3_fu_292_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_3 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_core_alpha_false_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln449_fu_198_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE shl_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln450_fu_208_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450 VARIABLE shl_ln450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add60_i_fu_233_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE add60_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add71_i_fu_245_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450 VARIABLE add71_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln463_fu_254_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE icmp_ln463 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln463_fu_259_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE add_ln463 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME ult_fu_273_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE ult LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev18_fu_278_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE rev18 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME notrhs_i_fu_285_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE notrhs_i LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3105_fu_203_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE icmp_ln3105 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_209_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3105 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln3109_fu_215_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3109 VARIABLE or_ln3109 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp10301_i_fu_279_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3081 VARIABLE cmp10301_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln3150_fu_284_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE xor_ln3150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3101_fu_293_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE icmp_ln3101 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_298_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3101 VARIABLE i_8 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln3150_fu_326_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE select_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln3150_fu_308_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3150 VARIABLE and_ln3150 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE icmp_ln76 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_22_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:76 VARIABLE x_22 LOOP VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_420_to_422_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln74_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE icmp_ln74 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_27_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:74 VARIABLE y_27 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_16_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:105 VARIABLE x_16 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_444_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_21_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:103 VARIABLE y_21 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln897_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE icmp_ln897 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:897 VARIABLE x_2 LOOP VITIS_LOOP_897_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_yuv2rgb_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln895_fu_135_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE icmp_ln895 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_6_fu_140_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:895 VARIABLE y_6 LOOP VITIS_LOOP_895_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_72_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_8_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:107 VARIABLE x_8 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_upsample_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_123_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_10_fu_128_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105 VARIABLE y_10 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln465_fu_143_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465 VARIABLE icmp_ln465 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_149_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465 VARIABLE add_ln465 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln477_fu_163_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477 VARIABLE icmp_ln477 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln477_fu_169_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477 VARIABLE xor_ln477 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln478_fu_175_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478 VARIABLE icmp_ln478 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_fu_181_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_2_fu_187_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_2 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_1_fu_193_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_1 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln476_4_fu_199_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476 VARIABLE and_ln476_4 LOOP VITIS_LOOP_465_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_core_alpha_false_false_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln449_fu_152_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE shl_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln450_fu_162_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450 VARIABLE shl_ln450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add60_fu_187_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE add60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add71_fu_199_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:450 VARIABLE add71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln463_fu_208_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE icmp_ln463 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln463_fu_213_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE add_ln463 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME ult_fu_227_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE ult LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev12_fu_232_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:463 VARIABLE rev12 LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME notrhs_fu_239_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:449 VARIABLE notrhs LOOP VITIS_LOOP_463_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1042_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1042 VARIABLE icmp_ln1042 LOOP VITIS_LOOP_1042_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_11_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1042 VARIABLE x_11 LOOP VITIS_LOOP_1042_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_rgb2yuv_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1040_fu_79_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040 VARIABLE icmp_ln1040 LOOP VITIS_LOOP_1040_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_12_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1040 VARIABLE y_12 LOOP VITIS_LOOP_1040_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln718_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:718 VARIABLE icmp_ln718 LOOP VITIS_LOOP_718_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_14_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:718 VARIABLE x_14 LOOP VITIS_LOOP_718_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_444_to_422_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln716_fu_79_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:716 VARIABLE icmp_ln716 LOOP VITIS_LOOP_716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_16_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:716 VARIABLE y_16 LOOP VITIS_LOOP_716_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln508_fu_78_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:508 VARIABLE icmp_ln508 LOOP VITIS_LOOP_508_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_20_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:508 VARIABLE x_20 LOOP VITIS_LOOP_508_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix_422_to_420_false_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln506_fu_79_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:506 VARIABLE icmp_ln506 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_22_fu_84_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:506 VARIABLE y_22 LOOP VITIS_LOOP_506_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3233_fu_161_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233 VARIABLE icmp_ln3233 LOOP VITIS_LOOP_3233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_167_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3233 VARIABLE j_2 LOOP VITIS_LOOP_3233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME axi_last_fu_177_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3246 VARIABLE axi_last LOOP VITIS_LOOP_3233_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_143_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3231_fu_149_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231 VARIABLE icmp_ln3231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln3231_1_fu_158_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231 VARIABLE icmp_ln3231_1 LOOP VITIS_LOOP_3231_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_163_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231 VARIABLE i_2 LOOP VITIS_LOOP_3231_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln3231_fu_169_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231 VARIABLE and_ln3231 LOOP VITIS_LOOP_3231_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} VMixHlsDataFlowFunction {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnable_val16_c12_U SOURCE :0 VARIABLE HwReg_layerEnable_val16_c12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {3 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerStartX_1_val17_c_U SOURCE :0 VARIABLE HwReg_layerStartX_1_val17_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerStartX_2_val18_c_U SOURCE :0 VARIABLE HwReg_layerStartX_2_val18_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerStartY_1_val19_c_U SOURCE :0 VARIABLE HwReg_layerStartY_1_val19_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerStartY_2_val20_c_U SOURCE :0 VARIABLE HwReg_layerStartY_2_val20_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerScaleFactor_1_val25_c_U SOURCE :0 VARIABLE HwReg_layerScaleFactor_1_val25_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 7 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerScaleFactor_2_val26_c_U SOURCE :0 VARIABLE HwReg_layerScaleFactor_2_val26_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer0_U SOURCE :0 VARIABLE srcLayer0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_0_val_c14_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_0_val_c14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer0Yuv422_U SOURCE :0 VARIABLE srcLayer0Yuv422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_0_val_c13_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_0_val_c13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer0Yuv_U SOURCE :0 VARIABLE srcLayer0Yuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_0_val_c_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_0_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outLayer0_U SOURCE :0 VARIABLE outLayer0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer1_U SOURCE :0 VARIABLE srcLayer1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_1_val_c17_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_1_val_c17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_1_val_c24_U SOURCE :0 VARIABLE HwReg_layerWidth_1_val_c24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_1_val_c32_U SOURCE :0 VARIABLE HwReg_layerHeight_1_val_c32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer1Yuv422_U SOURCE :0 VARIABLE srcLayer1Yuv422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_1_val_c16_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_1_val_c16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_1_val_c23_U SOURCE :0 VARIABLE HwReg_layerWidth_1_val_c23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_1_val_c31_U SOURCE :0 VARIABLE HwReg_layerHeight_1_val_c31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer1Yuv_U SOURCE :0 VARIABLE srcLayer1Yuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_1_val_c15_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_1_val_c15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_1_val_c22_U SOURCE :0 VARIABLE HwReg_layerWidth_1_val_c22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_1_val_c30_U SOURCE :0 VARIABLE HwReg_layerHeight_1_val_c30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer1Rgb_U SOURCE :0 VARIABLE srcLayer1Rgb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_1_val_c_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_1_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_1_val_c21_U SOURCE :0 VARIABLE HwReg_layerWidth_1_val_c21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_1_val_c29_U SOURCE :0 VARIABLE HwReg_layerHeight_1_val_c29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer1x_U SOURCE :0 VARIABLE srcLayer1x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_1_val_c_U SOURCE :0 VARIABLE HwReg_layerWidth_1_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_1_val_c_U SOURCE :0 VARIABLE HwReg_layerHeight_1_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outLayer1_U SOURCE :0 VARIABLE outLayer1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnable_val16_c_U SOURCE :0 VARIABLE HwReg_layerEnable_val16_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {3 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer2_U SOURCE :0 VARIABLE srcLayer2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_2_val_c20_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_2_val_c20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_2_val_c28_U SOURCE :0 VARIABLE HwReg_layerWidth_2_val_c28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_2_val_c36_U SOURCE :0 VARIABLE HwReg_layerHeight_2_val_c36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer2Yuv422_U SOURCE :0 VARIABLE srcLayer2Yuv422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_2_val_c19_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_2_val_c19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_2_val_c27_U SOURCE :0 VARIABLE HwReg_layerWidth_2_val_c27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_2_val_c35_U SOURCE :0 VARIABLE HwReg_layerHeight_2_val_c35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer2Yuv_U SOURCE :0 VARIABLE srcLayer2Yuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_2_val_c18_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_2_val_c18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_2_val_c26_U SOURCE :0 VARIABLE HwReg_layerWidth_2_val_c26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_2_val_c34_U SOURCE :0 VARIABLE HwReg_layerHeight_2_val_c34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer2Rgb_U SOURCE :0 VARIABLE srcLayer2Rgb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerEnableFlag_2_val_c_U SOURCE :0 VARIABLE HwReg_layerEnableFlag_2_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_2_val_c25_U SOURCE :0 VARIABLE HwReg_layerWidth_2_val_c25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_2_val_c33_U SOURCE :0 VARIABLE HwReg_layerHeight_2_val_c33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcLayer2x_U SOURCE :0 VARIABLE srcLayer2x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerWidth_2_val_c_U SOURCE :0 VARIABLE HwReg_layerWidth_2_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME HwReg_layerHeight_2_val_c_U SOURCE :0 VARIABLE HwReg_layerHeight_2_val_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outLayer2_U SOURCE :0 VARIABLE outLayer2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME outYuv_U SOURCE :0 VARIABLE outYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out422_U SOURCE :0 VARIABLE out422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out420_U SOURCE :0 VARIABLE out420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_mix {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U486 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerStartX_2 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U487 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2630 VARIABLE HwReg_layerStartY_2 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U488 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2631 VARIABLE tmp_s LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U489 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2632 VARIABLE tmp_4 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U490 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2633 VARIABLE HwReg_layerScaleFactor_2 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln2629_fu_722_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE icmp_ln2629 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln2629_1_fu_728_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE icmp_ln2629_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln2629_fu_734_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE or_ln2629 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerEnableFlag_2_fu_740_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerEnableFlag_2 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerScaleFactor_1_fu_748_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerScaleFactor_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerHeight_1_fu_756_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerHeight_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerWidth_1_fu_764_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerWidth_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerStartY_1_fu_772_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerStartY_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerStartX_1_fu_780_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerStartX_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerEnableFlag_1_fu_788_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerEnableFlag_1 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerEnableFlag_fu_796_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerEnableFlag LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerScaleFactor_fu_804_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerScaleFactor LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerHeight_fu_812_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerHeight LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerWidth_fu_820_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerWidth LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerStartY_fu_828_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerStartY LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME HwReg_layerStartX_fu_836_p3 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2629 VARIABLE HwReg_layerStartX LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_844_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626 VARIABLE i LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln2626_fu_850_p2 SOURCE /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2626 VARIABLE icmp_ln2626 LOOP VITIS_LOOP_2626_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_1 {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.5 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.4 seconds; current allocated memory: 901.711 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_mix with prefix main_design_v_mix_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_mix with prefix main_design_v_mix_0_0_.
Execute         syn_report -model v_mix -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.02 MHz
Command       autosyn done; 24.02 sec.
Command     csynth_design done; 120.05 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:00; Allocated memory: 670.801 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 5.2
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_mix xml_exists=0
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to main_design_v_mix_0_0_v_mix
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=82
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=183 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init
main_design_v_mix_0_0_fifo_w3_d7_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w16_d7_S
main_design_v_mix_0_0_fifo_w16_d8_S
main_design_v_mix_0_0_fifo_w8_d7_S
main_design_v_mix_0_0_fifo_w8_d8_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w3_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w1_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w16_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w16_d3_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_fifo_w24_d2_S
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0
main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0
main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0
main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0
main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0
main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0
main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0
main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0
main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0
main_design_v_mix_0_0_sparsemux_7_2_16_1_1
main_design_v_mix_0_0_sparsemux_7_2_8_1_1
main_design_v_mix_0_0_CTRL_s_axi
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
main_design_v_mix_0_0_regslice_both
entry_proc
reg_unsigned_short_1
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_1_Pipeline_loop_width
AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_1
v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_2
v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_3
v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_4
reg_unsigned_short_s
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_5_Pipeline_loop_width
AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream_5
v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_6
v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_7
v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_8
v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_9
v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_s
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2
v_mix_420_to_422_false_s
v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2
v_mix_422_to_444_false_s
v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2
v_mix_yuv2rgb_false_s
v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2
v_mix_upsample_false_s
v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3
v_mix_core_alpha_false_false_10
v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2
v_mix_rgb2yuv_false_s
v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2
v_mix_444_to_422_false_s
v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2
v_mix_422_to_420_false_s
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3
MultiPixStream2AXIvideo
VMixHlsDataFlowFunction
v_mix
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.rtl_wrap.cfg.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.compgen.dataonly.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_1.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_width.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_1.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_3.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_4.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_width.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_5.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_6.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_7.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_8.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_9.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_420_to_422_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_444_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_yuv2rgb_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_upsample_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_core_alpha_false_false_10.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_rgb2yuv_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_444_to_422_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix_422_to_420_false_s.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/VMixHlsDataFlowFunction.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.constraint.tcl 
Execute       sc_get_clocks v_mix 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.constraint.tcl 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 81.73 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:01:21; Allocated memory: 15.914 MB.
Execute     cleanup_all 
