********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Feb 13 2020
DATE   : 2020-02-13.18:27:41
COMMAND: -fileunit -writepp -parse -d uhdm -sv top.v -nobuiltin -nocache

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] top.v:1: No timescale set for "top".

[INFO :CP0300] Compilation...

[INFO :CP0303] top.v:1: Compile module "work@top".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:1: Top level module "work@top".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 1.

[NOTE :EL0510] Nb instances: 1.

[NOTE :EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

