// Seed: 1134303502
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  id_3(
      id_1, id_1, id_1, (id_0)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output tri1 id_3,
    output tri id_4,
    input uwire id_5,
    output logic id_6,
    input supply0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input logic id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wire id_13,
    output supply1 id_14,
    output wire id_15
);
  always @(negedge 1) begin
    if (id_9) begin
      id_15 = 1'b0 ^ 1 ^ id_7;
    end else id_6 <= id_10;
  end
  module_0(
      id_9, id_5
  );
endmodule
