arch                                   	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                 	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_frac_N10_mem32K_40nm_custom_pins.xml	ch_intrinsics.v	common       	2.76                 	     	0.07           	6716        	3        	0.29          	-1          	-1          	31536      	-1      	-1         	65     	99    	1           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_custom_pin_locs/run002/k6_frac_N10_mem32K_40nm_custom_pins.xml/ch_intrinsics.v/common	41684      	99                	130                	363                	493                  	1                 	251                 	295                   	12          	12           	144              	clb                      	auto       	0.12     	633                  	0.54      	0.00             	2.00656       	-201.062            	-2.00656            	2.00656                                                      	0.000395525                      	0.000351497          	0.0546874                       	0.048402            	50            	1412             	15                                    	5.66058e+06           	4.05111e+06          	418267.                          	2904.63                             	0.56                     	0.156865                                 	0.143097                     	1318                       	12                               	596                        	762                               	50158                      	17266                    	2.45758            	2.45758                                           	-238.852 	-2.45758 	0       	0       	534684.                     	3713.08                        	0.03                	0.0178395                           	0.0168983               
