INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/framebuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity framebuffer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/my_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/pixel_pusher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pixel_pusher
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regs
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/clock_div_25.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_25
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/clock_div_115200.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div_112500
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Downloads/embeddedLabs/lab_5/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
