// Seed: 2992923378
module module_0;
  id_1 :
  assert property (@(negedge 1) 1 == (1 !== 1))
  else $display;
  assign id_1 = 1 - 1;
  always @(1'd0) @(posedge id_1) id_1 <= id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
