{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544430919671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544430919676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:35:19 2018 " "Processing started: Mon Dec 10 15:35:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544430919676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430919676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assginment1 -c Assginment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assginment1 -c Assginment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430919676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544430920047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544430920048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2 " "Found entity 1: fulladder2" {  } { { "fulladder2.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bits_single.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bits_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4bits_single " "Found entity 1: adder4bits_single" {  } { { "adder4bits_single.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changetobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file changetobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 changetoBCD " "Found entity 1: changetoBCD" {  } { { "changetoBCD.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7segment " "Found entity 1: BCD_to_7segment" {  } { { "BCD_to_7segment.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/BCD_to_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Counter " "Found entity 1: Clock_Counter" {  } { { "Clock_Counter.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/Clock_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fsm_clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fsm_clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_FSM_ClockCounter " "Found entity 1: test_FSM_ClockCounter" {  } { { "test_FSM_ClockCounter.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/test_FSM_ClockCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_time.v 1 1 " "Found 1 design units, including 1 entities, in source file register_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Time " "Found entity 1: Register_Time" {  } { { "Register_Time.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/Register_Time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_test1.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_test1 " "Found entity 1: circuit_test1" {  } { { "circuit_test1.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterstate.v 1 1 " "Found 1 design units, including 1 entities, in source file counterstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterState " "Found entity 1: counterState" {  } { { "counterState.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlight.v 1 1 " "Found 1 design units, including 1 entities, in source file counterlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterLight " "Found entity 1: counterLight" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544430929931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929931 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x adder4bits_single.v(9) " "Verilog HDL Implicit Net warning at adder4bits_single.v(9): created implicit net for \"x\"" {  } { { "adder4bits_single.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544430929931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterLight " "Elaborating entity \"counterLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544430929958 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "counterLight.v(25) " "Verilog HDL Case Statement warning at counterLight.v(25): incomplete case statement has no default case item" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544430929963 "|counterLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_A counterLight.v(25) " "Verilog HDL Always Construct warning at counterLight.v(25): inferring latch(es) for variable \"counter_A\", which holds its previous value in one or more paths through the always construct" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544430929964 "|counterLight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "counterLight.v(37) " "Verilog HDL Case Statement warning at counterLight.v(37): incomplete case statement has no default case item" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544430929964 "|counterLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_B counterLight.v(37) " "Verilog HDL Always Construct warning at counterLight.v(37): inferring latch(es) for variable \"counter_B\", which holds its previous value in one or more paths through the always construct" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544430929964 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[0\] counterLight.v(37) " "Inferred latch for \"counter_B\[0\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929964 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[1\] counterLight.v(37) " "Inferred latch for \"counter_B\[1\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929964 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[2\] counterLight.v(37) " "Inferred latch for \"counter_B\[2\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[3\] counterLight.v(37) " "Inferred latch for \"counter_B\[3\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[4\] counterLight.v(37) " "Inferred latch for \"counter_B\[4\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[5\] counterLight.v(37) " "Inferred latch for \"counter_B\[5\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_B\[6\] counterLight.v(37) " "Inferred latch for \"counter_B\[6\]\" at counterLight.v(37)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[0\] counterLight.v(25) " "Inferred latch for \"counter_A\[0\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[1\] counterLight.v(25) " "Inferred latch for \"counter_A\[1\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[2\] counterLight.v(25) " "Inferred latch for \"counter_A\[2\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[3\] counterLight.v(25) " "Inferred latch for \"counter_A\[3\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[4\] counterLight.v(25) " "Inferred latch for \"counter_A\[4\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[5\] counterLight.v(25) " "Inferred latch for \"counter_A\[5\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_A\[6\] counterLight.v(25) " "Inferred latch for \"counter_A\[6\]\" at counterLight.v(25)" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430929965 "|counterLight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterState counterState:counter1 " "Elaborating entity \"counterState\" for hierarchy \"counterState:counter1\"" {  } { { "counterLight.v" "counter1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544430929995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counterState.v(10) " "Verilog HDL assignment warning at counterState.v(10): truncated value with size 32 to match size of target (7)" {  } { { "counterState.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterState.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544430929996 "|counterState"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counterState.v(15) " "Verilog HDL assignment warning at counterState.v(15): truncated value with size 32 to match size of target (7)" {  } { { "counterState.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterState.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544430929996 "|counterState"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[0\]\$latch " "Latch counter_A\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[1\]\$latch " "Latch counter_A\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[2\]\$latch " "Latch counter_A\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[3\]\$latch " "Latch counter_A\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[4\]\$latch " "Latch counter_A\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[5\]\$latch " "Latch counter_A\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_A\[6\]\$latch " "Latch counter_A\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[0\]\$latch " "Latch counter_B\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[1\]\$latch " "Latch counter_B\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[2\]\$latch " "Latch counter_B\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930847 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[3\]\$latch " "Latch counter_B\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930848 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[4\]\$latch " "Latch counter_B\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930848 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[5\]\$latch " "Latch counter_B\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930848 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter_B\[6\]\$latch " "Latch counter_B\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544430930848 ""}  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544430930848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544430931005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544430931952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544430931952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544430932056 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544430932056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544430932056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544430932056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544430932104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:35:32 2018 " "Processing ended: Mon Dec 10 15:35:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544430932104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544430932104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544430932104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544430932104 ""}
