{
    "DESIGN_NAME": "seq_detector_mealy",
    "VERILOG_FILES": "designs/seq_detector/src/seq_detector_mealy.v",
    "VERILOG_INCLUDE_DIRS": "designs/seq_detector/src",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "PL_TARGET_DENSITY": 0.65,
    "SYNTH_STRATEGY": "DELAY 0",
    "FP_CORE_UTIL": 50
}
