<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/top_level_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clk_main</data>
<data>50.0 MHz</data>
<data>266.5 MHz</data>
<data>16.248</data>
</row>
<row>
<data>ident_coreinst.comm_block_INST.dr2_tck</data>
<data>1.0 MHz</data>
<data>2922.3 MHz</data>
<data>999.658</data>
</row>
<row>
<data>jtag_interface_x|b9_nv_oQwfYF</data>
<data>100.0 MHz</data>
<data>508.9 MHz</data>
<data>8.035</data>
</row>
<row>
<data>jtag_interface_x|b10_8Kz_rKlrtX</data>
<data>100.0 MHz</data>
<data>219.5 MHz</data>
<data>5.444</data>
</row>
<row>
<data>jtag_interface_x|identify_clk_int_inferred_clock</data>
<data>100.0 MHz</data>
<data>215.8 MHz</data>
<data>5.366</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>212.4 MHz</data>
<data>5.291</data>
</row>
</report_table>
