Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep  9 22:02:30 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0                43572        0.044        0.000                      0                43572        4.020        0.000                       0                 14930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.177        0.000                      0                30643        0.044        0.000                      0                30643        4.020        0.000                       0                 14930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.373        0.000                      0                12929        2.257        0.000                      0                12929  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[25][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 3.111ns (32.855%)  route 6.358ns (67.145%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.921    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.035    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.369 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][31]_i_11/O[1]
                         net (fo=1, routed)           0.738    11.106    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[29]
    SLICE_X75Y27         LUT6 (Prop_lut6_I5_O)        0.303    11.409 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][29]_i_1/O
                         net (fo=64, routed)          1.152    12.561    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[29]
    SLICE_X63Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[25][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.544    12.724    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X63Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[25][29]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)       -0.061    12.738    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[25][29]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[61][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 3.111ns (32.948%)  route 6.331ns (67.052%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.921    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.035    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.369 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][31]_i_11/O[1]
                         net (fo=1, routed)           0.738    11.106    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[29]
    SLICE_X75Y27         LUT6 (Prop_lut6_I5_O)        0.303    11.409 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][29]_i_1/O
                         net (fo=64, routed)          1.125    12.534    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[29]
    SLICE_X83Y19         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[61][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.551    12.731    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X83Y19         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[61][29]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X83Y19         FDCE (Setup_fdce_C_D)       -0.081    12.725    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[61][29]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[37][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 3.111ns (32.912%)  route 6.341ns (67.088%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.921    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.035    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.369 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][31]_i_11/O[1]
                         net (fo=1, routed)           0.738    11.106    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[29]
    SLICE_X75Y27         LUT6 (Prop_lut6_I5_O)        0.303    11.409 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][29]_i_1/O
                         net (fo=64, routed)          1.135    12.544    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[29]
    SLICE_X63Y29         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[37][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.545    12.724    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X63Y29         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[37][29]/C
                         clock pessimism              0.230    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)       -0.058    12.742    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[37][29]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[38][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.111ns (32.825%)  route 6.367ns (67.175%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.921    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.035    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.369 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][31]_i_11/O[1]
                         net (fo=1, routed)           0.738    11.106    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[29]
    SLICE_X75Y27         LUT6 (Prop_lut6_I5_O)        0.303    11.409 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][29]_i_1/O
                         net (fo=64, routed)          1.160    12.570    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[29]
    SLICE_X62Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[38][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.544    12.724    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X62Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[38][29]/C
                         clock pessimism              0.230    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)       -0.028    12.771    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[38][29]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[40][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 3.015ns (32.069%)  route 6.387ns (67.931%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.921 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.921    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4_n_0
    SLICE_X85Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.035    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][27]_i_4_n_0
    SLICE_X85Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.274 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][31]_i_11/O[2]
                         net (fo=1, routed)           0.763    11.037    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[30]
    SLICE_X74Y20         LUT6 (Prop_lut6_I5_O)        0.302    11.339 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][30]_i_1/O
                         net (fo=64, routed)          1.155    12.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[30]
    SLICE_X67Y23         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[40][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.542    12.721    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X67Y23         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[40][30]/C
                         clock pessimism              0.230    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X67Y23         FDCE (Setup_fdce_C_D)       -0.081    12.716    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[40][30]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -12.494    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/the_count_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 3.472ns (36.853%)  route 5.949ns (63.147%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.747     3.041    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/s00_axi_aclk
    SLICE_X28Y4          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/the_count_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.456     3.497 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/the_count_reg[1]_rep/Q
                         net (fo=98, routed)          1.700     5.197    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/the_count_reg[1]_rep_n_0
    SLICE_X23Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.321 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q[15]_i_95__1/O
                         net (fo=1, routed)           0.000     5.321    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q[15]_i_95__1_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     5.559 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_53__1/O
                         net (fo=1, routed)           0.000     5.559    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_53__1_n_0
    SLICE_X23Y17         MUXF8 (Prop_muxf8_I0_O)      0.104     5.663 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_32__1/O
                         net (fo=1, routed)           1.375     7.038    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_32__1_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.316     7.354 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q[15]_i_24__1/O
                         net (fo=2, routed)           1.023     8.378    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/W_q[63]__0[9]
    SLICE_X48Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.502 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q[15]_i_16__1/O
                         net (fo=2, routed)           0.627     9.128    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q[15]_i_16__1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.532 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[15]_i_13__1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[19]_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     9.649    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[19]_i_13__1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.972 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter/T1_q_reg[23]_i_13__1/O[1]
                         net (fo=2, routed)           0.573    10.546    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hash_round_counter_n_25
    SLICE_X53Y33         LUT5 (Prop_lut5_I0_O)        0.306    10.852 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q[19]_i_3__1/O
                         net (fo=2, routed)           0.651    11.502    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q[19]_i_3__1_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.900 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.900    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[19]_i_1__1_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.014    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[23]_i_1__1_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.128    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[27]_i_1__1_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.462 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[31]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.462    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q0[29]
    SLICE_X51Y36         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.477    12.656    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X51Y36         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[29]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X51Y36         FDCE (Setup_fdce_C_D)        0.062    12.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/T1_q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[39][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 2.883ns (30.751%)  route 6.492ns (69.249%))
  Logic Levels:           11  (CARRY4=4 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.798     3.092    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/s00_axi_aclk
    SLICE_X91Y9          FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y9          FDCE (Prop_fdce_C_Q)         0.456     3.548 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5/Q
                         net (fo=120, routed)         1.722     5.270    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[1]_rep__5_n_0
    SLICE_X78Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.394 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27/O
                         net (fo=1, routed)           0.000     5.394    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q[22]_i_27_n_0
    SLICE_X78Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     5.611 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9/O
                         net (fo=2, routed)           0.883     6.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/smallS0_q_reg[22]_i_9_n_0
    SLICE_X80Y5          LUT6 (Prop_lut6_I3_O)        0.299     6.793 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47/O
                         net (fo=2, routed)           0.787     7.580    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_47_n_0
    SLICE_X80Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27/O
                         net (fo=2, routed)           0.773     8.477    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_27_n_0
    SLICE_X84Y12         LUT5 (Prop_lut5_I1_O)        0.124     8.601 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13/O
                         net (fo=2, routed)           0.304     8.905    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_13_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17/O
                         net (fo=1, routed)           0.000     9.029    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][11]_i_17_n_0
    SLICE_X85Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.579    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][11]_i_4_n_0
    SLICE_X85Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][15]_i_4_n_0
    SLICE_X85Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.807    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][19]_i_4_n_0
    SLICE_X85Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q_reg[62][23]_i_4/O[1]
                         net (fo=1, routed)           0.705    10.846    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_d[63]0[21]
    SLICE_X81Y21         LUT6 (Prop_lut6_I5_O)        0.303    11.149 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/W_q[62][21]_i_1/O
                         net (fo=64, routed)          1.318    12.467    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_d[0]_67[21]
    SLICE_X74Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[39][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.547    12.726    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X74Y28         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[39][21]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X74Y28         FDCE (Setup_fdce_C_D)       -0.103    12.699    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[39][21]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 5.216ns (53.972%)  route 4.448ns (46.028%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.660     2.954    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X35Y32         FDPE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/Q
                         net (fo=38, routed)          0.605     4.015    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/Q[0]
    SLICE_X35Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4/O
                         net (fo=256, routed)         0.915     5.054    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.178 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[248]_i_2/O
                         net (fo=3, routed)           0.610     5.788    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/output[1]_0[248]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.124     5.912 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291/O
                         net (fo=1, routed)           0.000     5.912    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.425 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     7.829    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.180    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.297 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     8.297    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.414    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.531    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.648    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     8.765    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.882    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.999 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.999    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.116 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68/CO[3]
                         net (fo=1, routed)           0.001     9.117    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.234    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.351    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.585    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.702    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.819    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.936    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.053 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_3/CO[3]
                         net (fo=5, routed)           1.215    11.268    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/CO[0]
    SLICE_X27Y50         LUT4 (Prop_lut4_I3_O)        0.124    11.392 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output_q[16]_i_2/O
                         net (fo=135, routed)         1.102    12.494    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output_q[16]_i_2_n_0
    SLICE_X28Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.618 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hash_q[237]_i_1/O
                         net (fo=1, routed)           0.000    12.618    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/sha256d_hash[237]
    SLICE_X28Y42         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.570    12.750    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[237]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.031    12.856    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[237]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 5.216ns (54.891%)  route 4.287ns (45.110%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.660     2.954    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X35Y32         FDPE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/Q
                         net (fo=38, routed)          0.605     4.015    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/Q[0]
    SLICE_X35Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4/O
                         net (fo=256, routed)         0.915     5.054    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.178 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[248]_i_2/O
                         net (fo=3, routed)           0.610     5.788    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/output[1]_0[248]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.124     5.912 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291/O
                         net (fo=1, routed)           0.000     5.912    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.425 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     7.829    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.180    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.297 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     8.297    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.414    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.531    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.648    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     8.765    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.882    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.999 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.999    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.116 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68/CO[3]
                         net (fo=1, routed)           0.001     9.117    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.234    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.351    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.585    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.702    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.819    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.936    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.053 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_3/CO[3]
                         net (fo=5, routed)           0.971    11.024    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/CO[0]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.124    11.148 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output_q[31]_i_3/O
                         net (fo=136, routed)         1.185    12.333    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/FSM_onehot_currentstate_reg[6]
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.457 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hash_q[246]_i_1/O
                         net (fo=1, routed)           0.000    12.457    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/sha256d_hash[246]
    SLICE_X31Y53         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.525    12.704    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[246]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.031    12.696    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[246]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 5.216ns (54.914%)  route 4.283ns (45.086%))
  Logic Levels:           37  (CARRY4=32 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.660     2.954    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X35Y32         FDPE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.410 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/currentstate_reg[0]/Q
                         net (fo=38, routed)          0.605     4.015    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/Q[0]
    SLICE_X35Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4/O
                         net (fo=256, routed)         0.915     5.054    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[255]_i_4_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.178 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/hash_q[248]_i_2/O
                         net (fo=3, routed)           0.610     5.788    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/output[1]_0[248]
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.124     5.912 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291/O
                         net (fo=1, routed)           0.000     5.912    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q[1][0]_i_291_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.425 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000     6.425    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_275_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.542 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     6.542    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_266_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.659 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.659    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_257_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.776 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000     6.776    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_248_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.893 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_239_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.010 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.010    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_230_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.127 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221/CO[3]
                         net (fo=1, routed)           0.000     7.127    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_221_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.244 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212/CO[3]
                         net (fo=1, routed)           0.000     7.244    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_212_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.361 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000     7.361    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_203_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194/CO[3]
                         net (fo=1, routed)           0.000     7.478    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_194_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185/CO[3]
                         net (fo=1, routed)           0.000     7.595    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_185_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000     7.712    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_176_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000     7.829    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_167_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.946 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158/CO[3]
                         net (fo=1, routed)           0.000     7.946    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_158_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.063 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149/CO[3]
                         net (fo=1, routed)           0.000     8.063    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_149_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.180 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.180    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_140_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.297 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     8.297    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_131_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.414 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000     8.414    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_122_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.531 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000     8.531    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_113_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.648 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     8.648    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_104_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.765 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000     8.765    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_95_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.882 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.882    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_86_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.999 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.999    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_77_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.116 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68/CO[3]
                         net (fo=1, routed)           0.001     9.117    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_68_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.234 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.234    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_59_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.351 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     9.351    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_50_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_41_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.585    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_32_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.702    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_23_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.819    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.936    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_5_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.053 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/nonce_q_reg[1][0]_i_3/CO[3]
                         net (fo=5, routed)           0.971    11.024    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/CO[0]
    SLICE_X33Y57         LUT4 (Prop_lut4_I3_O)        0.124    11.148 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/output_q[31]_i_3/O
                         net (fo=136, routed)         1.181    12.329    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/FSM_onehot_currentstate_reg[6]
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124    12.453 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hash_q[242]_i_1/O
                         net (fo=1, routed)           0.000    12.453    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/sha256d_hash[242]
    SLICE_X31Y53         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.525    12.704    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y53         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[242]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.029    12.694    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/hash_q_reg[242]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.571     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.230ns (49.432%)  route 0.235ns (50.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.558     0.894    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][23]/Q
                         net (fo=5, routed)           0.235     1.257    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6]_275[23]
    SLICE_X46Y43         LUT3 (Prop_lut3_I0_O)        0.102     1.359 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q[7][23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_d[7]_295[23]
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.829     1.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][23]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         FDCE (Hold_fdce_C_D)         0.131     1.291    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][23]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hv_q_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/input2_q_reg[232]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.567%)  route 0.239ns (51.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.580     0.916    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X60Y51         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hv_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.128     1.044 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hv_q_reg[0][8]/Q
                         net (fo=3, routed)           0.239     1.283    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/hv_q_reg[0]_278[8]
    SLICE_X58Y48         LUT5 (Prop_lut5_I4_O)        0.098     1.381 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/input2_q[232]_i_1__0/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/output1[232]
    SLICE_X58Y48         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/input2_q_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.853     1.219    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/s00_axi_aclk
    SLICE_X58Y48         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/input2_q_reg[232]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X58Y48         FDCE (Hold_fdce_C_D)         0.121     1.310    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/input2_q_reg[232]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.693%)  route 0.161ns (53.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.161     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.046     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.187ns (39.709%)  route 0.284ns (60.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.563     0.899    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X41Y47         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[7][0]/Q
                         net (fo=3, routed)           0.284     1.323    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[7]_374[0]
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.046     1.369 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q[7][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_d[7]_393[0]
    SLICE_X38Y52         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.825     1.191    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X38Y52         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[7][0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.131     1.292    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[5][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[5][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.246ns (52.027%)  route 0.227ns (47.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.559     0.895    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X34Y50         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[5][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.148     1.043 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[5][30]/Q
                         net (fo=3, routed)           0.227     1.269    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/hv_q_reg[5]_370[30]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.098     1.367 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q[5][30]_i_1__2/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_d[5]_389[30]
    SLICE_X34Y48         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.831     1.197    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X34Y48         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[5][30]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.121     1.288    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/words_q_reg[5][30]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.863%)  route 0.247ns (60.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.247     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_1
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_R)        -0.018     1.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.683%)  route 0.283ns (60.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.558     0.894    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][22]/Q
                         net (fo=5, routed)           0.283     1.317    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6]_275[22]
    SLICE_X46Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.362 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q[7][22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_d[7]_295[22]
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.829     1.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][22]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         FDCE (Hold_fdce_C_D)         0.121     1.281    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.230ns (47.619%)  route 0.253ns (52.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.558     0.894    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X51Y44         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.128     1.021 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6][21]/Q
                         net (fo=5, routed)           0.253     1.275    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[6]_275[21]
    SLICE_X46Y43         LUT3 (Prop_lut3_I0_O)        0.102     1.377 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q[7][21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_d[7]_295[21]
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.829     1.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/s00_axi_aclk
    SLICE_X46Y43         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][21]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y43         FDCE (Hold_fdce_C_D)         0.131     1.291    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha1/words_q_reg[7][21]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y97    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y57    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y55    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y57    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y57    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y89    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y55    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y55    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y96    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[63][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.580ns (6.572%)  route 8.245ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.758    11.876    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X31Y79         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[63][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.514    12.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X31Y79         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[63][20]/C
                         clock pessimism              0.115    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X31Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.249    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[63][20]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[4][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 0.580ns (6.615%)  route 8.188ns (93.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.701    11.819    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X28Y76         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.510    12.689    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X28Y76         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[4][20]/C
                         clock pessimism              0.115    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X28Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.245    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[4][20]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[23][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 0.580ns (6.618%)  route 8.184ns (93.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.697    11.815    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X29Y76         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[23][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.510    12.689    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X29Y76         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[23][16]/C
                         clock pessimism              0.115    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X29Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.245    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[23][16]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[46][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 0.580ns (6.668%)  route 8.119ns (93.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.632    11.750    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X52Y84         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[46][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.460    12.639    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X52Y84         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[46][25]/C
                         clock pessimism              0.115    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[46][25]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.580ns (6.671%)  route 8.114ns (93.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.628    11.745    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X53Y84         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.460    12.639    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X53Y84         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][27]/C
                         clock pessimism              0.115    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][27]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.580ns (6.671%)  route 8.114ns (93.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.628    11.745    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X53Y84         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.460    12.639    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X53Y84         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][30]/C
                         clock pessimism              0.115    12.754    
                         clock uncertainty           -0.154    12.600    
    SLICE_X53Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.195    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[7][30]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[41][20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 0.580ns (6.572%)  route 8.245ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.758    11.876    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X30Y79         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[41][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.514    12.693    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X30Y79         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[41][20]/C
                         clock pessimism              0.115    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X30Y79         FDCE (Recov_fdce_C_CLR)     -0.319    12.335    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[41][20]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[51][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.580ns (6.679%)  route 8.104ns (93.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.618    11.735    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X52Y92         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[51][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.465    12.644    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[51][28]/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.200    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[51][28]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.580ns (6.646%)  route 8.147ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.661    11.778    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X27Y69         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.510    12.689    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X27Y69         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][0]/C
                         clock pessimism              0.115    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X27Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.245    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][0]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 0.580ns (6.587%)  route 8.225ns (93.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.757     3.051    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          3.487     6.994    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.124     7.118 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       4.738    11.856    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/the_count_reg[5]
    SLICE_X26Y75         FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       1.504    12.683    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/s00_axi_aclk
    SLICE_X26Y75         FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][16]/C
                         clock pessimism              0.115    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X26Y75         FDCE (Recov_fdce_C_CLR)     -0.319    12.325    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[0].sha256_inst/sha2/W_q_reg[17][16]
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.257ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[33][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.186ns (7.509%)  route 2.291ns (92.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.662     3.408    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X111Y43        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[33][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.913     1.279    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X111Y43        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[33][6]/C
                         clock pessimism             -0.035     1.244    
    SLICE_X111Y43        FDCE (Remov_fdce_C_CLR)     -0.092     1.152    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[33][6]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[45][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.186ns (7.520%)  route 2.287ns (92.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.659     3.405    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X102Y39        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[45][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.882     1.248    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X102Y39        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[45][5]/C
                         clock pessimism             -0.035     1.213    
    SLICE_X102Y39        FDCE (Remov_fdce_C_CLR)     -0.067     1.146    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[45][5]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.261ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[29][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.186ns (7.496%)  route 2.295ns (92.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.666     3.413    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X110Y43        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[29][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.913     1.279    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X110Y43        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[29][6]/C
                         clock pessimism             -0.035     1.244    
    SLICE_X110Y43        FDCE (Remov_fdce_C_CLR)     -0.092     1.152    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[29][6]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.186ns (7.393%)  route 2.330ns (92.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.701     3.447    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X108Y42        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.911     1.277    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X108Y42        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.186ns (7.393%)  route 2.330ns (92.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.701     3.447    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X108Y42        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.911     1.277    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X108Y42        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X108Y42        FDCE (Remov_fdce_C_CLR)     -0.067     1.175    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[18][6]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.284ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[38][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.186ns (7.520%)  route 2.287ns (92.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.659     3.405    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X103Y39        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[38][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.882     1.248    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X103Y39        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[38][5]/C
                         clock pessimism             -0.035     1.213    
    SLICE_X103Y39        FDCE (Remov_fdce_C_CLR)     -0.092     1.121    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[38][5]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.468%)  route 2.305ns (92.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.676     3.422    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/slv_reg27_reg[0]
    SLICE_X100Y25        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.867     1.233    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X100Y25        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][20]/C
                         clock pessimism             -0.035     1.198    
    SLICE_X100Y25        FDCE (Remov_fdce_C_CLR)     -0.067     1.131    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.468%)  route 2.305ns (92.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.676     3.422    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/slv_reg27_reg[0]
    SLICE_X100Y25        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.867     1.233    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/s00_axi_aclk
    SLICE_X100Y25        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][27]/C
                         clock pessimism             -0.035     1.198    
    SLICE_X100Y25        FDCE (Remov_fdce_C_CLR)     -0.067     1.131    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/W_q_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[2][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.186ns (7.393%)  route 2.330ns (92.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.701     3.447    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X109Y42        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.911     1.277    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X109Y42        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[2][5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X109Y42        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.306ns  (arrival time - required time)
  Source:                 design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[22][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.186ns (7.367%)  route 2.339ns (92.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.596     0.932    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/slv_reg27_reg[0]/Q
                         net (fo=50, routed)          1.629     2.701    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count_reg[5]_6
    SLICE_X110Y35        LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha1/w_counter/the_count[5]_i_3__6/O
                         net (fo=12929, routed)       0.710     3.456    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/the_count_reg[5]_0
    SLICE_X107Y42        FDCE                                         f  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[22][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14930, routed)       0.911     1.277    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/s00_axi_aclk
    SLICE_X107Y42        FDCE                                         r  design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[22][5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X107Y42        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    design_1_i/multi_sha256d_axi_ip_0/U0/multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst/multi_sha256d_inst/SHA256D_INST_GEN[1].sha256_inst/sha2/W_q_reg[22][5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  2.306    





