Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Thu Jul 24 19:22:24 2014
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file FinalDesign_wrapper_control_sets_placed.rpt
| Design       : FinalDesign_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   189 |
| Minimum Number of register sites lost to control set restrictions |   574 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2277 |          756 |
| No           | No                    | Yes                    |              14 |           10 |
| No           | Yes                   | No                     |             461 |          180 |
| Yes          | No                    | No                     |             851 |          288 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |            1819 |          520 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                   Enable Signal                                                                                                                   |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehekjd                               |                1 |              1 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                1 |              1 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsi2pxgzhumx0nx0152iocfizz5cdi3mtn5yq2f                                                                                                                                                          |                                                                                                                                                                            |                1 |              1 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync                                                                  |                1 |              1 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                            |                                                                                                                                                                            |                1 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                                                                                                                                                |                                                                                                                                                                            |                1 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                   |                2 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST_FULL_FF                                                                                           |                1 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                   |                1 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |                2 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                   |                                                                                                                                                                            |                1 |              2 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_wr_fifo                                                                                      |                                                                                                                                                                            |                1 |              3 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                                        | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                    |                3 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                                        |                                                                                                                                                                            |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                                                        |                                                                                                                                                                            |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                        |                                                                                                                                                                            |                3 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                        | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                 |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                                                           |                                                                                                                                                                            |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1                                                                                                                                                                           | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1__1                                                                                                                                                                                               | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF                                                                                                                                                                       | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Rc_Data_Exists                                                                                                                                                                                              | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                           |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Tx_data_exists                                                                                                                                                                                              | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                               | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                   |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                    | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                1 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                         | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                            |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/lpf_int                                                                                                                   |                2 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsnbeireagdzmj4jtr52igusp4ehac2r4bdrvgrhc52ioaasmqvcpqmilaghyi                                                            |                4 |              4 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_cr_i[0]_i_1                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                4 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                              | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                      |                1 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[10]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                1 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                            | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_rd_sts_reg_full_i_1                                                                                                   |                2 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_token_cntr[4]_i_1                                                                                                                                                                            | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsng5tl2wheip2chfbvh5crt14feprd21                                                                                                                                                                |                                                                                                                                                                            |                2 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/flag_to_repeat_after_fsize_less_err                                                                                                                                | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1                                                                            |                1 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                |                3 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2                                                                                                                                                      | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1                                                                               |                2 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1                                                                                                                                                              | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                2 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsng5tl2wheip2chfbvh5crt14feprd21                                                                                                                                                                |                                                                                                                                                                            |                2 |              5 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/fifo_rd_en                                                                                                                                                                                  |                                                                                                                                                                            |                4 |              5 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/proc_sys_reset/U0/lpf_int                                                                                                                                    |                3 |              5 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_in_de_mux_i_1                                                                                                    |                5 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                         |                                                                                                                                                                            |                2 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | FinalDesign_i/proc_sys_reset/U0/clear                                                                                                                                      |                1 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_Reset                                                                                                     |                2 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_FSM_onehot_dmacntrl_cs[6]_i_1                                                                                                                                                                    | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                3 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                3 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2ioh5tl2igb                                                    |                1 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/clear                                                                                                                     |                1 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                          |                                                                                                                                                                            |                2 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                          |                                                                                                                                                                            |                1 |              6 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_state[6]_i_2                                                                                                                                                                                       | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_state[6]_i_1                                                                                                                |                2 |              7 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_adr_i[0]_i_1                                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |              7 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_count[6]_i_1                                                                                                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              7 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                       |                4 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_2                                                                                                                                                                                     | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                                                                                                                                             |                                                                                                                                                                            |                1 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_rdByteCntr[0]_i_1                                                                                                                                                                                             | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/Tx_fifo_rst                                                                                                                          |                4 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsag5tl3gazsgqvcdp2kgq5yur4eptd                                                                                                                                                                  |                                                                                                                                                                            |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                            | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                2 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                                                                                                                             |                                                                                                                                                                            |                1 |              8 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsnirciit                                                                                                                        |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/intc_if[0]                                                                                                                                                                                        | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsig5tl2lkdad2oke52kgq5yur4eptd                                                                                           |                2 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                1 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsig5tl3gazshedb5yunb5rjd2i5gd                                                                                                                                                                   |                                                                                                                                                                            |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_data_int[7]_i_1                                                                                                                                                                                               | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                2 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                          | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                   |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_cmnds_queued[7]_i_2                                                                                                                                                                              | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/cmnds_queued0                                                                          |                2 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[0]                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                5 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehd5zz4hfcd                          |                3 |              8 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsn2pxgzhumx0nx0152iocfizz5cdi3mtn5yq2w                                                                                                                                                          | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsfg5tl3y5onspizpu1pvx5yq2ekrtt4egr0zg15rbyey5eiqg                                                                        |                3 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                           |                4 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_FSM_onehot_scl_state[8]_i_2                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                6 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                           |                4 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                           |                4 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                     |                4 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                           |                4 |              9 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                5 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                             |                6 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                   | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST                                                                                                   |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                                      | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                |                2 |             10 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_sync_i/count_reset                                                                                               |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                               |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1                                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsusta_i[9]_i_1                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsudat_i[9]_i_1                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_tsusto_i[9]_i_1                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_thdsta_i[9]_i_1                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                4 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                             |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_thddat_i[9]_i_1                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                5 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_tbuf_i[9]_i_1                                                                                                                                                                                    | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                2 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_tlow_i[9]_i_1                                                                                                                                                                                    | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                4 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_q_int[0]_i_1__0                                                                                                                                                                                               | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                4 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_timing_param_thigh_i[9]_i_1                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |                4 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                             |                3 |             10 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                                                                                        | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             11 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                                                                                        | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                4 |             11 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3e31d13pwn3d3my33dljsjvd4egvseqtcpqaek5bdp2i5gd                                                                           |                2 |             11 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                                                        |                                                                                                                                                                            |                4 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                         | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                6 |             12 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_rd_ptr[0]_i_1                                                                                                                                                                           | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                         |                                                                                                                                                                            |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                      |                                                                                                                                                                            |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                                                                                        | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             12 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                                                                                        | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                                                     |                                                                                                                                                                            |                5 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1                                                                            |                3 |             12 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                      | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pw4n412wp4ehkvdd4vkggrvsn4ll5cdpd3xtpvkrr5rbyp4bdsq0tna                                                                      |                3 |             12 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl2v5arzinj5yum05rjd2i5ha                                                                                                                                                                          | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pw4n412wp4ehkvdd4vkggrvsn4ll5cdpd3xtpvkrr5rbzl4bdsq0tna                                                                      |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_wr_ptr[0]_i_1                                                                                                                                                                           | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                3 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                                                             |                                                                                                                                                                            |                4 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                                          |                                                                                                                                                                            |                6 |             12 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                              |                                                                                                                                                                            |                4 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_2                                                                                                                                                          | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1                                                                                   |                4 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                6 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsig5tl2rhfxyenj5yum05rjd2i5ha                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsng5tl2rhfxyenj5yum05rjd2i5gd                                                                                            |                4 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_vert_count[0]_i_1                                                                                                                                                                                | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                4 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsig5tl2rhfxyenj5yum05rjd2i5ha                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsng5tl2rhfxyenj5yum05rjd2i5gd                                                                                            |                4 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[20]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                7 |             13 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out  | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                5 |             14 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                                         |                                                                                                                                                                            |                3 |             14 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                 |                                                                                                                                                                            |                3 |             14 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_2                                                                         |                5 |             15 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[21]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                9 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsig5tl2laesp2ci5yunb5rjd2i5gd                                                                                                                                                                   |                                                                                                                                                                            |                7 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[22]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                6 |             16 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/fifo_rd_en                                                                                                                                                                                  | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/n_0_in_de_mux_i_1                                                                                                    |                6 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                     | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                4 |             16 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_rd_2                                                                         |                6 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_btt_cntr_im0[15]_i_1                                                                                                                                                                         | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                5 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                    | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                7 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsig5tl2feekjh4bep2kgq5yur4eptd                                                                                                                                                                  |                                                                                                                                                                            |                7 |             16 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                7 |             19 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                      | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pw4n412wp4ehkvdd4vkggrvsn4ll5cdpd3xtpvkrr5rby54p5ran                                                                         |                8 |             19 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg19_out                                                                                                          | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                |                1 |             20 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                               |                                                                                                                                                                            |                3 |             20 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_13_out | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |                5 |             21 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                    | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1                                                                                            |                8 |             22 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3kump1pvukh2invkgh3f0zggnl5riz55csh2invkgh3q2o51livpyq0daeyd2oke5zcedpyum55rjd4fdheh4feprd215ptc                          |                7 |             24 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbyyegg52ioh5tl2igb                                                                                                        |                                                                                                                                                                            |                1 |             24 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                     | FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                     |                9 |             25 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioedzal4saynb[2]                                                                                              |               17 |             26 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                                                   |                                                                                                                                                                            |                4 |             28 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_start1                                                                                                          |                9 |             28 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                            |               14 |             31 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[23]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                9 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[24]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               10 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/mm2s_axi2ip_wrce[25]                                                                                                                                                                                 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               10 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |               11 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                                                                                              | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg |                9 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_dm_address[0]_i_1                                                                                                                                                                                | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |                8 |             32 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                         | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |                9 |             33 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsag5tl2s5ac2r4iqybga5ch2kgow52ki5chzl                                                                                                                                                                  | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehekjd                               |                8 |             33 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_data_reg_out[31]_i_2                                                                                                                                                                         | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out0                           |               13 |             34 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                    | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_reset_reg_i_1                                                                                                         |               11 |             34 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                |                                                                                                                                                                            |               10 |             34 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                               |                                                                                                                                                                            |                9 |             35 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                        |                                                                                                                                                                            |               12 |             35 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsiirqfyybeiid4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbyyegg52ioh5tl2igb                                                                                                        |                                                                                                                                                                            |                1 |             40 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3kump0xe1pvtlu5rbuqriprd21                                                                                                |               23 |             41 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_iic_0/U0/n_0_ip_irpt_enable_reg[7]_i_1                                                                                                              |               14 |             41 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsnirqfyybeiid4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehd5zv4edb                                                                                                             |                                                                                                                                                                            |                3 |             44 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsabeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehd5zv4edb                                                                                                             |                                                                                                                                                                            |                3 |             44 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                                                           |                                                                                                                                                                            |                6 |             46 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               16 |             46 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                 |                                                                                                                                                                            |               13 |             47 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                         |                                                                                                                                                                            |               11 |             47 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                               | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                 |                1 |             47 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                |                                                                                                                                                                            |               10 |             48 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                |                                                                                                                                                                            |               13 |             48 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                                  |                                                                                                                                                                            |                8 |             48 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                                  |                                                                                                                                                                            |               12 |             48 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_s_axis_cmd_tdata[63]_i_2                                                                                                                                                                         | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid1                                                                 |               10 |             53 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_wr_fifo                                                                                                              |                                                                                                                                                                            |                7 |             53 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   | FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                     |               18 |             71 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                                | FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                              |               30 |            100 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                       | FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/p_0_in                                                                                       |               26 |            141 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/vtg_ce                                                                                                                                                                                      | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pw4n412wp4ehkvdd4vkggrvsn4ll5cdpd3xtpvkrr5rbyalf5qikgnb                                                                      |               30 |            144 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/intc_if[0]                                                                                                                                                                                        |                                                                                                                                                                            |               31 |            156 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsig5tl3e31d13pwn3d3my33dljsjvd4eguzaye5ary0titrp2rcbsjz4edkp4fdg2d4fepyum2q5yur4eptd                                                                                                                   | FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3kump0xe1pvtlu5rbuqriprd21                                                                                                |               38 |            168 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 | FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/intc_if[0]                                                                                                                                                                                        |                                                                                                                                                                            |               49 |            206 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                   |                                                                                                                                                                            |              168 |            423 |
|  FinalDesign_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                   |                                                                                                                                                                            |              217 |            582 |
|  FinalDesign_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                   |                                                                                                                                                                            |              371 |           1283 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


