###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16004   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10897   # Number of read row buffer hits
num_read_cmds                  =        16004   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5122   # Number of ACT commands
num_pre_cmds                   =         5110   # Number of PRE commands
num_ondemand_pres              =          750   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2903285   # Cyles of rank active rank.0
rank_active_cycles.1           =      2248968   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7096715   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7751032   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14351   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          156   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           34   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            6   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1400   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5578   # Read request latency (cycles)
read_latency[40-59]            =         4363   # Read request latency (cycles)
read_latency[60-79]            =         1470   # Read request latency (cycles)
read_latency[80-99]            =          544   # Read request latency (cycles)
read_latency[100-119]          =          419   # Read request latency (cycles)
read_latency[120-139]          =          314   # Read request latency (cycles)
read_latency[140-159]          =          294   # Read request latency (cycles)
read_latency[160-179]          =          252   # Read request latency (cycles)
read_latency[180-199]          =          220   # Read request latency (cycles)
read_latency[200-]             =         2550   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.45281e+07   # Read energy
act_energy                     =  1.40138e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40642e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7205e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.81165e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.40336e+09   # Active standby energy rank.1
average_read_latency           =      128.535   # Average read request latency (cycles)
average_interarrival           =       624.82   # Average request interarrival latency (cycles)
total_energy                   =  1.11251e+10   # Total energy (pJ)
average_power                  =      1112.51   # Average power (mW)
average_bandwidth              =     0.136567   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15373   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10850   # Number of read row buffer hits
num_read_cmds                  =        15373   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4536   # Number of ACT commands
num_pre_cmds                   =         4521   # Number of PRE commands
num_ondemand_pres              =           57   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2459643   # Cyles of rank active rank.0
rank_active_cycles.1           =      2414581   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7540357   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7585419   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13723   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          193   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           37   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1353   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5627   # Read request latency (cycles)
read_latency[40-59]            =         4389   # Read request latency (cycles)
read_latency[60-79]            =         1106   # Read request latency (cycles)
read_latency[80-99]            =          537   # Read request latency (cycles)
read_latency[100-119]          =          346   # Read request latency (cycles)
read_latency[120-139]          =          273   # Read request latency (cycles)
read_latency[140-159]          =          266   # Read request latency (cycles)
read_latency[160-179]          =          198   # Read request latency (cycles)
read_latency[180-199]          =          157   # Read request latency (cycles)
read_latency[200-]             =         2474   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.19839e+07   # Read energy
act_energy                     =  1.24105e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61937e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.641e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.53482e+09   # Active standby energy rank.0
act_stb_energy.1               =   1.5067e+09   # Active standby energy rank.1
average_read_latency           =      122.121   # Average read request latency (cycles)
average_interarrival           =      650.467   # Average request interarrival latency (cycles)
total_energy                   =  1.10809e+10   # Total energy (pJ)
average_power                  =      1108.09   # Average power (mW)
average_bandwidth              =     0.131183   # Average bandwidth
