
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118415                       # Number of seconds simulated
sim_ticks                                118414647243                       # Number of ticks simulated
final_tick                               688245940377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283980                       # Simulator instruction rate (inst/s)
host_op_rate                                   363280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7159324                       # Simulator tick rate (ticks/s)
host_mem_usage                               16942344                       # Number of bytes of host memory used
host_seconds                                 16539.92                       # Real time elapsed on the host
sim_insts                                  4697003385                       # Number of instructions simulated
sim_ops                                    6008626510                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1750400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       786688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       663680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1367808                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4576256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2135424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2135424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13675                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10686                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35752                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16683                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16683                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14781955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6643502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5604712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11551003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38646030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15133                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              64857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18033445                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18033445                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18033445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14781955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6643502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5604712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11551003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56679475                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               283967980                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21118824                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18756422                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830414                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11116663                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10817662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339762                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52718                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227934980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119589561                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21118824                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12157424                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24176936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5595373                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2506434                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13950781                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258373868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234196932     90.64%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096803      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2040931      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765678      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3578073      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4335227      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043504      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564005      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9752715      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258373868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074370                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421137                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226244555                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4214178                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24139454                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3750663                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060090                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134617230                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3750663                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226516806                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2113624                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1276121                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23882149                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       834503                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134502725                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87497                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       517661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177544478                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608134796                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608134796                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30833279                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2584389                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23444201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924247                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134000437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127244701                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79279                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20300104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42651497                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258373868                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203916257     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22836638      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11703589      4.53%     92.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6743740      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499412      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756905      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1500191      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350742      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66394      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258373868                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233044     47.76%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179921     36.87%     84.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74970     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99868499     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005868      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22240851     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120263      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127244701                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448095                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             487935                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003835                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513430484                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154319286                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124287331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127732636                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223891                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3918392                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112663                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3750663                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1513859                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        65326                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134018888                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23444201                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141571                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       824548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926863                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126125410                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21966012                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119291                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26086218                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19494385                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120206                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444154                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124322271                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124287331                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71079474                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164004552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437681                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433399                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21372694                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834819                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254623205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442415                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.292135                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212406000     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995838      6.28%     89.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12512268      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471844      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114181      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054868      0.41%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4527919      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007568      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1532719      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254623205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1532719                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387112392                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271794539                       # The number of ROB writes
system.switch_cpus0.timesIdled                6040421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25594112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.839680                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.839680                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.352152                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.352152                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584069428                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162088059                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142431979                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               283967980                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25554306                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20716785                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2350488                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10415082                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9684935                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2774231                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       111304                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    221445551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142474103                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25554306                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12459166                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31364093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7161740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4344454                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13680459                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2348319                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    261934987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.028441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       230570894     88.03%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2185779      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3969619      1.52%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3673887      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2334529      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1918023      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1099653      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1136064      0.43%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15046539      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    261934987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089990                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.501726                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       219186388                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6623911                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31289631                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54381                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4780670                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4436987                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174881957                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1246                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4780670                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       219746586                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1443439                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3889814                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30749060                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1325412                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174736277                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        223282                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       568820                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247844181                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    813954423                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    813954423                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    204136773                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43707377                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20100                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4879575                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16480239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8539110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        98169                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1896924                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173597234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        163984106                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137735                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26105635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54848011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    261934987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191211936     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29937870     11.43%     84.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16109895      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8159460      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9729850      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3146529      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2949823      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       519909      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       169715      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    261934987                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         493734     59.64%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170226     20.56%     80.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163904     19.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    137898437     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2352498      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20099      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15201367      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8511705      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     163984106                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577474                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             827864                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005048                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    590868796                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    199743318                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    160444656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     164811970                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       318573                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3172803                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       109091                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4780670                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         976525                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135834                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173637434                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16480239                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8539110                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1256065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1306370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2562435                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    161624482                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14667113                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2359622                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23178628                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22818104                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8511515                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569164                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             160444692                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            160444656                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92579765                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        257873856                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565010                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359012                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118889197                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    146387149                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27250676                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2380419                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    257154317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.368932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195503984     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28381592     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14719864      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4732123      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6497957      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2181890      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1256137      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1114800      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2765970      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    257154317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118889197                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     146387149                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21737455                       # Number of memory references committed
system.switch_cpus1.commit.loads             13307436                       # Number of loads committed
system.switch_cpus1.commit.membars              20100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21129574                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131883380                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3019263                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2765970                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           428026172                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          352056377                       # The number of ROB writes
system.switch_cpus1.timesIdled                3425609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22032993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118889197                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            146387149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118889197                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.388510                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.388510                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418671                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418671                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       726949373                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      224523325                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      161403028                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               283967980                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25282473                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20746239                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2367194                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10634304                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9964646                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2525775                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       111421                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226943193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138747197                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25282473                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12490421                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29922675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6548607                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7562274                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13724660                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2356602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    268588920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.633680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.994007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       238666245     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2226539      0.83%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4047231      1.51%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2381501      0.89%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1958315      0.73%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1744290      0.65%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          965163      0.36%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2408902      0.90%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14190734      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    268588920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089033                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.488602                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       225078424                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      9441787                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29833262                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        75091                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4160352                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4152196                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     170123868                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2391                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4160352                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       225410996                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         784827                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7636398                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29556317                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1040025                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     170070235                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114383                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    239569321                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    789289353                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    789289353                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    203705004                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35864292                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20276                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3010196                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15794617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8525472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88423                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1994105                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168784499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        161029881                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76844                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19840035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40874476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    268588920                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.599540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.286715                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    201507864     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26670557      9.93%     84.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14043433      5.23%     90.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9824216      3.66%     93.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9819739      3.66%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3527927      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2682409      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       315435      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       197340      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    268588920                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          59170     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        193025     44.70%     58.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       179616     41.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    135850703     84.36%     84.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2208350      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20216      0.01%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14448681      8.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8501931      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     161029881                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567071                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             431818                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    591157340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    188665520                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158292039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161461699                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       329154                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2542139                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          499                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       103888                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4160352                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         547101                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64160                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168824991                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15794617                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8525472                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20276                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          499                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1367163                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1231548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2598711                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159199031                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14338184                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1830846                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22840006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22553372                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8501822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560623                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158292198                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158292039                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92632319                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252153546                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.557429                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367365                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    118466689                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    146023956                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22801378                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2387044                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    264428568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552225                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403860                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    204831001     77.46%     77.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     29059400     10.99%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11152217      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5876957      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4983975      1.88%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2373210      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1118449      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1750265      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3283094      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    264428568                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    118466689                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     146023956                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21674049                       # Number of memory references committed
system.switch_cpus2.commit.loads             13252475                       # Number of loads committed
system.switch_cpus2.commit.membars              20216                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21180431                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131459778                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3017842                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3283094                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           429970808                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          341811070                       # The number of ROB writes
system.switch_cpus2.timesIdled                3345618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15379060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          118466689                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            146023956                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    118466689                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.397028                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.397028                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417183                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417183                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       715908688                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      221058869                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157581829                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40432                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               283967980                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23137565                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18915744                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2253151                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9489479                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9084355                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2371572                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       101579                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    222889101                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130003677                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23137565                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11455927                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27080546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6254886                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6010839                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13652989                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2255183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    259944532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.956588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       232863986     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1300061      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1983207      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2706377      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2783416      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2323871      0.89%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1325374      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1944925      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12713315      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    259944532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081479                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.457811                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       220342452                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8578390                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27008461                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        51419                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3963807                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3819718                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     159281096                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3963807                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       220966952                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1555717                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5448847                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26446015                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1563191                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     159180419                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1423                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        353412                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       624432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1258                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    221191823                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    740855659                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    740855659                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    191186290                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30005533                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43787                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        25124                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4543867                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15113276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8287416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       146684                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1799439                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158962505                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        43775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150759845                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30660                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18095999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43022018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6447                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    259944532                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269401                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    196191633     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26000956     10.00%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13433994      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10125378      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7876050      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3162219      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2008320      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1018304      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       127678      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    259944532                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          26831     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97440     36.69%     46.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       141306     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126305149     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2338555      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18663      0.01%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13872968      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8224510      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150759845                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.530904                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             265577                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001762                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    561760459                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    177102662                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    148499233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151025422                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       351210                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2497167                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       201611                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          214                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3963807                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1251314                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       142764                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    159006281                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        73055                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15113276                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8287416                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        25111                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1280299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2592458                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148712708                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13080064                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2047137                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21302401                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21018651                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8222337                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523695                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             148499337                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            148499233                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85473190                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228973937                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522944                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373288                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111970486                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    137615522                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21399345                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2290072                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    255980725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387250                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    199718846     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27739863     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10544792      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5085537      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4211848      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2518573      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2128805      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       943311      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3089150      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    255980725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111970486                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     137615522                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20701914                       # Number of memory references committed
system.switch_cpus3.commit.loads             12616109                       # Number of loads committed
system.switch_cpus3.commit.membars              18664                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19737964                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124040931                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2807928                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3089150                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           411906442                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321993815                       # The number of ROB writes
system.switch_cpus3.timesIdled                3470837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24023448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111970486                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            137615522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111970486                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.536097                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.536097                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394307                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394307                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       670271210                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      206040788                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      148242243                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37328                       # number of misc regfile writes
system.l20.replacements                         13689                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          211371                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21881                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.660025                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.239681                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.932542                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5113.700724                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2867.127053                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024932                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.624231                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.349991                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37594                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37594                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9269                       # number of Writeback hits
system.l20.Writeback_hits::total                 9269                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37594                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37594                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37594                       # number of overall hits
system.l20.overall_hits::total                  37594                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13675                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13689                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13675                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13689                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13675                       # number of overall misses
system.l20.overall_misses::total                13689                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3919241                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3663445521                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3667364762                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3919241                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3663445521                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3667364762                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3919241                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3663445521                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3667364762                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51269                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51283                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9269                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9269                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51269                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51283                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51269                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51283                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.266730                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.266931                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.266730                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.266931                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.266730                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.266931                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 267893.639561                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 267905.965520                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 267893.639561                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 267905.965520                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 279945.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 267893.639561                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 267905.965520                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2133                       # number of writebacks
system.l20.writebacks::total                     2133                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13675                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13689                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13675                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13689                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13675                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13689                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2789827580                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2792851328                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2789827580                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2792851328                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3023748                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2789827580                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2792851328                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266730                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.266931                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.266730                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.266931                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.266730                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.266931                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 204009.329433                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 204021.574111                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 204009.329433                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 204021.574111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       215982                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 204009.329433                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 204021.574111                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6160                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          392397                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14352                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.340928                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          253.690629                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.696797                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2854.010308                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5073.602266                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030968                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001306                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348390                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.619336                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40193                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40193                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12072                       # number of Writeback hits
system.l21.Writeback_hits::total                12072                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40193                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40193                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40193                       # number of overall hits
system.l21.overall_hits::total                  40193                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6146                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6160                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6146                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6160                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6146                       # number of overall misses
system.l21.overall_misses::total                 6160                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3872442                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1771099944                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1774972386                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3872442                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1771099944                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1774972386                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3872442                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1771099944                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1774972386                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46339                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46353                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12072                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12072                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46339                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46353                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46339                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46353                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132631                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132893                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132631                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132893                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132631                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132893                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       276603                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 288171.159128                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 288144.867857                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       276603                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 288171.159128                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 288144.867857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       276603                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 288171.159128                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 288144.867857                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4156                       # number of writebacks
system.l21.writebacks::total                     4156                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6146                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6160                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6146                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6160                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6146                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6160                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2974284                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1377820663                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1380794947                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2974284                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1377820663                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1380794947                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2974284                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1377820663                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1380794947                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132631                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132893                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132631                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132893                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132631                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132893                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212448.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224181.689391                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 224155.023864                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 212448.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 224181.689391                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 224155.023864                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 212448.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 224181.689391                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 224155.023864                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5204                       # number of replacements
system.l22.tagsinuse                      8191.908820                       # Cycle average of tags in use
system.l22.total_refs                          342882                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13396                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.595850                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.603157                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.160466                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2412.063365                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5385.081833                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046338                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001851                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.294441                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657359                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999989                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        33785                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33786                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10884                       # number of Writeback hits
system.l22.Writeback_hits::total                10884                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        33785                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33786                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        33785                       # number of overall hits
system.l22.overall_hits::total                  33786                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5165                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5184                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5185                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5204                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5185                       # number of overall misses
system.l22.overall_misses::total                 5204                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5337480                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1429844060                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1435181540                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      5239012                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      5239012                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5337480                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1435083072                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1440420552                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5337480                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1435083072                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1440420552                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        38950                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              38970                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10884                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10884                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        38970                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               38990                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        38970                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              38990                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132606                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.133025                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.133051                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.133470                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.133051                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.133470                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       280920                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 276833.312682                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 276848.290895                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 261950.600000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 261950.600000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       280920                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 276775.905882                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 276791.036126                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       280920                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 276775.905882                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 276791.036126                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3348                       # number of writebacks
system.l22.writebacks::total                     3348                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5165                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5184                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5185                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5204                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5185                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5204                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4123745                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1099869415                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1103993160                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3962052                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3962052                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4123745                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1103831467                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1107955212                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4123745                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1103831467                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1107955212                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132606                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.133025                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.133051                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.133470                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.133051                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.133470                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 217039.210526                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212946.643756                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 212961.643519                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 198102.600000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 198102.600000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 217039.210526                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212889.386114                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 212904.537279                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 217039.210526                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212889.386114                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 212904.537279                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         10702                       # number of replacements
system.l23.tagsinuse                      8191.976881                       # Cycle average of tags in use
system.l23.total_refs                          609638                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18894                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.266222                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          329.486209                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.548639                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4203.719683                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3651.222350                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.040220                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000921                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.513149                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.445706                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        47983                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47983                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28245                       # number of Writeback hits
system.l23.Writeback_hits::total                28245                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        47983                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47983                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        47983                       # number of overall hits
system.l23.overall_hits::total                  47983                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        10681                       # number of ReadReq misses
system.l23.ReadReq_misses::total                10694                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        10686                       # number of demand (read+write) misses
system.l23.demand_misses::total                 10699                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        10686                       # number of overall misses
system.l23.overall_misses::total                10699                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3409272                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2923795849                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2927205121                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1276454                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1276454                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3409272                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2925072303                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2928481575                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3409272                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2925072303                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2928481575                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        58664                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              58677                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28245                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28245                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        58669                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               58682                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        58669                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              58682                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.182071                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182252                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.182140                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182322                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.182140                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182322                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 262251.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 273738.025372                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 273724.062184                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 255290.800000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 255290.800000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 262251.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 273729.393880                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 273715.447705                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 262251.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 273729.393880                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 273715.447705                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7046                       # number of writebacks
system.l23.writebacks::total                     7046                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        10681                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           10694                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        10686                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            10699                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        10686                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           10699                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2579508                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2241431522                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2244011030                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       957454                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       957454                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2579508                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2242388976                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2244968484                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2579508                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2242388976                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2244968484                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.182071                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182252                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.182140                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182322                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.182140                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182322                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 198423.692308                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 209852.216272                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 209838.323359                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 191490.800000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 191490.800000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 198423.692308                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 209843.624930                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 209829.748948                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 198423.692308                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 209843.624930                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 209829.748948                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992177                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013982882                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874275.197782                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992177                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022423                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13950766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13950766                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13950766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13950766                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13950766                       # number of overall hits
system.cpu0.icache.overall_hits::total       13950766                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4315516                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4315516                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4315516                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4315516                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13950781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13950781                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13950781                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13950781                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13950781                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13950781                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 287701.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 287701.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 287701.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4035441                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4035441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4035441                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 288245.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 288245.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51269                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246967911                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51525                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4793.166638                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.724857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.275143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807519                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192481                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20058624                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20058624                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24069058                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24069058                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24069058                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24069058                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       187551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187551                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187551                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187551                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187551                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187551                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27471825424                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27471825424                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27471825424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27471825424                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27471825424                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27471825424                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20246175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20246175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24256609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24256609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24256609                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24256609                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007732                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007732                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 146476.560637                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 146476.560637                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 146476.560637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 146476.560637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 146476.560637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 146476.560637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9269                       # number of writebacks
system.cpu0.dcache.writebacks::total             9269                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136282                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136282                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       136282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       136282                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       136282                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       136282                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51269                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51269                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51269                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51269                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6226171270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6226171270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6226171270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6226171270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6226171270                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6226171270                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002114                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121441.246562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121441.246562                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 121441.246562                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121441.246562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 121441.246562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121441.246562                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997785                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095009461                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2365031.233261                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997785                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13680444                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13680444                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13680444                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13680444                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13680444                       # number of overall hits
system.cpu1.icache.overall_hits::total       13680444                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4478589                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4478589                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4478589                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4478589                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4478589                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4478589                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13680459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13680459                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13680459                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13680459                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13680459                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13680459                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 298572.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 298572.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 298572.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 298572.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 298572.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 298572.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3996842                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3996842                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3996842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3996842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3996842                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3996842                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 285488.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 285488.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 285488.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 285488.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 285488.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 285488.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46339                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183571979                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46595                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3939.735572                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.699981                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.300019                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908984                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091016                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11020584                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11020584                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8391846                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8391846                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19412430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19412430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19412430                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19412430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139460                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139460                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139460                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139460                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139460                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17201398368                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17201398368                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17201398368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17201398368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17201398368                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17201398368                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11160044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11160044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8391846                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8391846                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19551890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19551890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19551890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19551890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012496                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123342.882318                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123342.882318                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123342.882318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123342.882318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123342.882318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123342.882318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12072                       # number of writebacks
system.cpu1.dcache.writebacks::total            12072                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93121                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93121                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46339                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46339                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46339                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46339                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46339                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4438608261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4438608261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4438608261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4438608261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4438608261                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4438608261                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95785.585813                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95785.585813                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95785.585813                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95785.585813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95785.585813                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95785.585813                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.590395                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098358272                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   2356992                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.590395                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028190                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742933                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13724635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13724635                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13724635                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13724635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13724635                       # number of overall hits
system.cpu2.icache.overall_hits::total       13724635                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6569590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6569590                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6569590                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6569590                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6569590                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6569590                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13724660                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13724660                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13724660                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13724660                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13724660                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13724660                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 262783.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 262783.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 262783.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 262783.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 262783.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 262783.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5560300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5560300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5560300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5560300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5560300                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5560300                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       278015                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       278015                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       278015                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       278015                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       278015                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       278015                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 38970                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178265811                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39226                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4544.582955                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.704739                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.295261                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901190                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098810                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10688998                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10688998                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8380702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8380702                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20250                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20250                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20216                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19069700                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19069700                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19069700                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19069700                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       100132                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       100132                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       100298                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        100298                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       100298                       # number of overall misses
system.cpu2.dcache.overall_misses::total       100298                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10130083494                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10130083494                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     46649007                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     46649007                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10176732501                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10176732501                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10176732501                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10176732501                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10789130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10789130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8380868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8380868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19169998                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19169998                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19169998                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19169998                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009281                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009281                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005232                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005232                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005232                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005232                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101167.294112                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101167.294112                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 281018.114458                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 281018.114458                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101464.959431                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101464.959431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101464.959431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101464.959431                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       467241                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 233620.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10884                       # number of writebacks
system.cpu2.dcache.writebacks::total            10884                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        61182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        61182                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        61328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        61328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        61328                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        61328                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38950                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38950                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        38970                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        38970                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        38970                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        38970                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3675885309                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3675885309                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5411208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5411208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3681296517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3681296517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3681296517                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3681296517                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94374.462362                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94374.462362                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 270560.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 270560.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94464.883680                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94464.883680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94464.883680                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94464.883680                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.998358                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1095390251                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2221886.918864                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.998358                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020831                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13652975                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13652975                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13652975                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13652975                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13652975                       # number of overall hits
system.cpu3.icache.overall_hits::total       13652975                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3983571                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3983571                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3983571                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3983571                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3983571                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3983571                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13652989                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13652989                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13652989                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13652989                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13652989                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13652989                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 284540.785714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 284540.785714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 284540.785714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 284540.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 284540.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 284540.785714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3532635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3532635                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3532635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3532635                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3532635                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3532635                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 271741.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 271741.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 271741.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 271741.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 271741.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 271741.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 58669                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186329118                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 58925                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3162.140314                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.562965                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.437035                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912355                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087645                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9599839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9599839                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8043844                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8043844                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19711                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19711                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18664                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18664                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17643683                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17643683                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17643683                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17643683                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       167178                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       167178                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3570                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3570                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       170748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        170748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       170748                       # number of overall misses
system.cpu3.dcache.overall_misses::total       170748                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21248025429                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21248025429                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    824176696                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    824176696                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22072202125                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22072202125                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22072202125                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22072202125                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9767017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9767017                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8047414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8047414                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18664                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18664                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17814431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17814431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17814431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17814431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017117                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017117                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000444                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009585                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009585                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009585                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009585                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 127098.215250                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 127098.215250                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 230861.819608                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 230861.819608                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 129267.705185                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129267.705185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 129267.705185                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129267.705185                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2476777                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 190521.307692                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28245                       # number of writebacks
system.cpu3.dcache.writebacks::total            28245                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       108514                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       108514                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3565                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       112079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       112079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       112079                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       112079                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        58664                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        58664                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        58669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        58669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        58669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        58669                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6162295228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6162295228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1317954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1317954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6163613182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6163613182                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6163613182                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6163613182                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003293                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003293                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003293                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003293                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105043.897927                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105043.897927                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 263590.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 263590.800000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 105057.409910                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105057.409910                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 105057.409910                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105057.409910                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
