
DAY11_ASS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003f4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800057c  0800057c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800057c  0800057c  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  0800057c  0800057c  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800057c  0800057c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800057c  0800057c  0000157c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000580  08000580  00001580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000584  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001521  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000533  00000000  00000000  00003555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e0  00000000  00000000  00003a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000092  00000000  00000000  00003b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018fca  00000000  00000000  00003bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001578  00000000  00000000  0001cbc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bd68  00000000  00000000  0001e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a9ea4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001dc  00000000  00000000  000a9ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000aa0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005f  00000000  00000000  000aa0e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000564 	.word	0x08000564

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000564 	.word	0x08000564

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <SwitchInit>:
#include "switch.h"

int count = 0;


void SwitchInit(uint32_t pin) {
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 800020c:	4b2a      	ldr	r3, [pc, #168]	@ (80002b8 <SwitchInit+0xb4>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000210:	4a29      	ldr	r2, [pc, #164]	@ (80002b8 <SwitchInit+0xb4>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6313      	str	r3, [r2, #48]	@ 0x30
	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000218:	4b28      	ldr	r3, [pc, #160]	@ (80002bc <SwitchInit+0xb8>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	687a      	ldr	r2, [r7, #4]
 800021e:	0052      	lsls	r2, r2, #1
 8000220:	3201      	adds	r2, #1
 8000222:	2101      	movs	r1, #1
 8000224:	4091      	lsls	r1, r2
 8000226:	687a      	ldr	r2, [r7, #4]
 8000228:	0052      	lsls	r2, r2, #1
 800022a:	2001      	movs	r0, #1
 800022c:	fa00 f202 	lsl.w	r2, r0, r2
 8000230:	430a      	orrs	r2, r1
 8000232:	43d2      	mvns	r2, r2
 8000234:	4611      	mov	r1, r2
 8000236:	4a21      	ldr	r2, [pc, #132]	@ (80002bc <SwitchInit+0xb8>)
 8000238:	400b      	ands	r3, r1
 800023a:	6013      	str	r3, [r2, #0]
	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 800023c:	4b1f      	ldr	r3, [pc, #124]	@ (80002bc <SwitchInit+0xb8>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	687a      	ldr	r2, [r7, #4]
 8000242:	0052      	lsls	r2, r2, #1
 8000244:	3201      	adds	r2, #1
 8000246:	2101      	movs	r1, #1
 8000248:	4091      	lsls	r1, r2
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	0052      	lsls	r2, r2, #1
 800024e:	2001      	movs	r0, #1
 8000250:	fa00 f202 	lsl.w	r2, r0, r2
 8000254:	430a      	orrs	r2, r1
 8000256:	43d2      	mvns	r2, r2
 8000258:	4611      	mov	r1, r2
 800025a:	4a18      	ldr	r2, [pc, #96]	@ (80002bc <SwitchInit+0xb8>)
 800025c:	400b      	ands	r3, r1
 800025e:	6093      	str	r3, [r2, #8]
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000260:	4b16      	ldr	r3, [pc, #88]	@ (80002bc <SwitchInit+0xb8>)
 8000262:	68db      	ldr	r3, [r3, #12]
 8000264:	687a      	ldr	r2, [r7, #4]
 8000266:	0052      	lsls	r2, r2, #1
 8000268:	3201      	adds	r2, #1
 800026a:	2101      	movs	r1, #1
 800026c:	4091      	lsls	r1, r2
 800026e:	687a      	ldr	r2, [r7, #4]
 8000270:	0052      	lsls	r2, r2, #1
 8000272:	2001      	movs	r0, #1
 8000274:	fa00 f202 	lsl.w	r2, r0, r2
 8000278:	430a      	orrs	r2, r1
 800027a:	43d2      	mvns	r2, r2
 800027c:	4611      	mov	r1, r2
 800027e:	4a0f      	ldr	r2, [pc, #60]	@ (80002bc <SwitchInit+0xb8>)
 8000280:	400b      	ands	r3, r1
 8000282:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR |= BV(SWITCH);
 8000284:	4b0e      	ldr	r3, [pc, #56]	@ (80002c0 <SwitchInit+0xbc>)
 8000286:	68db      	ldr	r3, [r3, #12]
 8000288:	4a0d      	ldr	r2, [pc, #52]	@ (80002c0 <SwitchInit+0xbc>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	60d3      	str	r3, [r2, #12]
	EXTI->IMR |= BV(SWITCH);
 8000290:	4b0b      	ldr	r3, [pc, #44]	@ (80002c0 <SwitchInit+0xbc>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a0a      	ldr	r2, [pc, #40]	@ (80002c0 <SwitchInit+0xbc>)
 8000296:	f043 0301 	orr.w	r3, r3, #1
 800029a:	6013      	str	r3, [r2, #0]
	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 800029c:	4b09      	ldr	r3, [pc, #36]	@ (80002c4 <SwitchInit+0xc0>)
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	4a08      	ldr	r2, [pc, #32]	@ (80002c4 <SwitchInit+0xc0>)
 80002a2:	f023 030f 	bic.w	r3, r3, #15
 80002a6:	6093      	str	r3, [r2, #8]
	//NVIC->ISER[0] |= BV(EXTI0_IRQn);
	NVIC_EnableIRQ(EXTI0_IRQn);
 80002a8:	2006      	movs	r0, #6
 80002aa:	f7ff ff8d 	bl	80001c8 <__NVIC_EnableIRQ>
}
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40023800 	.word	0x40023800
 80002bc:	40020000 	.word	0x40020000
 80002c0:	40013c00 	.word	0x40013c00
 80002c4:	40013800 	.word	0x40013800

080002c8 <EXTI0_IRQHandler>:
}

volatile int exti0_flag = 0;

void EXTI0_IRQHandler(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	EXTI->PR |= BV(SWITCH);
 80002cc:	4b06      	ldr	r3, [pc, #24]	@ (80002e8 <EXTI0_IRQHandler+0x20>)
 80002ce:	695b      	ldr	r3, [r3, #20]
 80002d0:	4a05      	ldr	r2, [pc, #20]	@ (80002e8 <EXTI0_IRQHandler+0x20>)
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6153      	str	r3, [r2, #20]

	exti0_flag = 1;
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <EXTI0_IRQHandler+0x24>)
 80002da:	2201      	movs	r2, #1
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	bf00      	nop
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr
 80002e8:	40013c00 	.word	0x40013c00
 80002ec:	20000020 	.word	0x20000020

080002f0 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80002f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <DelayMs+0x44>)
 80002fa:	685b      	ldr	r3, [r3, #4]
 80002fc:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80002fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000338 <DelayMs+0x48>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	4a0e      	ldr	r2, [pc, #56]	@ (800033c <DelayMs+0x4c>)
 8000304:	fba2 2303 	umull	r2, r3, r2, r3
 8000308:	099b      	lsrs	r3, r3, #6
 800030a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	68ba      	ldr	r2, [r7, #8]
 8000310:	fb02 f303 	mul.w	r3, r2, r3
 8000314:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000316:	bf00      	nop
 8000318:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <DelayMs+0x44>)
 800031a:	685a      	ldr	r2, [r3, #4]
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	1ad2      	subs	r2, r2, r3
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	429a      	cmp	r2, r3
 8000324:	d3f8      	bcc.n	8000318 <DelayMs+0x28>
}
 8000326:	bf00      	nop
 8000328:	bf00      	nop
 800032a:	3714      	adds	r7, #20
 800032c:	46bd      	mov	sp, r7
 800032e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000332:	4770      	bx	lr
 8000334:	e0001000 	.word	0xe0001000
 8000338:	20000000 	.word	0x20000000
 800033c:	10624dd3 	.word	0x10624dd3

08000340 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
    int duty;
    SystemInit();
 8000346:	f000 f837 	bl	80003b8 <SystemInit>
    TimerInit();
 800034a:	f000 f86b 	bl	8000424 <TimerInit>
    SwitchInit(SWITCH);
 800034e:	2000      	movs	r0, #0
 8000350:	f7ff ff58 	bl	8000204 <SwitchInit>
    while(1)
    {
    	//pahile 10 se increment honeko hone
    	for(duty=10;duty<=100;)
 8000354:	230a      	movs	r3, #10
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	e011      	b.n	800037e <main+0x3e>
    	{
    		//regidter assign
    		TIM8->CCR1 = duty;
 800035a:	4a15      	ldr	r2, [pc, #84]	@ (80003b0 <main+0x70>)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	6353      	str	r3, [r2, #52]	@ 0x34
    		while(exti0_flag=0);
 8000360:	bf00      	nop
 8000362:	2300      	movs	r3, #0
 8000364:	4a13      	ldr	r2, [pc, #76]	@ (80003b4 <main+0x74>)
 8000366:	6013      	str	r3, [r2, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d1fa      	bne.n	8000362 <main+0x22>
    		duty+=10;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	330a      	adds	r3, #10
 8000370:	607b      	str	r3, [r7, #4]
    		exti0_flag=0;
 8000372:	4b10      	ldr	r3, [pc, #64]	@ (80003b4 <main+0x74>)
 8000374:	2200      	movs	r2, #0
 8000376:	601a      	str	r2, [r3, #0]
    		DelayMs(50);
 8000378:	2032      	movs	r0, #50	@ 0x32
 800037a:	f7ff ffb9 	bl	80002f0 <DelayMs>
    	for(duty=10;duty<=100;)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	2b64      	cmp	r3, #100	@ 0x64
 8000382:	ddea      	ble.n	800035a <main+0x1a>
    	}
    	for(;duty>=1;)
 8000384:	e010      	b.n	80003a8 <main+0x68>
    	{
    		//IM8->CCR1 = duty;
    		TIM8->CCR1 = duty;
 8000386:	4a0a      	ldr	r2, [pc, #40]	@ (80003b0 <main+0x70>)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	6353      	str	r3, [r2, #52]	@ 0x34
            while(exti0_flag==0	){};
 800038c:	bf00      	nop
 800038e:	4b09      	ldr	r3, [pc, #36]	@ (80003b4 <main+0x74>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d0fb      	beq.n	800038e <main+0x4e>
             duty-=10;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	3b0a      	subs	r3, #10
 800039a:	607b      	str	r3, [r7, #4]
   exti0_flag=0;
 800039c:	4b05      	ldr	r3, [pc, #20]	@ (80003b4 <main+0x74>)
 800039e:	2200      	movs	r2, #0
 80003a0:	601a      	str	r2, [r3, #0]
             DelayMs(50);
 80003a2:	2032      	movs	r0, #50	@ 0x32
 80003a4:	f7ff ffa4 	bl	80002f0 <DelayMs>
    	for(;duty>=1;)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	dceb      	bgt.n	8000386 <main+0x46>
    	for(duty=10;duty<=100;)
 80003ae:	e7d1      	b.n	8000354 <main+0x14>
 80003b0:	40010400 	.word	0x40010400
 80003b4:	20000020 	.word	0x20000020

080003b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  DWT_Init();
 80003bc:	f000 f802 	bl	80003c4 <DWT_Init>
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}

080003c4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80003c8:	4b14      	ldr	r3, [pc, #80]	@ (800041c <DWT_Init+0x58>)
 80003ca:	68db      	ldr	r3, [r3, #12]
 80003cc:	4a13      	ldr	r2, [pc, #76]	@ (800041c <DWT_Init+0x58>)
 80003ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80003d2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003d4:	4b11      	ldr	r3, [pc, #68]	@ (800041c <DWT_Init+0x58>)
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	4a10      	ldr	r2, [pc, #64]	@ (800041c <DWT_Init+0x58>)
 80003da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003de:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000420 <DWT_Init+0x5c>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000420 <DWT_Init+0x5c>)
 80003e6:	f023 0301 	bic.w	r3, r3, #1
 80003ea:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000420 <DWT_Init+0x5c>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000420 <DWT_Init+0x5c>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003f8:	4b09      	ldr	r3, [pc, #36]	@ (8000420 <DWT_Init+0x5c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003fe:	bf00      	nop
    __ASM volatile ("NOP");
 8000400:	bf00      	nop
    __ASM volatile ("NOP");
 8000402:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000404:	4b06      	ldr	r3, [pc, #24]	@ (8000420 <DWT_Init+0x5c>)
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	2b00      	cmp	r3, #0
 800040a:	bf0c      	ite	eq
 800040c:	2301      	moveq	r3, #1
 800040e:	2300      	movne	r3, #0
 8000410:	b2db      	uxtb	r3, r3
}
 8000412:	4618      	mov	r0, r3
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr
 800041c:	e000edf0 	.word	0xe000edf0
 8000420:	e0001000 	.word	0xe0001000

08000424 <TimerInit>:
    * PWM center aligned mode: the counter mode must be center aligned counting mode (CMS bits different from '00').
6. Enable the capture compare in CCER.
7. Enable main output in BDTR and Enable the counter.
*/

void TimerInit(void) {
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
    // Enable GPIO clock for port C.6
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000428:	4b24      	ldr	r3, [pc, #144]	@ (80004bc <TimerInit+0x98>)
 800042a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042c:	4a23      	ldr	r2, [pc, #140]	@ (80004bc <TimerInit+0x98>)
 800042e:	f043 0304 	orr.w	r3, r3, #4
 8000432:	6313      	str	r3, [r2, #48]	@ 0x30
    // Configure PC6 as alternate function mode
    GPIOC->MODER |= (2 << 6*2);
 8000434:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <TimerInit+0x9c>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a21      	ldr	r2, [pc, #132]	@ (80004c0 <TimerInit+0x9c>)
 800043a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800043e:	6013      	str	r3, [r2, #0]
    // Set alternate function as Timer8 output (AF3)
    GPIOC->AFR[0] |= (3 << GPIO_AFRL_AFSEL6_Pos);
 8000440:	4b1f      	ldr	r3, [pc, #124]	@ (80004c0 <TimerInit+0x9c>)
 8000442:	6a1b      	ldr	r3, [r3, #32]
 8000444:	4a1e      	ldr	r2, [pc, #120]	@ (80004c0 <TimerInit+0x9c>)
 8000446:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 800044a:	6213      	str	r3, [r2, #32]

    // Enable Timer8 clock
    RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 800044c:	4b1b      	ldr	r3, [pc, #108]	@ (80004bc <TimerInit+0x98>)
 800044e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000450:	4a1a      	ldr	r2, [pc, #104]	@ (80004bc <TimerInit+0x98>)
 8000452:	f043 0302 	orr.w	r3, r3, #2
 8000456:	6453      	str	r3, [r2, #68]	@ 0x44

    // Set prescaler value
    TIM8->PSC = (TIM_PSC-1);  // Prescaler value
 8000458:	4b1a      	ldr	r3, [pc, #104]	@ (80004c4 <TimerInit+0xa0>)
 800045a:	220f      	movs	r2, #15
 800045c:	629a      	str	r2, [r3, #40]	@ 0x28
    // Set ARR value to 100 for 10KHz PWM output freq
    TIM8->ARR = (100-1);
 800045e:	4b19      	ldr	r3, [pc, #100]	@ (80004c4 <TimerInit+0xa0>)
 8000460:	2263      	movs	r2, #99	@ 0x63
 8000462:	62da      	str	r2, [r3, #44]	@ 0x2c
    // Set CCR value i.e. Duty Cycle (must be less than ARR value)
    TIM8->CCR1 = 1-1;
 8000464:	4b17      	ldr	r3, [pc, #92]	@ (80004c4 <TimerInit+0xa0>)
 8000466:	2200      	movs	r2, #0
 8000468:	635a      	str	r2, [r3, #52]	@ 0x34
    // Configure Timer8 channels as output channel
    //TIM8->CCMR1 &= ~TIM_CCMR1_CC1S;	// default
    // Configure Timer8 channel polarity as active high
    //TIM8->CCER &= ~TIM_CCER_CC1P;		// default
    // Configure Timer8 for output compare mode
    TIM8->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; // PWM Mode 1 => 110
 800046a:	4b16      	ldr	r3, [pc, #88]	@ (80004c4 <TimerInit+0xa0>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	4a15      	ldr	r2, [pc, #84]	@ (80004c4 <TimerInit+0xa0>)
 8000470:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000474:	6193      	str	r3, [r2, #24]

    // Set the preload bit in CCMRx register
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 8000476:	4b13      	ldr	r3, [pc, #76]	@ (80004c4 <TimerInit+0xa0>)
 8000478:	699b      	ldr	r3, [r3, #24]
 800047a:	4a12      	ldr	r2, [pc, #72]	@ (80004c4 <TimerInit+0xa0>)
 800047c:	f043 0308 	orr.w	r3, r3, #8
 8000480:	6193      	str	r3, [r2, #24]
    // Set the ARPE bit in the CR1 register.
    TIM8->CR1 |= TIM_CR1_ARPE;
 8000482:	4b10      	ldr	r3, [pc, #64]	@ (80004c4 <TimerInit+0xa0>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a0f      	ldr	r2, [pc, #60]	@ (80004c4 <TimerInit+0xa0>)
 8000488:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800048c:	6013      	str	r3, [r2, #0]
    // Set the PWM edge align mode in the CR1 register.
    //TIM8->CR1 &= ~TIM_CR1_CMS;	// default

    // Configure Timer8 output OCx signal to output pin
    TIM8->CCER |= TIM_CCER_CC1E;
 800048e:	4b0d      	ldr	r3, [pc, #52]	@ (80004c4 <TimerInit+0xa0>)
 8000490:	6a1b      	ldr	r3, [r3, #32]
 8000492:	4a0c      	ldr	r2, [pc, #48]	@ (80004c4 <TimerInit+0xa0>)
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6213      	str	r3, [r2, #32]

    // Enable Timer 8 Main output and Timer8 peripheral
    TIM8->BDTR |= TIM_BDTR_MOE;
 800049a:	4b0a      	ldr	r3, [pc, #40]	@ (80004c4 <TimerInit+0xa0>)
 800049c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800049e:	4a09      	ldr	r2, [pc, #36]	@ (80004c4 <TimerInit+0xa0>)
 80004a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80004a4:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->CR1 |= TIM_CR1_CEN;
 80004a6:	4b07      	ldr	r3, [pc, #28]	@ (80004c4 <TimerInit+0xa0>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4a06      	ldr	r2, [pc, #24]	@ (80004c4 <TimerInit+0xa0>)
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	6013      	str	r3, [r2, #0]
}
 80004b2:	bf00      	nop
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr
 80004bc:	40023800 	.word	0x40023800
 80004c0:	40020800 	.word	0x40020800
 80004c4:	40010400 	.word	0x40010400

080004c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004c8:	480d      	ldr	r0, [pc, #52]	@ (8000500 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004cc:	f7ff ff74 	bl	80003b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004d0:	480c      	ldr	r0, [pc, #48]	@ (8000504 <LoopForever+0x6>)
  ldr r1, =_edata
 80004d2:	490d      	ldr	r1, [pc, #52]	@ (8000508 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004d4:	4a0d      	ldr	r2, [pc, #52]	@ (800050c <LoopForever+0xe>)
  movs r3, #0
 80004d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d8:	e002      	b.n	80004e0 <LoopCopyDataInit>

080004da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004de:	3304      	adds	r3, #4

080004e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004e4:	d3f9      	bcc.n	80004da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000510 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000514 <LoopForever+0x16>)
  movs r3, #0
 80004ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004ec:	e001      	b.n	80004f2 <LoopFillZerobss>

080004ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004f0:	3204      	adds	r2, #4

080004f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004f4:	d3fb      	bcc.n	80004ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004f6:	f000 f811 	bl	800051c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004fa:	f7ff ff21 	bl	8000340 <main>

080004fe <LoopForever>:

LoopForever:
  b LoopForever
 80004fe:	e7fe      	b.n	80004fe <LoopForever>
  ldr   r0, =_estack
 8000500:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000508:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800050c:	08000584 	.word	0x08000584
  ldr r2, =_sbss
 8000510:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000514:	20000024 	.word	0x20000024

08000518 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000518:	e7fe      	b.n	8000518 <ADC_IRQHandler>
	...

0800051c <__libc_init_array>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	4d0d      	ldr	r5, [pc, #52]	@ (8000554 <__libc_init_array+0x38>)
 8000520:	4c0d      	ldr	r4, [pc, #52]	@ (8000558 <__libc_init_array+0x3c>)
 8000522:	1b64      	subs	r4, r4, r5
 8000524:	10a4      	asrs	r4, r4, #2
 8000526:	2600      	movs	r6, #0
 8000528:	42a6      	cmp	r6, r4
 800052a:	d109      	bne.n	8000540 <__libc_init_array+0x24>
 800052c:	4d0b      	ldr	r5, [pc, #44]	@ (800055c <__libc_init_array+0x40>)
 800052e:	4c0c      	ldr	r4, [pc, #48]	@ (8000560 <__libc_init_array+0x44>)
 8000530:	f000 f818 	bl	8000564 <_init>
 8000534:	1b64      	subs	r4, r4, r5
 8000536:	10a4      	asrs	r4, r4, #2
 8000538:	2600      	movs	r6, #0
 800053a:	42a6      	cmp	r6, r4
 800053c:	d105      	bne.n	800054a <__libc_init_array+0x2e>
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	f855 3b04 	ldr.w	r3, [r5], #4
 8000544:	4798      	blx	r3
 8000546:	3601      	adds	r6, #1
 8000548:	e7ee      	b.n	8000528 <__libc_init_array+0xc>
 800054a:	f855 3b04 	ldr.w	r3, [r5], #4
 800054e:	4798      	blx	r3
 8000550:	3601      	adds	r6, #1
 8000552:	e7f2      	b.n	800053a <__libc_init_array+0x1e>
 8000554:	0800057c 	.word	0x0800057c
 8000558:	0800057c 	.word	0x0800057c
 800055c:	0800057c 	.word	0x0800057c
 8000560:	08000580 	.word	0x08000580

08000564 <_init>:
 8000564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000566:	bf00      	nop
 8000568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800056a:	bc08      	pop	{r3}
 800056c:	469e      	mov	lr, r3
 800056e:	4770      	bx	lr

08000570 <_fini>:
 8000570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000572:	bf00      	nop
 8000574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000576:	bc08      	pop	{r3}
 8000578:	469e      	mov	lr, r3
 800057a:	4770      	bx	lr
