OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/results/routing/adc_clkgen_with_edgedetect.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1059 components and 4709 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 4006 connections.
[INFO ODB-0133]     Created 302 nets and 703 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/gulasch/results/routing/adc_clkgen_with_edgedetect.def
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: dlycontrol3_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.09    0.06 200000.06 ^ dlycontrol3_in[4] (in)
     2    0.02                           dlycontrol3_in[4] (net)
                  0.09    0.00 200000.06 ^ clkgen.delay_155ns_3.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.09 v clkgen.delay_155ns_3.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_3.bypass_enable_w[4] (net)
                  0.02    0.00 200000.09 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.06    0.16 200000.25 v clkgen.delay_155ns_3.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[4].dly_binary.bypass_in (net)
                  0.06    0.00 200000.25 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.12    0.25 200000.50 ^ clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp_out (net)
                  0.12    0.00 200000.50 ^ outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.17 200000.67 ^ outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.10    0.00 200000.67 ^ clk_comp_out (out)
                               200000.67   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.67   data arrival time
-----------------------------------------------------------------------------
                               400000.44   slack (MET)


Startpoint: dlycontrol1_in[4] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.04    0.03 200000.03 v dlycontrol1_in[4] (in)
     2    0.02                           dlycontrol1_in[4] (net)
                  0.04    0.00 200000.03 v clkgen.delay_155ns_1.genblk1[4].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03 200000.06 ^ clkgen.delay_155ns_1.genblk1[4].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[4] (net)
                  0.02    0.00 200000.06 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.21    0.22 200000.28 ^ clkgen.delay_155ns_1.genblk1[4].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[4].dly_binary.bypass_in (net)
                  0.21    0.00 200000.28 ^ clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.09    0.38 200000.66 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.09    0.00 200000.66 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.12 200000.77 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.12    0.00 200000.77 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.12    0.19 200000.97 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.12    0.00 200000.97 ^ clk_dig_out (out)
                               200000.97   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200000.97   data arrival time
-----------------------------------------------------------------------------
                               400000.72   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ nsample_n_in (in)
     2    0.00                           nsample_n_in (net)
                  0.03    0.00 200000.02 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.23 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.03    0.00 200000.23 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.45 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.03    0.00 200000.45 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.67 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.03    0.00 200000.67 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.23 200000.91 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200000.91 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.05 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.05 ^ nsample_n_out (out)
                               200001.05   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.05   data arrival time
-----------------------------------------------------------------------------
                               400000.78   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ nsample_p_in (in)
     2    0.01                           nsample_p_in (net)
                  0.05    0.00 200000.03 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.23 200000.27 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.03    0.00 200000.27 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.48 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.03    0.00 200000.48 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.22 200000.70 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.03    0.00 200000.70 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.23 200000.94 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.05    0.00 200000.94 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.15 200001.08 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.11    0.00 200001.08 ^ nsample_p_out (out)
                               200001.08   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.08   data arrival time
-----------------------------------------------------------------------------
                               400000.84   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.07    0.04 200000.05 ^ sample_n_in (in)
     2    0.01                           sample_n_in (net)
                  0.07    0.00 200000.05 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.25 200000.30 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.06    0.00 200000.30 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.25 200000.53 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.06    0.00 200000.53 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.23 200000.77 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.05    0.00 200000.77 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.23 200001.00 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.05    0.00 200001.00 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.15 200001.16 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.10    0.00 200001.16 ^ sample_n_out (out)
                               200001.16   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                       -200000.00 -199999.75   output external delay
                               -199999.75   data required time
-----------------------------------------------------------------------------
                               -199999.75   data required time
                               -200001.16   data arrival time
-----------------------------------------------------------------------------
                               400000.91   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.04    0.03 200000.03 v dlycontrol1_in[0] (in)
     2    0.02                           dlycontrol1_in[0] (net)
                  0.04    0.00 200000.03 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.21    0.23 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.21    0.00 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.08    0.39 200000.70 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.08    0.00 200000.70 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.06 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.09    0.00 200001.06 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.44 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.10    0.00 200001.44 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.81 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.10    0.00 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200002.20 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.10    0.00 200002.20 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.13 200002.33 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.12    0.00 200002.33 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.20 200002.53 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.11    0.00 200002.53 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.16 200002.69 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.69 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200002.86 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200002.86 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.02 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200003.02 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200003.16 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.clk_dig_delayed_w (net)
                  0.06    0.00 200003.16 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.06 200003.22 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.05    0.00 200003.22 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.53 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200003.53 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35 200003.89 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.08    0.00 200003.89 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.22 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200004.22 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.56 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200004.56 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200004.94 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp_out (net)
                  0.10    0.00 200004.94 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200005.14 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200005.14 v clk_comp_out (out)
                               200005.14   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.14   data arrival time
-----------------------------------------------------------------------------
                               599994.56   slack (MET)


Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_dig_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.04    0.03 200000.03 v dlycontrol1_in[0] (in)
     2    0.02                           dlycontrol1_in[0] (net)
                  0.04    0.00 200000.03 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.21    0.23 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.21    0.00 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.08    0.39 200000.70 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.08    0.00 200000.70 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.06 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.09    0.00 200001.06 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.44 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.10    0.00 200001.44 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.81 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.10    0.00 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200002.20 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.10    0.00 200002.20 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.13 200002.33 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.12    0.00 200002.33 ^ outbuf_1/A (sky130_fd_sc_hd__buf_4)
                  0.12    0.20 200002.53 ^ outbuf_1/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_dig_out (net)
                  0.12    0.00 200002.53 ^ clk_dig_out (out)
                               200002.53   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200002.53   data arrival time
-----------------------------------------------------------------------------
                               599997.19   slack (MET)


Startpoint: nsample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.03    0.01 200000.02 ^ nsample_n_in (in)
     2    0.00                           nsample_n_in (net)
                  0.03    0.00 200000.02 ^ sampledly04/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.27 ^ sampledly04/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_1 (net)
                  0.03    0.00 200000.27 ^ sampledly14/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.52 ^ sampledly14/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_2 (net)
                  0.03    0.00 200000.52 ^ sampledly24/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.75 ^ sampledly24/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_3 (net)
                  0.03    0.00 200000.75 ^ sampledly34/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.04    0.25 200001.00 ^ sampledly34/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_n_4 (net)
                  0.04    0.00 200001.00 ^ outbuf_6/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.17 ^ outbuf_6/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_n_out (net)
                  0.10    0.00 200001.17 ^ nsample_n_out (out)
                               200001.17   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.17   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: nsample_p_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: nsample_p_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.05    0.03 200000.03 ^ nsample_p_in (in)
     2    0.01                           nsample_p_in (net)
                  0.05    0.00 200000.03 ^ sampledly03/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.28 ^ sampledly03/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_1 (net)
                  0.03    0.00 200000.28 ^ sampledly13/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.53 ^ sampledly13/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_2 (net)
                  0.03    0.00 200000.53 ^ sampledly23/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.03    0.25 200000.77 ^ sampledly23/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_3 (net)
                  0.03    0.00 200000.77 ^ sampledly33/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.26 200001.03 ^ sampledly33/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           nsample_p_4 (net)
                  0.05    0.00 200001.03 ^ outbuf_5/A (sky130_fd_sc_hd__buf_4)
                  0.11    0.16 200001.19 ^ outbuf_5/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           nsample_p_out (net)
                  0.11    0.00 200001.19 ^ nsample_p_out (out)
                               200001.19   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.19   data arrival time
-----------------------------------------------------------------------------
                               599998.56   slack (MET)


Startpoint: sample_n_in (input port clocked by __VIRTUAL_CLK__)
Endpoint: sample_n_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 ^ input external delay
                  0.07    0.04 200000.05 ^ sample_n_in (in)
     2    0.01                           sample_n_in (net)
                  0.07    0.00 200000.05 ^ sampledly02/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.28 200000.33 ^ sampledly02/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_1 (net)
                  0.06    0.00 200000.33 ^ sampledly12/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.06    0.28 200000.59 ^ sampledly12/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_2 (net)
                  0.06    0.00 200000.59 ^ sampledly22/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.26 200000.86 ^ sampledly22/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_3 (net)
                  0.05    0.00 200000.86 ^ sampledly32/A (sky130_fd_sc_hd__dlymetal6s6s_1)
                  0.05    0.26 200001.12 ^ sampledly32/X (sky130_fd_sc_hd__dlymetal6s6s_1)
     1    0.00                           sample_n_4 (net)
                  0.05    0.00 200001.12 ^ outbuf_4/A (sky130_fd_sc_hd__buf_4)
                  0.10    0.16 200001.28 ^ outbuf_4/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           sample_n_out (net)
                  0.10    0.00 200001.28 ^ sample_n_out (out)
                               200001.28   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200001.28   data arrival time
-----------------------------------------------------------------------------
                               599998.44   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: dlycontrol1_in[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: clk_comp_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       200000.00 200000.00 v input external delay
                  0.04    0.03 200000.03 v dlycontrol1_in[0] (in)
     2    0.02                           dlycontrol1_in[0] (net)
                  0.04    0.00 200000.03 v clkgen.delay_155ns_1.genblk1[0].control_invert/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.04 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].control_invert/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           clkgen.delay_155ns_1.bypass_enable_w[0] (net)
                  0.02    0.00 200000.08 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/B (sky130_fd_sc_hd__and2_1)
                  0.21    0.23 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].bypass_enable/X (sky130_fd_sc_hd__and2_1)
     4    0.02                           clkgen.delay_155ns_1.genblk1[0].dly_binary.bypass_in (net)
                  0.21    0.00 200000.31 ^ clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/S (sky130_fd_sc_hd__mux2_1)
                  0.08    0.39 200000.70 v clkgen.delay_155ns_1.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[0].dly_binary.out (net)
                  0.08    0.00 200000.70 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36 200001.06 v clkgen.delay_155ns_1.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[1].dly_binary.out (net)
                  0.09    0.00 200001.06 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.44 v clkgen.delay_155ns_1.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[2].dly_binary.out (net)
                  0.10    0.00 200001.44 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200001.81 v clkgen.delay_155ns_1.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_1.genblk1[3].dly_binary.out (net)
                  0.10    0.00 200001.81 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200002.20 v clkgen.delay_155ns_1.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           clkgen.delay_155ns_1.genblk1[4].dly_binary.out (net)
                  0.10    0.00 200002.20 v clkgen.clkdig_inverter/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.13 200002.33 ^ clkgen.clkdig_inverter/Y (sky130_fd_sc_hd__inv_2)
     6    0.02                           clkgen.clk_dig_out (net)
                  0.12    0.00 200002.33 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.20 200002.53 ^ clkgen.delay_155ns_2.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[0].dly_binary.out (net)
                  0.11    0.00 200002.53 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.16 200002.69 ^ clkgen.delay_155ns_2.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_2.genblk1[1].dly_binary.out (net)
                  0.06    0.00 200002.69 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200002.86 ^ clkgen.delay_155ns_2.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200002.86 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.16 200003.02 ^ clkgen.delay_155ns_2.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_2.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200003.02 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.15 200003.16 ^ clkgen.delay_155ns_2.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           clkgen.clk_dig_delayed_w (net)
                  0.06    0.00 200003.16 ^ clkgen.nor1/A (sky130_fd_sc_hd__nor2b_1)
                  0.05    0.06 200003.22 v clkgen.nor1/Y (sky130_fd_sc_hd__nor2b_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[0].dly_binary.in (net)
                  0.05    0.00 200003.22 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32 200003.53 v clkgen.delay_155ns_3.genblk1[0].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.00                           clkgen.delay_155ns_3.genblk1[0].dly_binary.out (net)
                  0.06    0.00 200003.53 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35 200003.89 v clkgen.delay_155ns_3.genblk1[1].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[1].dly_binary.out (net)
                  0.08    0.00 200003.89 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.22 v clkgen.delay_155ns_3.genblk1[2].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[2].dly_binary.out (net)
                  0.07    0.00 200004.22 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33 200004.56 v clkgen.delay_155ns_3.genblk1[3].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.delay_155ns_3.genblk1[3].dly_binary.out (net)
                  0.07    0.00 200004.56 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.38 200004.94 v clkgen.delay_155ns_3.genblk1[4].dly_binary.out_mux/X (sky130_fd_sc_hd__mux2_1)
     2    0.01                           clkgen.clk_comp_out (net)
                  0.10    0.00 200004.94 v outbuf_2/A (sky130_fd_sc_hd__buf_4)
                  0.06    0.20 200005.14 v outbuf_2/X (sky130_fd_sc_hd__buf_4)
     1    0.03                           clk_comp_out (net)
                  0.06    0.00 200005.14 v clk_comp_out (out)
                               200005.14   data arrival time

                  0.00 999999.94 999999.94   clock __VIRTUAL_CLK__ (rise edge)
                          0.00 999999.94   clock network delay (ideal)
                         -0.25 999999.75   clock uncertainty
                          0.00 999999.75   clock reconvergence pessimism
                       -200000.00 799999.69   output external delay
                               799999.69   data required time
-----------------------------------------------------------------------------
                               799999.69   data required time
                               -200005.14   data arrival time
-----------------------------------------------------------------------------
                               599994.56   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 599994.56

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 400000.44
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.16e-10   2.44e-10   2.32e-09   2.78e-09 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.16e-10   2.44e-10   2.32e-09   2.78e-09 100.0%
                           7.8%       8.8%      83.5%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 6112 u^2 72% utilization.
area_report_end
