#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23ac1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23ac330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23b9d10 .functor NOT 1, L_0x23e5e60, C4<0>, C4<0>, C4<0>;
L_0x23e5bc0 .functor XOR 1, L_0x23e5a60, L_0x23e5b20, C4<0>, C4<0>;
L_0x23e5d50 .functor XOR 1, L_0x23e5bc0, L_0x23e5c80, C4<0>, C4<0>;
v0x23e1020_0 .net *"_ivl_10", 0 0, L_0x23e5c80;  1 drivers
v0x23e1120_0 .net *"_ivl_12", 0 0, L_0x23e5d50;  1 drivers
v0x23e1200_0 .net *"_ivl_2", 0 0, L_0x23e2fd0;  1 drivers
v0x23e12c0_0 .net *"_ivl_4", 0 0, L_0x23e5a60;  1 drivers
v0x23e13a0_0 .net *"_ivl_6", 0 0, L_0x23e5b20;  1 drivers
v0x23e14d0_0 .net *"_ivl_8", 0 0, L_0x23e5bc0;  1 drivers
v0x23e15b0_0 .net "a", 0 0, v0x23dd620_0;  1 drivers
v0x23e1650_0 .net "b", 0 0, v0x23dd6c0_0;  1 drivers
v0x23e16f0_0 .net "c", 0 0, v0x23dd760_0;  1 drivers
v0x23e1790_0 .var "clk", 0 0;
v0x23e1830_0 .net "d", 0 0, v0x23dd8a0_0;  1 drivers
v0x23e18d0_0 .net "q_dut", 0 0, L_0x23e5900;  1 drivers
v0x23e1970_0 .net "q_ref", 0 0, L_0x23e2010;  1 drivers
v0x23e1a10_0 .var/2u "stats1", 159 0;
v0x23e1ab0_0 .var/2u "strobe", 0 0;
v0x23e1b50_0 .net "tb_match", 0 0, L_0x23e5e60;  1 drivers
v0x23e1c10_0 .net "tb_mismatch", 0 0, L_0x23b9d10;  1 drivers
v0x23e1cd0_0 .net "wavedrom_enable", 0 0, v0x23dd990_0;  1 drivers
v0x23e1d70_0 .net "wavedrom_title", 511 0, v0x23dda30_0;  1 drivers
L_0x23e2fd0 .concat [ 1 0 0 0], L_0x23e2010;
L_0x23e5a60 .concat [ 1 0 0 0], L_0x23e2010;
L_0x23e5b20 .concat [ 1 0 0 0], L_0x23e5900;
L_0x23e5c80 .concat [ 1 0 0 0], L_0x23e2010;
L_0x23e5e60 .cmp/eeq 1, L_0x23e2fd0, L_0x23e5d50;
S_0x23ac4c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x23ac330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2397ea0 .functor NOT 1, v0x23dd620_0, C4<0>, C4<0>, C4<0>;
L_0x23acc20 .functor XOR 1, L_0x2397ea0, v0x23dd6c0_0, C4<0>, C4<0>;
L_0x23b9d80 .functor XOR 1, L_0x23acc20, v0x23dd760_0, C4<0>, C4<0>;
L_0x23e2010 .functor XOR 1, L_0x23b9d80, v0x23dd8a0_0, C4<0>, C4<0>;
v0x23b9f80_0 .net *"_ivl_0", 0 0, L_0x2397ea0;  1 drivers
v0x23ba020_0 .net *"_ivl_2", 0 0, L_0x23acc20;  1 drivers
v0x2397ff0_0 .net *"_ivl_4", 0 0, L_0x23b9d80;  1 drivers
v0x2398090_0 .net "a", 0 0, v0x23dd620_0;  alias, 1 drivers
v0x23dc9e0_0 .net "b", 0 0, v0x23dd6c0_0;  alias, 1 drivers
v0x23dcaf0_0 .net "c", 0 0, v0x23dd760_0;  alias, 1 drivers
v0x23dcbb0_0 .net "d", 0 0, v0x23dd8a0_0;  alias, 1 drivers
v0x23dcc70_0 .net "q", 0 0, L_0x23e2010;  alias, 1 drivers
S_0x23dcdd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x23ac330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23dd620_0 .var "a", 0 0;
v0x23dd6c0_0 .var "b", 0 0;
v0x23dd760_0 .var "c", 0 0;
v0x23dd800_0 .net "clk", 0 0, v0x23e1790_0;  1 drivers
v0x23dd8a0_0 .var "d", 0 0;
v0x23dd990_0 .var "wavedrom_enable", 0 0;
v0x23dda30_0 .var "wavedrom_title", 511 0;
E_0x23a7100/0 .event negedge, v0x23dd800_0;
E_0x23a7100/1 .event posedge, v0x23dd800_0;
E_0x23a7100 .event/or E_0x23a7100/0, E_0x23a7100/1;
E_0x23a7350 .event posedge, v0x23dd800_0;
E_0x23909f0 .event negedge, v0x23dd800_0;
S_0x23dd120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23dcdd0;
 .timescale -12 -12;
v0x23dd320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23dd420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23dcdd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23ddb90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x23ac330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x23e2140 .functor NOT 1, v0x23dd620_0, C4<0>, C4<0>, C4<0>;
L_0x23e21b0 .functor NOT 1, v0x23dd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23e2240 .functor AND 1, L_0x23e2140, L_0x23e21b0, C4<1>, C4<1>;
L_0x23e2300 .functor NOT 1, v0x23dd760_0, C4<0>, C4<0>, C4<0>;
L_0x23e23a0 .functor AND 1, L_0x23e2240, L_0x23e2300, C4<1>, C4<1>;
L_0x23e24b0 .functor NOT 1, v0x23dd8a0_0, C4<0>, C4<0>, C4<0>;
L_0x23e2560 .functor AND 1, L_0x23e23a0, L_0x23e24b0, C4<1>, C4<1>;
L_0x23e2670 .functor NOT 1, v0x23dd620_0, C4<0>, C4<0>, C4<0>;
L_0x23e2730 .functor NOT 1, v0x23dd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23e27a0 .functor AND 1, L_0x23e2670, L_0x23e2730, C4<1>, C4<1>;
L_0x23e2910 .functor AND 1, L_0x23e27a0, v0x23dd760_0, C4<1>, C4<1>;
L_0x23e2980 .functor AND 1, L_0x23e2910, v0x23dd8a0_0, C4<1>, C4<1>;
L_0x23e2ab0 .functor OR 1, L_0x23e2560, L_0x23e2980, C4<0>, C4<0>;
L_0x23e2bc0 .functor NOT 1, v0x23dd620_0, C4<0>, C4<0>, C4<0>;
L_0x23e2a40 .functor AND 1, L_0x23e2bc0, v0x23dd6c0_0, C4<1>, C4<1>;
L_0x23e2d00 .functor NOT 1, v0x23dd760_0, C4<0>, C4<0>, C4<0>;
L_0x23e2e00 .functor AND 1, L_0x23e2a40, L_0x23e2d00, C4<1>, C4<1>;
L_0x23e2f10 .functor AND 1, L_0x23e2e00, v0x23dd8a0_0, C4<1>, C4<1>;
L_0x23e3070 .functor OR 1, L_0x23e2ab0, L_0x23e2f10, C4<0>, C4<0>;
L_0x23e3180 .functor NOT 1, v0x23dd620_0, C4<0>, C4<0>, C4<0>;
L_0x23e33b0 .functor AND 1, L_0x23e3180, v0x23dd6c0_0, C4<1>, C4<1>;
L_0x23e3580 .functor AND 1, L_0x23e33b0, v0x23dd760_0, C4<1>, C4<1>;
L_0x23e3810 .functor NOT 1, v0x23dd8a0_0, C4<0>, C4<0>, C4<0>;
L_0x23e3990 .functor AND 1, L_0x23e3580, L_0x23e3810, C4<1>, C4<1>;
L_0x23e3b70 .functor OR 1, L_0x23e3070, L_0x23e3990, C4<0>, C4<0>;
L_0x23e3c80 .functor NOT 1, v0x23dd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23e3dd0 .functor AND 1, v0x23dd620_0, L_0x23e3c80, C4<1>, C4<1>;
L_0x23e3e90 .functor NOT 1, v0x23dd760_0, C4<0>, C4<0>, C4<0>;
L_0x23e3ff0 .functor AND 1, L_0x23e3dd0, L_0x23e3e90, C4<1>, C4<1>;
L_0x23e4100 .functor AND 1, L_0x23e3ff0, v0x23dd8a0_0, C4<1>, C4<1>;
L_0x23e42c0 .functor OR 1, L_0x23e3b70, L_0x23e4100, C4<0>, C4<0>;
L_0x23e43d0 .functor NOT 1, v0x23dd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23e4550 .functor AND 1, v0x23dd620_0, L_0x23e43d0, C4<1>, C4<1>;
L_0x23e4610 .functor AND 1, L_0x23e4550, v0x23dd760_0, C4<1>, C4<1>;
L_0x23e47f0 .functor NOT 1, v0x23dd8a0_0, C4<0>, C4<0>, C4<0>;
L_0x23e4860 .functor AND 1, L_0x23e4610, L_0x23e47f0, C4<1>, C4<1>;
L_0x23e4aa0 .functor OR 1, L_0x23e42c0, L_0x23e4860, C4<0>, C4<0>;
L_0x23e4bb0 .functor AND 1, v0x23dd620_0, v0x23dd6c0_0, C4<1>, C4<1>;
L_0x23e4d60 .functor AND 1, L_0x23e4bb0, v0x23dd760_0, C4<1>, C4<1>;
L_0x23e4e20 .functor AND 1, L_0x23e4d60, v0x23dd8a0_0, C4<1>, C4<1>;
L_0x23e5030 .functor OR 1, L_0x23e4aa0, L_0x23e4e20, C4<0>, C4<0>;
L_0x23e5140 .functor AND 1, v0x23dd620_0, v0x23dd6c0_0, C4<1>, C4<1>;
L_0x23e5310 .functor NOT 1, v0x23dd760_0, C4<0>, C4<0>, C4<0>;
L_0x23e5380 .functor AND 1, L_0x23e5140, L_0x23e5310, C4<1>, C4<1>;
L_0x23e5600 .functor NOT 1, v0x23dd8a0_0, C4<0>, C4<0>, C4<0>;
L_0x23e5670 .functor AND 1, L_0x23e5380, L_0x23e5600, C4<1>, C4<1>;
L_0x23e5900 .functor OR 1, L_0x23e5030, L_0x23e5670, C4<0>, C4<0>;
v0x23dde80_0 .net *"_ivl_0", 0 0, L_0x23e2140;  1 drivers
v0x23ddf60_0 .net *"_ivl_10", 0 0, L_0x23e24b0;  1 drivers
v0x23de040_0 .net *"_ivl_12", 0 0, L_0x23e2560;  1 drivers
v0x23de130_0 .net *"_ivl_14", 0 0, L_0x23e2670;  1 drivers
v0x23de210_0 .net *"_ivl_16", 0 0, L_0x23e2730;  1 drivers
v0x23de340_0 .net *"_ivl_18", 0 0, L_0x23e27a0;  1 drivers
v0x23de420_0 .net *"_ivl_2", 0 0, L_0x23e21b0;  1 drivers
v0x23de500_0 .net *"_ivl_20", 0 0, L_0x23e2910;  1 drivers
v0x23de5e0_0 .net *"_ivl_22", 0 0, L_0x23e2980;  1 drivers
v0x23de6c0_0 .net *"_ivl_24", 0 0, L_0x23e2ab0;  1 drivers
v0x23de7a0_0 .net *"_ivl_26", 0 0, L_0x23e2bc0;  1 drivers
v0x23de880_0 .net *"_ivl_28", 0 0, L_0x23e2a40;  1 drivers
v0x23de960_0 .net *"_ivl_30", 0 0, L_0x23e2d00;  1 drivers
v0x23dea40_0 .net *"_ivl_32", 0 0, L_0x23e2e00;  1 drivers
v0x23deb20_0 .net *"_ivl_34", 0 0, L_0x23e2f10;  1 drivers
v0x23dec00_0 .net *"_ivl_36", 0 0, L_0x23e3070;  1 drivers
v0x23dece0_0 .net *"_ivl_38", 0 0, L_0x23e3180;  1 drivers
v0x23dedc0_0 .net *"_ivl_4", 0 0, L_0x23e2240;  1 drivers
v0x23deea0_0 .net *"_ivl_40", 0 0, L_0x23e33b0;  1 drivers
v0x23def80_0 .net *"_ivl_42", 0 0, L_0x23e3580;  1 drivers
v0x23df060_0 .net *"_ivl_44", 0 0, L_0x23e3810;  1 drivers
v0x23df140_0 .net *"_ivl_46", 0 0, L_0x23e3990;  1 drivers
v0x23df220_0 .net *"_ivl_48", 0 0, L_0x23e3b70;  1 drivers
v0x23df300_0 .net *"_ivl_50", 0 0, L_0x23e3c80;  1 drivers
v0x23df3e0_0 .net *"_ivl_52", 0 0, L_0x23e3dd0;  1 drivers
v0x23df4c0_0 .net *"_ivl_54", 0 0, L_0x23e3e90;  1 drivers
v0x23df5a0_0 .net *"_ivl_56", 0 0, L_0x23e3ff0;  1 drivers
v0x23df680_0 .net *"_ivl_58", 0 0, L_0x23e4100;  1 drivers
v0x23df760_0 .net *"_ivl_6", 0 0, L_0x23e2300;  1 drivers
v0x23df840_0 .net *"_ivl_60", 0 0, L_0x23e42c0;  1 drivers
v0x23df920_0 .net *"_ivl_62", 0 0, L_0x23e43d0;  1 drivers
v0x23dfa00_0 .net *"_ivl_64", 0 0, L_0x23e4550;  1 drivers
v0x23dfae0_0 .net *"_ivl_66", 0 0, L_0x23e4610;  1 drivers
v0x23dfdd0_0 .net *"_ivl_68", 0 0, L_0x23e47f0;  1 drivers
v0x23dfeb0_0 .net *"_ivl_70", 0 0, L_0x23e4860;  1 drivers
v0x23dff90_0 .net *"_ivl_72", 0 0, L_0x23e4aa0;  1 drivers
v0x23e0070_0 .net *"_ivl_74", 0 0, L_0x23e4bb0;  1 drivers
v0x23e0150_0 .net *"_ivl_76", 0 0, L_0x23e4d60;  1 drivers
v0x23e0230_0 .net *"_ivl_78", 0 0, L_0x23e4e20;  1 drivers
v0x23e0310_0 .net *"_ivl_8", 0 0, L_0x23e23a0;  1 drivers
v0x23e03f0_0 .net *"_ivl_80", 0 0, L_0x23e5030;  1 drivers
v0x23e04d0_0 .net *"_ivl_82", 0 0, L_0x23e5140;  1 drivers
v0x23e05b0_0 .net *"_ivl_84", 0 0, L_0x23e5310;  1 drivers
v0x23e0690_0 .net *"_ivl_86", 0 0, L_0x23e5380;  1 drivers
v0x23e0770_0 .net *"_ivl_88", 0 0, L_0x23e5600;  1 drivers
v0x23e0850_0 .net *"_ivl_90", 0 0, L_0x23e5670;  1 drivers
v0x23e0930_0 .net "a", 0 0, v0x23dd620_0;  alias, 1 drivers
v0x23e09d0_0 .net "b", 0 0, v0x23dd6c0_0;  alias, 1 drivers
v0x23e0ac0_0 .net "c", 0 0, v0x23dd760_0;  alias, 1 drivers
v0x23e0bb0_0 .net "d", 0 0, v0x23dd8a0_0;  alias, 1 drivers
v0x23e0ca0_0 .net "q", 0 0, L_0x23e5900;  alias, 1 drivers
S_0x23e0e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x23ac330;
 .timescale -12 -12;
E_0x23a6ea0 .event anyedge, v0x23e1ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23e1ab0_0;
    %nor/r;
    %assign/vec4 v0x23e1ab0_0, 0;
    %wait E_0x23a6ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23dcdd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23dd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd6c0_0, 0;
    %assign/vec4 v0x23dd620_0, 0;
    %wait E_0x23909f0;
    %wait E_0x23a7350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23dd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd6c0_0, 0;
    %assign/vec4 v0x23dd620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a7100;
    %load/vec4 v0x23dd620_0;
    %load/vec4 v0x23dd6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23dd760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23dd8a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23dd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd6c0_0, 0;
    %assign/vec4 v0x23dd620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23dd420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a7100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23dd8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23dd6c0_0, 0;
    %assign/vec4 v0x23dd620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23ac330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e1790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e1ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23ac330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23e1790_0;
    %inv;
    %store/vec4 v0x23e1790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23ac330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23dd800_0, v0x23e1c10_0, v0x23e15b0_0, v0x23e1650_0, v0x23e16f0_0, v0x23e1830_0, v0x23e1970_0, v0x23e18d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23ac330;
T_7 ;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23ac330;
T_8 ;
    %wait E_0x23a7100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e1a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e1a10_0, 4, 32;
    %load/vec4 v0x23e1b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e1a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e1a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e1a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23e1970_0;
    %load/vec4 v0x23e1970_0;
    %load/vec4 v0x23e18d0_0;
    %xor;
    %load/vec4 v0x23e1970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e1a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23e1a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e1a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response17/top_module.sv";
