Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 27 18:21:02 2025
| Host         : ASUS-Soriano running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   156 |
|    Minimum number of control sets                        |   156 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   551 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   156 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    62 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2386 |          607 |
| No           | No                    | Yes                    |              31 |            9 |
| No           | Yes                   | No                     |             753 |          251 |
| Yes          | No                    | No                     |             814 |          225 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             698 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                             Enable Signal                                                                                            |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hit0_IBUF                                               |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/TDC/control/FSM_sequential_state_reg[0]_0                                                                                                            |                1 |              1 |         1.00 |
|  hit1_IBUF                                               |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/TDC/control/FSM_sequential_state_reg[0]_0                                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0   |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0 |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_1                                       |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                           |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1_n_0                            |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                            |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                         |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                              | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                       |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                              | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                       |                1 |              2 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                         |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                      |                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                            | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                          |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                     |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/rst_clk_250/U0/EXT_LPF/lpf_int                                                                                                                                   |                3 |              4 |         1.33 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                 | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                         |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                         |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                            | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     |                                                                                                                                                                           |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                  |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | system_i/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                 |                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/rst_clk_250/U0/SEQ/seq_cnt_en                                                                                                                                                               | system_i/rst_clk_250/U0/SEQ/SEQ_COUNTER/clear                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                3 |              7 |         2.33 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                5 |              8 |         1.60 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                              |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                            |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                    | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |                4 |              8 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                    | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                            |                                                                                                                                                                           |                2 |              8 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                            |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                           |                7 |              8 |         1.14 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                      |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                         |                5 |              9 |         1.80 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                       | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                       |                3 |             10 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                       | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                       |                3 |             10 |         3.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                      |                                                                                                                                                                           |                4 |             10 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/TDC/control/addr_cnt                                                                                                                                                            | system_i/AXITDC_0/U0/TDC/control/addr_cnt[4]_i_1_n_0                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/TDC/control/addr_cnt                                                                                                                                                            | system_i/AXITDC_1/U0/TDC/control/addr_cnt[4]_i_1_n_0                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                |                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                |                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                |                                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                |                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                3 |             14 |         4.67 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                            |                                                                                                                                                                           |                4 |             15 |         3.75 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                5 |             17 |         3.40 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                5 |             19 |         3.80 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                             |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                             |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                             |                6 |             20 |         3.33 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                             |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                             |                5 |             20 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                             |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                             |                4 |             20 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                             |                4 |             20 |         5.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                       |                4 |             23 |         5.75 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                8 |             25 |         3.12 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                7 |             25 |         3.57 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |               10 |             26 |         2.60 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                       |                9 |             28 |         3.11 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                7 |             28 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                     | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                6 |             30 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |               15 |             31 |         2.07 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |               17 |             31 |         1.82 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                8 |             32 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                           |               16 |             32 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                            |                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             32 |         2.46 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                |                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                |                                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                             | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                         |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                           | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               14 |             32 |         2.29 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                |                                                                                                                                                                           |                9 |             32 |         3.56 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/TDC/control/data_e[31]_i_1_n_0                                                                                                                       |                6 |             32 |         5.33 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/TDC/control/data_e[31]_i_1_n_0                                                                                                                       |                7 |             32 |         4.57 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      |                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             32 |         2.91 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                           | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                 |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                             | system_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                         |               10 |             32 |         3.20 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                        |                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                            |                                                                                                                                                                           |               12 |             32 |         2.67 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               16 |             33 |         2.06 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               12 |             35 |         2.92 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                         |                                                                                                                                                                           |                9 |             36 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                         |                                                                                                                                                                           |                9 |             36 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                 |                                                                                                                                                                           |               10 |             36 |         3.60 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                 |                                                                                                                                                                           |                9 |             36 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_1/U0/TDC/control/data[42]_i_1_n_0                                                                                                                         |               13 |             43 |         3.31 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      | system_i/AXITDC_0/U0/TDC/control/data[42]_i_1_n_0                                                                                                                         |               10 |             43 |         4.30 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                  |                                                                                                                                                                           |               13 |             47 |         3.62 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               30 |             63 |         2.10 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                        |                                                                                                                                                                           |                8 |             64 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                   |                                                                                                                                                                           |               16 |             64 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               21 |             66 |         3.14 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               27 |             80 |         2.96 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                      |                                                                                                                                                                           |               28 |             81 |         2.89 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               34 |             94 |         2.76 |
|  system_i/clk_wiz_0/inst/clk_out100                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                              |                                                                                                                                                                           |               32 |            128 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out100                      |                                                                                                                                                                                                      |                                                                                                                                                                           |              113 |            367 |         3.25 |
|  system_i/clk_wiz_0/inst/clk_out250                      |                                                                                                                                                                                                      |                                                                                                                                                                           |              469 |           1962 |         4.18 |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


