; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %12 = icmp slt i32 %11, 2048, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = and i32 %13, 63, !dbg !12
  %15 = srem i32 %11, 512, !dbg !13
  %16 = shl i32 %11, 6, !dbg !14
  %17 = or disjoint i32 %16, %14, !dbg !15
  %18 = sext i32 %17 to i64, !dbg !16
  %19 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !16
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %19, i1 %12, i32 0, i1 %12) #5, !dbg !17
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %18, !dbg !18
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %21, i1 %12, i32 0, i1 %12) #5, !dbg !19
  %23 = sext i32 %15 to i64, !dbg !20
  %24 = getelementptr float, ptr addrspace(1) %3, i64 %23, !dbg !20
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %12) #5, !dbg !21
  %26 = getelementptr float, ptr addrspace(1) %4, i64 %23, !dbg !22
  %27 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %26, i1 %12) #5, !dbg !23
  %28 = bitcast i32 %27 to float, !dbg !23
  %29 = getelementptr float, ptr addrspace(1) %5, i64 %23, !dbg !24
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %12) #5, !dbg !25
  %31 = getelementptr float, ptr addrspace(1) %6, i64 %23, !dbg !26
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %12) #5, !dbg !27
  %33 = fadd float %28, 0x3EE4F8B580000000, !dbg !28
  %34 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !29
  %.not.i = icmp eq i32 %34, 0, !dbg !29
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #5, !dbg !29
  %.not1.i = icmp eq i32 %35, 0, !dbg !29
  br i1 %.not.i, label %41, label %36, !dbg !29

36:                                               ; preds = %10
  br i1 %.not1.i, label %39, label %37, !dbg !29

37:                                               ; preds = %36
  %38 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %33) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

39:                                               ; preds = %36
  %40 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %33) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

41:                                               ; preds = %10
  br i1 %.not1.i, label %44, label %42, !dbg !29

42:                                               ; preds = %41
  %43 = tail call float @llvm.nvvm.sqrt.rn.f(float %33) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

44:                                               ; preds = %41
  %45 = tail call float @llvm.nvvm.sqrt.approx.f(float %33) #5, !dbg !29
  br label %__nv_sqrtf.exit, !dbg !29

__nv_sqrtf.exit:                                  ; preds = %37, %39, %42, %44
  %.0.i = phi float [ %38, %37 ], [ %40, %39 ], [ %43, %42 ], [ %45, %44 ], !dbg !29
  %46 = bitcast i32 %22 to float, !dbg !19
  %47 = bitcast i32 %25 to float, !dbg !21
  %48 = fsub float %46, %47, !dbg !30
  %49 = bitcast i32 %32 to float, !dbg !27
  %50 = bitcast i32 %30 to float, !dbg !25
  %51 = bitcast i32 %20 to float, !dbg !17
  %52 = lshr i32 %13, 5, !dbg !12
  %53 = and i32 %13, 31, !dbg !12
  %54 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #5, !dbg !31
  %55 = fmul float %48, %54, !dbg !32
  %56 = fmul float %55, %50, !dbg !33
  %57 = fadd float %56, %49, !dbg !34
  %58 = fcmp olt float %57, 0.000000e+00, !dbg !35
  %59 = select i1 %58, float 0.000000e+00, float %57, !dbg !39
  %60 = fadd float %59, %51, !dbg !40
  %61 = fcmp olt float %60, 0.000000e+00, !dbg !41
  %62 = select i1 %61, float 0.000000e+00, float %60, !dbg !43
  %63 = select i1 %12, float %62, float 0.000000e+00, !dbg !44
  %64 = bitcast float %63 to i32, !dbg !45
  %65 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %64, i32 16, i32 31), !dbg !45
  %66 = bitcast i32 %65 to float, !dbg !45
  %67 = fadd float %63, %66, !dbg !49
  %68 = bitcast float %67 to i32, !dbg !45
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 8, i32 31), !dbg !45
  %70 = bitcast i32 %69 to float, !dbg !45
  %71 = fadd float %67, %70, !dbg !49
  %72 = bitcast float %71 to i32, !dbg !45
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 4, i32 31), !dbg !45
  %74 = bitcast i32 %73 to float, !dbg !45
  %75 = fadd float %71, %74, !dbg !49
  %76 = bitcast float %75 to i32, !dbg !45
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 2, i32 31), !dbg !45
  %78 = bitcast i32 %77 to float, !dbg !45
  %79 = fadd float %75, %78, !dbg !49
  %80 = bitcast float %79 to i32, !dbg !45
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 1, i32 31), !dbg !45
  %82 = bitcast i32 %81 to float, !dbg !45
  %83 = fadd float %79, %82, !dbg !49
  %84 = icmp eq i32 %53, 0, !dbg !45
  %85 = and i32 %52, 1, !dbg !45
  %86 = getelementptr float, ptr addrspace(3) @global_smem, i32 %85, !dbg !45
  %87 = bitcast float %83 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %86, <1 x i32> %87, i1 %84) #5, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %88 = icmp slt i32 %13, 2, !dbg !45
  %89 = getelementptr float, ptr addrspace(3) @global_smem, i32 %13, !dbg !45
  %90 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %89, i1 %88) #5, !dbg !45
  %91 = bitcast i32 %90 to float, !dbg !45
  %92 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 1, i32 31), !dbg !45
  %93 = bitcast i32 %92 to float, !dbg !45
  %94 = fadd float %91, %93, !dbg !49
  %95 = and i32 %13, 1, !dbg !45
  %96 = icmp eq i32 %95, 0, !dbg !45
  %97 = and i1 %88, %96, !dbg !45
  %98 = bitcast float %94 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %89, <1 x i32> %98, i1 %97) #5, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %99 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !45
  %100 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %99, float 6.400000e+01) #5, !dbg !51
  %101 = getelementptr float, ptr addrspace(1) %7, i64 %18, !dbg !52
  %102 = bitcast float %62 to i32, !dbg !53
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %102, ptr addrspace(1) %101, i1 %12) #5, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !54
  %103 = sext i32 %11 to i64, !dbg !55
  %104 = getelementptr float, ptr addrspace(1) %0, i64 %103, !dbg !55
  %105 = icmp eq i32 %14, 0, !dbg !56
  %106 = bitcast float %100 to i32, !dbg !56
  %107 = and i1 %105, %12, !dbg !56
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %106, ptr addrspace(1) %104, i1 %107) #5, !dbg !56
  ret void, !dbg !57
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cknxxwt27jgtqosokexoqpviy7aw46ic5kewofojtkef6opodqn6.py", directory: "inductor_cache/kn")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16", linkageName: "triton_per_fused__native_batch_norm_legit_no_training_add_mean_relu_16", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 31, column: 19, scope: !7)
!14 = !DILocation(line: 32, column: 38, scope: !7)
!15 = !DILocation(line: 32, column: 35, scope: !7)
!16 = !DILocation(line: 32, column: 30, scope: !7)
!17 = !DILocation(line: 32, column: 43, scope: !7)
!18 = !DILocation(line: 33, column: 30, scope: !7)
!19 = !DILocation(line: 33, column: 43, scope: !7)
!20 = !DILocation(line: 34, column: 30, scope: !7)
!21 = !DILocation(line: 34, column: 35, scope: !7)
!22 = !DILocation(line: 35, column: 30, scope: !7)
!23 = !DILocation(line: 35, column: 35, scope: !7)
!24 = !DILocation(line: 36, column: 31, scope: !7)
!25 = !DILocation(line: 36, column: 36, scope: !7)
!26 = !DILocation(line: 37, column: 31, scope: !7)
!27 = !DILocation(line: 37, column: 36, scope: !7)
!28 = !DILocation(line: 40, column: 18, scope: !7)
!29 = !DILocation(line: 41, column: 26, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 43, column: 18, scope: !7)
!32 = !DILocation(line: 46, column: 19, scope: !7)
!33 = !DILocation(line: 47, column: 20, scope: !7)
!34 = !DILocation(line: 48, column: 20, scope: !7)
!35 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !38)
!36 = distinct !DILexicalBlockFile(scope: !7, file: !37, discriminator: 0)
!37 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!38 = !DILocation(line: 50, column: 42, scope: !7)
!39 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !38)
!40 = !DILocation(line: 51, column: 19, scope: !7)
!41 = !DILocation(line: 118, column: 15, scope: !36, inlinedAt: !42)
!42 = !DILocation(line: 52, column: 42, scope: !7)
!43 = !DILocation(line: 121, column: 29, scope: !36, inlinedAt: !42)
!44 = !DILocation(line: 54, column: 35, scope: !7)
!45 = !DILocation(line: 267, column: 36, scope: !46, inlinedAt: !48)
!46 = distinct !DILexicalBlockFile(scope: !7, file: !47, discriminator: 0)
!47 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!48 = !DILocation(line: 55, column: 26, scope: !7)
!49 = !DILocation(line: 256, column: 15, scope: !50, inlinedAt: !48)
!50 = distinct !DILexicalBlockFile(scope: !46, file: !47, discriminator: 0)
!51 = !DILocation(line: 57, column: 20, scope: !7)
!52 = !DILocation(line: 58, column: 25, scope: !7)
!53 = !DILocation(line: 58, column: 45, scope: !7)
!54 = !DILocation(line: 59, column: 4, scope: !7)
!55 = !DILocation(line: 60, column: 28, scope: !7)
!56 = !DILocation(line: 60, column: 40, scope: !7)
!57 = !DILocation(line: 60, column: 4, scope: !7)
