#include "common/hostException.h"
#include "loader/guestInstructionPatcher.h"
#include "loader/x64InstructionEmulator.h"

#include <array>
#include <atomic>
#include <bit>
#include <cstddef>
#include <cstdint>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <initializer_list>
#include <sys/mman.h>
#include <sys/ucontext.h>
#include <unistd.h>

namespace {

using Common::HostException::ExceptionInfo;
using Common::HostException::ExceptionType;

// The SSE4a bytes are the point of this test, so blobs are spelled out byte by
// byte instead of going through an encoder. Every blob is a complete routine:
// the instruction under test, a store of the result, and ret. Encodings were
// disassembled with otool to confirm the operand roles: EXTRQ immediate is
// unary (ModRM.r/m is both source and destination, the reg field is unused),
// INSERTQ immediate reads ModRM.r/m into the reg field.
constexpr uint8_t kExtrqXmm2Len40Index0[] = {
	0x66, 0x0f, 0x78, 0xc2, 0x28, 0x00, // extrq xmm2, 40, 0
	0xf3, 0x0f, 0x7f, 0x17,             // movdqu %xmm2, (%rdi)
	0xc3,                               // ret
};

constexpr uint8_t kExtrqXmm2Len64Index0[] = {
	0x66, 0x0f, 0x78, 0xc2, 0x40, 0x00, // extrq xmm2, 64, 0
	0xf3, 0x0f, 0x7f, 0x17,             // movdqu %xmm2, (%rdi)
	0xc3,                               // ret
};

constexpr uint8_t kInsertqXmm2Xmm0Len32Index0[] = {
	0xf2, 0x0f, 0x78, 0xd0, 0x20, 0x00, // insertq xmm2, xmm0, 32, 0
	0xf3, 0x0f, 0x7f, 0x17,             // movdqu %xmm2, (%rdi)
	0xc3,                               // ret
};

// REX.B moves the operand into the high register file. xmm10 is not an argument
// register, so the blob loads it from memory. EXTRQ has a single operand, so
// only the destination needs loading.
constexpr uint8_t kExtrqXmm10Len40Index0[] = {
	0xf3, 0x44, 0x0f, 0x6f, 0x16,             // movdqu (%rsi), %xmm10
	0x66, 0x41, 0x0f, 0x78, 0xc2, 0x28, 0x00, // extrq xmm10, 40, 0
	0xf3, 0x44, 0x0f, 0x7f, 0x17,             // movdqu %xmm10, (%rdi)
	0xc3,                                     // ret
};

// REX.R keeps the destination in xmm10 while REX.B puts the source in xmm9, and
// the inserted field sits at a nonzero index.
constexpr uint8_t kInsertqXmm10Xmm9Len16Index8[] = {
	0xf3, 0x44, 0x0f, 0x6f, 0x0e,             // movdqu (%rsi), %xmm9
	0xf3, 0x44, 0x0f, 0x6f, 0x12,             // movdqu (%rdx), %xmm10
	0xf2, 0x45, 0x0f, 0x78, 0xd1, 0x10, 0x08, // insertq xmm10, xmm9, 16, 8
	0xf3, 0x44, 0x0f, 0x7f, 0x17,             // movdqu %xmm10, (%rdi)
	0xc3,                                     // ret
};

constexpr uint8_t kInsertqXmm10Xmm9[] = {
	0xf3, 0x44, 0x0f, 0x6f, 0x0e, // movdqu (%rsi), %xmm9
	0xf3, 0x44, 0x0f, 0x6f, 0x12, // movdqu (%rdx), %xmm10
	0xf2, 0x45, 0x0f, 0x79, 0xd1, // insertq xmm10, xmm9
	0xf3, 0x44, 0x0f, 0x7f, 0x17, // movdqu %xmm10, (%rdi)
	0xc3,
};

constexpr uint8_t kInsertqXmm9Xmm9[] = {
	0xf3, 0x44, 0x0f, 0x6f, 0x0e, // movdqu (%rsi), %xmm9
	0xf2, 0x45, 0x0f, 0x79, 0xc9, // insertq xmm9, xmm9
	0xf3, 0x44, 0x0f, 0x7f, 0x0f, // movdqu %xmm9, (%rdi)
	0xc3,
};

constexpr uint8_t kUd2[] = {
	0x0f, 0x0b, // ud2
	0xc3,       // ret
};

// VRSQRTPS xmm1, xmm0 as the AMD CPU patcher leaves it when it cannot relocate the instruction: a
// reserved VEX.vvvv bit is cleared (c5 f8 -> c5 f0), which raises #UD on every host. Rosetta aborted
// the guest on exactly this encoding until the emulator handled it there too.
constexpr uint8_t kTrappedVrsqrtpsXmm1Xmm0[] = {
	0x0f, 0x10, 0x06,                         // movups (%rsi), %xmm0
	0xc5, 0xfc, 0x10, 0x0e,                   // vmovups ymm1, [rsi]: dirty the upper half of ymm1
	0xc5, 0xf0, 0x52, 0xc8,                   // vrsqrtps xmm1, xmm0 with the vvvv trap mark
	0x0f, 0x11, 0x0f,                         // movups %xmm1, (%rdi)
	0xc4, 0xe3, 0x7d, 0x19, 0x4f, 0x10, 0x01, // vextractf128 [rdi + 16], ymm1, 1
	0xc5, 0xf8, 0x77,                         // vzeroupper
	0xc3,                                     // ret
};

// The same sequence with the ordinary VEX.128 VRSQRTPS encoding (vvvv = 1111), as it appears in guest
// code before the patcher marks it as a trap.
constexpr uint8_t kPlainVrsqrtpsXmm1Xmm0[] = {
	0x0f, 0x10, 0x06,                         // movups (%rsi), %xmm0
	0xc5, 0xfc, 0x10, 0x0e,                   // vmovups ymm1, [rsi]: dirty the upper half of ymm1
	0xc5, 0xf8, 0x52, 0xc8,                   // vrsqrtps xmm1, xmm0
	0x0f, 0x11, 0x0f,                         // movups %xmm1, (%rdi)
	0xc4, 0xe3, 0x7d, 0x19, 0x4f, 0x10, 0x01, // vextractf128 [rdi + 16], ymm1, 1
	0xc5, 0xf8, 0x77,                         // vzeroupper
	0xc3,                                     // ret
};

// The same again behind a never taken indirect branch. A function with an indirect branch does not
// let the patcher relocate neighbours, and the 4-byte VRSQRTPS cannot hold a jump on its own, so it
// is left in place with the trap mark.
constexpr uint8_t kPlainVrsqrtpsIndirectBranch[] = {
	0x31, 0xc0,                               // xor %eax, %eax
	0x85, 0xc0,                               // test %eax, %eax
	0x74, 0x02,                               // jz over
	0xff, 0xe0,                               // jmp *%rax (never taken)
	0x0f, 0x10, 0x06,                         // movups (%rsi), %xmm0
	0xc5, 0xfc, 0x10, 0x0e,                   // vmovups ymm1, [rsi]: dirty the upper half of ymm1
	0xc5, 0xf8, 0x52, 0xc8,                   // vrsqrtps xmm1, xmm0
	0x0f, 0x11, 0x0f,                         // movups %xmm1, (%rdi)
	0xc4, 0xe3, 0x7d, 0x19, 0x4f, 0x10, 0x01, // vextractf128 [rdi + 16], ymm1, 1
	0xc5, 0xf8, 0x77,                         // vzeroupper
	0xc3,                                     // ret
};

constexpr uint8_t kMwaitx[] = {
	0x0f, 0x01, 0xfb, // mwaitx
	0xc3,             // ret
};

constexpr size_t kPageSize = 4096;

std::atomic<int>    g_illegal_hits {0};
std::atomic<bool>   g_refused {false};
std::atomic<size_t> g_refuse_skip {0};

static_assert(decltype(g_illegal_hits)::is_always_lock_free);
static_assert(decltype(g_refused)::is_always_lock_free);
static_assert(decltype(g_refuse_skip)::is_always_lock_free);

void Check(bool value, const char *text) {
	if (!value) {
		std::fprintf(stderr, "macosSse4aTests: failed: %s\n", text);
		std::abort();
	}
}

bool Handler(const ExceptionInfo &info) {
	if (info.type != ExceptionType::IllegalInstruction) {
		return false;
	}
	g_illegal_hits.fetch_add(1, std::memory_order_relaxed);
	if (Loader::X64InstructionEmulator::TryEmulate(info.native_context)) {
		return true;
	}
	// A test that expects a refusal arms g_refuse_skip so the host-illegal
	// instruction can be stepped over. Any other refusal is outside the
	// emulator's contract, and returning there would re-run the faulting
	// instruction forever, so end the run instead.
	const size_t skip = g_refuse_skip.load(std::memory_order_relaxed);
	if (skip == 0) {
		static const char message[] = "macosSse4aTests: failed: unexpected emulator refusal\n";
		::write(STDERR_FILENO, message, sizeof(message) - 1);
		::_exit(1);
	}
	g_refused.store(true, std::memory_order_relaxed);
	auto *saved_context = static_cast<ucontext_t *>(info.native_context);
	saved_context->uc_mcontext->__ss.__rip += static_cast<uint64_t>(skip);
	return true;
}

template <typename Fn, size_t N>
Fn MapCode(const uint8_t (&code)[N]) {
	void *page = ::mmap(nullptr, kPageSize, PROT_READ | PROT_WRITE, MAP_PRIVATE | MAP_ANON, -1, 0);
	Check(page != MAP_FAILED, "map test code page");
	std::memcpy(page, code, N);
	Check(::mprotect(page, kPageSize, PROT_READ | PROT_EXEC) == 0, "make test code page executable");
	return reinterpret_cast<Fn>(page);
}

// Blobs receive their inputs through the SysV ABI, so the xmm argument registers
// are reachable as ordinary function parameters.
using BlobFn     = void (*)(uint64_t *out, double xmm0, double xmm1, double xmm2);
using LoadBlobFn = void (*)(uint64_t *out, const uint64_t *in);
using PairBlobFn = void (*)(uint64_t *out, const uint64_t *src, const uint64_t *dest);
using VoidBlobFn = void (*)();

int IllegalHits() {
	return g_illegal_hits.load(std::memory_order_relaxed);
}

void TestRefusals() {
	Check(!Loader::X64InstructionEmulator::TryEmulate(nullptr), "TryEmulate refuses a null native context");
	ucontext_t saved_context {};
	saved_context.uc_mcontext = nullptr;
	Check(!Loader::X64InstructionEmulator::TryEmulate(&saved_context), "TryEmulate refuses a saved context without mcontext");
}

void TestExtrqImmediate() {
	auto     fn      = MapCode<BlobFn>(kExtrqXmm2Len40Index0);
	uint64_t out[2] {};
	// The pattern is already in xmm2; the emulator keeps bits [39:0] and zeroes
	// the upper half.
	const double pattern = std::bit_cast<double>(0xaabbccddeeff1122ull);
	const int    before  = IllegalHits();
	fn(out, 0.0, 0.0, pattern);
	Check(IllegalHits() > before, "host raises SIGILL for EXTRQ");
	Check(out[0] == 0x000000ddeeff1122ull, "extrq xmm2, 40, 0 keeps bits [39:0] of xmm2");
	Check(out[1] == 0, "extrq xmm2, 40, 0 zero-extends the upper 64 bits");
}

void TestExtrqFullWidth() {
	auto     fn        = MapCode<BlobFn>(kExtrqXmm2Len64Index0);
	uint64_t out[2] {};
	const double pattern = std::bit_cast<double>(0x0123456789abcdefull);
	const int    before  = IllegalHits();
	fn(out, 0.0, 0.0, pattern);
	Check(IllegalHits() > before, "host raises SIGILL for a full width EXTRQ");
	Check(out[0] == 0x0123456789abcdefull, "extrq xmm2, 64, 0 keeps the whole low 64 bits");
	Check(out[1] == 0, "extrq xmm2, 64, 0 zero-extends the upper 64 bits");
}

void TestInsertqImmediate() {
	auto     fn        = MapCode<BlobFn>(kInsertqXmm2Xmm0Len32Index0);
	uint64_t out[2] {};
	const double source = std::bit_cast<double>(0x1122334455667788ull);
	const double dest   = std::bit_cast<double>(0x0123456789abcdefull);
	const int    before = IllegalHits();
	fn(out, source, 0.0, dest);
	Check(IllegalHits() > before, "host raises SIGILL for INSERTQ");
	Check(out[0] == 0x0123456755667788ull, "insertq xmm2, xmm0, 32, 0 inserts bits [31:0] of xmm0");
}

void TestRexHighRegisterExtrq() {
	auto           fn     = MapCode<LoadBlobFn>(kExtrqXmm10Len40Index0);
	uint64_t       out[2] {};
	const uint64_t in[2] {0xaabbccddeeff1122ull, 0};
	const int      before = IllegalHits();
	fn(out, in);
	Check(IllegalHits() > before, "host raises SIGILL for a REX.B EXTRQ");
	Check(out[0] == 0x000000ddeeff1122ull, "REX.B destination xmm10 is emulated through the saved context");
	Check(out[1] == 0, "REX.B destination xmm10 zero-extends the upper 64 bits");
}

void TestRexHighRegisterInsertqWithIndex() {
	auto           fn     = MapCode<PairBlobFn>(kInsertqXmm10Xmm9Len16Index8);
	uint64_t       out[2] {};
	const uint64_t src[2] {0x8877665544332211ull, 0xdeadbeefcafebabeull};
	const uint64_t dest[2] {0xaaaaaaaaaaaaaaaaull, 0xbbbbbbbbbbbbbbbbull};
	const int      before = IllegalHits();
	fn(out, src, dest);
	Check(IllegalHits() > before, "host raises SIGILL for a REX.R/REX.B INSERTQ");
	Check(out[0] == 0xaaaaaaaaaa2211aaull, "insertq xmm10, xmm9, 16, 8 inserts bits [15:0] at index 8");
	Check(out[1] == 0xbbbbbbbbbbbbbbbbull, "insertq xmm10, xmm9, 16, 8 leaves the upper 64 bits untouched");
}

void TestInsertqRegister() {
	const auto separate = MapCode<PairBlobFn>(kInsertqXmm10Xmm9);
	const auto aliased  = MapCode<PairBlobFn>(kInsertqXmm9Xmm9);
	for (const auto fn: {separate, aliased}) {
		for (const uint64_t controls: {0xc4c8ull, 0xc0c0ull, 0xffc1ull}) {
			const uint64_t source[2] {0x0123456789abcdefull, 0xdeadbeef00000000ull | controls};
			const uint64_t destination[2] {0x8877665544332211ull, 0xfedcba9876543210ull};
			const auto*    initial  = fn == aliased ? source : destination;
			uint64_t       expected = initial[0];
			const auto     length   = (controls & 63) == 0 ? 64 : controls & 63;
			const auto     index    = (controls >> 8) & 63;
			for (uint64_t bit = 0; bit < length && index + bit < 64; ++bit) {
				const uint64_t mask = uint64_t {1} << (index + bit);
				expected = (expected & ~mask) | (((source[0] >> bit) & 1) << (index + bit));
			}
			uint64_t  out[2] {};
			const int before = IllegalHits();
			fn(out, source, destination);
			Check(IllegalHits() == before + 1, "register INSERTQ raises one SIGILL");
			Check(out[0] == expected && out[1] == initial[1],
			      "register INSERTQ uses upper source controls and preserves upper destination");
		}
	}
}

void TestMwaitxEmulated() {
	auto      fn     = MapCode<VoidBlobFn>(kMwaitx);
	const int before = IllegalHits();
	fn();
	Check(IllegalHits() > before, "host raises SIGILL for MWAITX");
}

void TestUnknownInstructionRefused() {
	g_refused.store(false, std::memory_order_relaxed);
	g_refuse_skip.store(2, std::memory_order_relaxed);
	auto      fn     = MapCode<VoidBlobFn>(kUd2);
	const int before = IllegalHits();
	fn();
	Check(IllegalHits() > before, "host raises SIGILL for the unknown instruction");
	Check(g_refused.load(std::memory_order_relaxed), "TryEmulate refuses an unknown instruction");
	g_refuse_skip.store(0, std::memory_order_relaxed);
}

// The loader rewrites SSE4a instructions into native trampolines when the patcher is enabled. The
// trampoline area lives right behind the code page, like it does behind a mapped guest module.
struct PatchedCode {
	void                               *code = nullptr;
	Loader::GuestInstructionPatchResult result {};
};

template <size_t N>
PatchedCode MapPatchedCode(const uint8_t (&blob)[N], bool emulate_amd) {
	void *area = ::mmap(nullptr, 2 * kPageSize, PROT_READ | PROT_WRITE | PROT_EXEC,
	                    MAP_PRIVATE | MAP_ANON, -1, 0);
	Check(area != MAP_FAILED, "map RWX code and trampoline area");
	std::memcpy(area, blob, N);
	auto *trampoline = static_cast<uint8_t *>(area) + kPageSize;
	Loader::RegisterGuestInstructionPatchModule(area, kPageSize, trampoline, kPageSize);
	const std::array<uintptr_t, 1> function_starts {reinterpret_cast<uintptr_t>(area)};
	// A host without SSE4a, RDPID and CLWB, which is what Rosetta presents.
	const Loader::GuestInstructionHostFeatures host {false, false, false};
	PatchedCode patched;
	patched.code   = area;
	patched.result = Loader::PatchGuestInstructions(reinterpret_cast<uintptr_t>(area), N, function_starts,
	                                                false, emulate_amd, host);
	Loader::UnregisterGuestInstructionPatchModule(area);
	return patched;
}

using PatchCounts = Loader::InstructionPatchCounts Loader::GuestInstructionPatchResult::*;

// Runs the blob through the SIGILL emulator (reference) and through the patched copy, which must
// produce the same bytes. EXTRQ becomes a native trampoline without a single SIGILL. INSERTQ is
// marked as a trap by the patcher and keeps going through the signal emulator.
template <typename Fn, size_t N, typename Invoke>
void CheckPatchedMatchesEmulator(const uint8_t (&blob)[N], PatchCounts counts, bool native,
                                 Invoke invoke, const char *text) {
	uint64_t  reference[2] {};
	const int before_reference = IllegalHits();
	invoke(MapCode<Fn>(blob), reference);
	Check(IllegalHits() > before_reference, text);

	const auto unpatched = MapPatchedCode(blob, false);
	Check((unpatched.result.*counts).found == 0, "patcher stays off without emulate_amd");
	uint64_t  unpatched_out[2] {};
	const int before_off = IllegalHits();
	invoke(reinterpret_cast<Fn>(unpatched.code), unpatched_out);
	Check(IllegalHits() > before_off, "unpatched copy still raises SIGILL");

	const auto patched = MapPatchedCode(blob, true);
	Check((patched.result.*counts).found == 1, text);
	Check((patched.result.*counts).native == (native ? 1u : 0u), "native trampoline count");
	Check((patched.result.*counts).trapped == (native ? 0u : 1u), "trapped (signal path) count");
	uint64_t  out[2] {};
	const int before = IllegalHits();
	invoke(reinterpret_cast<Fn>(patched.code), out);
	if (native) {
		Check(IllegalHits() == before, "patched code raises no SIGILL");
	} else {
		Check(IllegalHits() > before, "trapped instruction still goes through the signal emulator");
	}
	Check(out[0] == reference[0] && out[1] == reference[1], "patched result equals emulated result");
}

void TestPatchedExtrqImmediate() {
	CheckPatchedMatchesEmulator<BlobFn>(
	    kExtrqXmm2Len40Index0, &Loader::GuestInstructionPatchResult::extrq, true,
	    [](BlobFn fn, uint64_t *out) { fn(out, 0.0, 0.0, std::bit_cast<double>(0xaabbccddeeff1122ull)); },
	    "EXTRQ immediate found by the patcher");
}

void TestPatchedExtrqRexHigh() {
	CheckPatchedMatchesEmulator<LoadBlobFn>(
	    kExtrqXmm10Len40Index0, &Loader::GuestInstructionPatchResult::extrq, true,
	    [](LoadBlobFn fn, uint64_t *out) {
		    const uint64_t in[2] {0xaabbccddeeff1122ull, 0x5555555555555555ull};
		    fn(out, in);
	    },
	    "REX EXTRQ found by the patcher");
}

void TestPatchedInsertqImmediate() {
	CheckPatchedMatchesEmulator<BlobFn>(
	    kInsertqXmm2Xmm0Len32Index0, &Loader::GuestInstructionPatchResult::insertq, false,
	    [](BlobFn fn, uint64_t *out) {
		    fn(out, std::bit_cast<double>(0x1122334455667788ull), 0.0,
		       std::bit_cast<double>(0x0123456789abcdefull));
	    },
	    "INSERTQ immediate found by the patcher");
}

void TestPatchedInsertqIndexedRexHigh() {
	CheckPatchedMatchesEmulator<PairBlobFn>(
	    kInsertqXmm10Xmm9Len16Index8, &Loader::GuestInstructionPatchResult::insertq, false,
	    [](PairBlobFn fn, uint64_t *out) {
		    const uint64_t src[2] {0x8877665544332211ull, 0xdeadbeefcafebabeull};
		    const uint64_t dest[2] {0xaaaaaaaaaaaaaaaaull, 0xbbbbbbbbbbbbbbbbull};
		    fn(out, src, dest);
	    },
	    "indexed REX INSERTQ found by the patcher");
}

void TestPatchedInsertqRegister() {
	CheckPatchedMatchesEmulator<PairBlobFn>(
	    kInsertqXmm10Xmm9, &Loader::GuestInstructionPatchResult::insertq, false,
	    [](PairBlobFn fn, uint64_t *out) {
		    const uint64_t src[2] {0x0123456789abcdefull, 0xdeadbeef0000c4c8ull};
		    const uint64_t dest[2] {0x8877665544332211ull, 0xfedcba9876543210ull};
		    fn(out, src, dest);
	    },
	    "register INSERTQ found by the patcher");
}

// The ordinary VEX.128 VRSQRTPS must be found by the patcher and give the reference result, either
// through a native trampoline (no SIGILL) or, when it cannot be relocated, marked as a trap (the
// vvvv bit is cleared in place) and emulated from the signal handler.
template <size_t N>
void CheckPatchedReciprocalSquareRoot(const uint8_t (&blob)[N], bool native) {
	const uint32_t in_bits[8] {std::bit_cast<uint32_t>(4.0f), 0x00000000u, 0xbf800000u, 0x7f800000u,
	                           0x11111111u, 0x22222222u, 0x33333333u, 0x44444444u};
	const auto     Run = [&](LoadBlobFn fn, uint32_t (&out_bits)[8]) {
		fn(reinterpret_cast<uint64_t *>(out_bits), reinterpret_cast<const uint64_t *>(in_bits));
	};
	uint32_t reference[8] {};
	const int before_reference = IllegalHits();
	Run(MapCode<LoadBlobFn>(kTrappedVrsqrtpsXmm1Xmm0), reference);
	Check(IllegalHits() > before_reference, "host raises SIGILL for the pre-marked VRSQRTPS");

	const auto unpatched = MapPatchedCode(blob, false);
	Check(unpatched.result.reciprocal_sqrt.found == 0, "patcher leaves VRSQRTPS alone without emulate_amd");

	const auto patched = MapPatchedCode(blob, true);
	const auto &counts = patched.result.reciprocal_sqrt;
	Check(counts.found == 1, "patcher finds the ordinary VEX.128 VRSQRTPS");
	Check(counts.native == (native ? 1u : 0u) && counts.trapped == (native ? 0u : 1u),
	      "VRSQRTPS native trampoline / trap count");
	const auto *code = static_cast<const uint8_t *>(patched.code);
	size_t      site = 0;
	while (site + 2 < N && !(blob[site] == 0xc5 && blob[site + 1] == 0xf8 && blob[site + 2] == 0x52)) {
		++site;
	}
	Check(site + 2 < N, "locate VRSQRTPS in the test blob");
	if (!native) {
		Check(code[site] == 0xc5 && code[site + 1] == 0xf0 && code[site + 2] == 0x52,
		      "the trap mark clears a reserved VEX.vvvv bit (c5 f8 -> c5 f0)");
	} else {
		Check(code[site] != 0xc5 || code[site + 1] != 0xf8, "native trampoline replaced the VRSQRTPS");
	}
	uint32_t  out[8] {};
	const int before = IllegalHits();
	Run(reinterpret_cast<LoadBlobFn>(patched.code), out);
	if (native) {
		Check(IllegalHits() == before, "natively patched VRSQRTPS raises no SIGILL");
	} else {
		Check(IllegalHits() > before, "marked VRSQRTPS goes through the signal emulator");
	}
	Check(std::memcmp(out, reference, sizeof(out)) == 0, "patched VRSQRTPS result equals the emulated reference");
	Check(std::bit_cast<float>(out[0]) == 0.5f && out[1] == 0x7f800000u && out[2] == 0xffc00000u && out[3] == 0,
	      "patched VRSQRTPS produces the exact reciprocal square roots");
	Check(out[4] == 0 && out[5] == 0 && out[6] == 0 && out[7] == 0, "patched VEX.128 form zeroes the upper half");
}

void TestPatchedReciprocalSquareRoot() {
	CheckPatchedReciprocalSquareRoot(kPlainVrsqrtpsXmm1Xmm0, true);
	CheckPatchedReciprocalSquareRoot(kPlainVrsqrtpsIndirectBranch, false);
}

} // namespace

int main() {
	Check(Common::HostException::InstallHandler(Handler), "install host exception handler");
	TestRefusals();
	TestExtrqImmediate();
	TestExtrqFullWidth();
	TestInsertqImmediate();
	TestRexHighRegisterExtrq();
	TestRexHighRegisterInsertqWithIndex();
	TestInsertqRegister();
	TestMwaitxEmulated();
	TestUnknownInstructionRefused();
	TestPatchedExtrqImmediate();
	TestPatchedExtrqRexHigh();
	TestPatchedInsertqImmediate();
	TestPatchedInsertqIndexedRexHigh();
	TestPatchedInsertqRegister();
	TestPatchedReciprocalSquareRoot();
	std::printf("macosSse4aTests: all passed\n");
	return 0;
}
