git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/467096555
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/468518932
git clone --depth 1 --no-tags https://github.com/jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/468534260
git clone --depth 1 --no-tags https://github.com/navaneethans/Bitmap2lcd_font_generation.git f:/verilog_sva_gh_scraper/data/full_repos/463428000
git clone --depth 1 --no-tags https://github.com/GuFangYi/IC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/463472829
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipC.git f:/verilog_sva_gh_scraper/data/full_repos/459009890
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipD.git f:/verilog_sva_gh_scraper/data/full_repos/458997006
git clone --depth 1 --no-tags https://github.com/yueguonimeijian/first_repository.git f:/verilog_sva_gh_scraper/data/full_repos/463373447
git clone --depth 1 --no-tags https://github.com/varghese-rahul/glift_project.git f:/verilog_sva_gh_scraper/data/full_repos/463332621
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2019.git f:/verilog_sva_gh_scraper/data/full_repos/460344162
git clone --depth 1 --no-tags https://github.com/BenzeneAlcohol/ECE-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/459159832
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/contador_0_to_9675.git f:/verilog_sva_gh_scraper/data/full_repos/460321095
git clone --depth 1 --no-tags https://github.com/Ranaihab/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/461878119
git clone --depth 1 --no-tags https://github.com/OmarAlHaj24/4-Bit-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/461893056
git clone --depth 1 --no-tags https://github.com/JoyJi99/processor.git f:/verilog_sva_gh_scraper/data/full_repos/461919565
git clone --depth 1 --no-tags https://github.com/CarlosM96/FullMode_box.git f:/verilog_sva_gh_scraper/data/full_repos/462419505
git clone --depth 1 --no-tags https://github.com/RusanovskiyBV/Advanced-Embedded-System-Design-Flow-on-Zynq.git f:/verilog_sva_gh_scraper/data/full_repos/461552248
git clone --depth 1 --no-tags https://github.com/JasonHuang2000/riscv-pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/464559763
git clone --depth 1 --no-tags https://github.com/Exxcalibur/UVM-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/464586315
git clone --depth 1 --no-tags https://github.com/Bsopngwi/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/464594004
git clone --depth 1 --no-tags https://github.com/seyyedh/parallel_sorting.git f:/verilog_sva_gh_scraper/data/full_repos/464382597
git clone --depth 1 --no-tags https://github.com/mam547/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/465938264
git clone --depth 1 --no-tags https://github.com/KajalT9/Advanced-Encryption-Sandard-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/465987556
git clone --depth 1 --no-tags https://github.com/bhargav-vamshi/CMOS-Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/464790699
git clone --depth 1 --no-tags https://github.com/Kapil-Shyam-M/ShaktiMAAN-VeriPy.git f:/verilog_sva_gh_scraper/data/full_repos/465603510
git clone --depth 1 --no-tags https://github.com/olivia-leggio/ECE350-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/466318112
git clone --depth 1 --no-tags https://github.com/rui-min/ComputerOrganization_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/466285646
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/adder4.git f:/verilog_sva_gh_scraper/data/full_repos/461109081
git clone --depth 1 --no-tags https://github.com/sam2468sam/AI_on_Chip.git f:/verilog_sva_gh_scraper/data/full_repos/459016083
git clone --depth 1 --no-tags https://github.com/ikbalavsar/Counters.git f:/verilog_sva_gh_scraper/data/full_repos/466830710
git clone --depth 1 --no-tags https://github.com/Hueppy/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/467033237
git clone --depth 1 --no-tags https://github.com/alihusain01/lab6-ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/467791413
git clone --depth 1 --no-tags https://github.com/tux2603/lfsr.git f:/verilog_sva_gh_scraper/data/full_repos/467704681
git clone --depth 1 --no-tags https://github.com/adrianwong9999/ELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/467716180
git clone --depth 1 --no-tags https://github.com/maximyudayev/CA-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/468398889
git clone --depth 1 --no-tags https://github.com/glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim.git f:/verilog_sva_gh_scraper/data/full_repos/468380275
git clone --depth 1 --no-tags https://github.com/Kane-ouvic/ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/465141090
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB4.git f:/verilog_sva_gh_scraper/data/full_repos/465137520
git clone --depth 1 --no-tags https://github.com/TheShortDuck/caravel_chipdesign.git f:/verilog_sva_gh_scraper/data/full_repos/460827589
git clone --depth 1 --no-tags https://github.com/108062138/LOGICLAB02.git f:/verilog_sva_gh_scraper/data/full_repos/461449913
git clone --depth 1 --no-tags https://github.com/RakshithR-BMS/LD-AAT.git f:/verilog_sva_gh_scraper/data/full_repos/461540248
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/Fadd.git f:/verilog_sva_gh_scraper/data/full_repos/461102392
git clone --depth 1 --no-tags https://github.com/silverchris/MC68681_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463956614
git clone --depth 1 --no-tags https://github.com/jonahalmn/single-cycle-rv64.git f:/verilog_sva_gh_scraper/data/full_repos/462418631
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2019_priliminary_univ_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/461932691
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2018_priliminary_univ_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/461928185
git clone --depth 1 --no-tags https://github.com/skoranne/VLSI_DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/464262626
git clone --depth 1 --no-tags https://github.com/jeffrey82221/verilog_proj.git f:/verilog_sva_gh_scraper/data/full_repos/464143406
git clone --depth 1 --no-tags https://github.com/Nadiam75/MIPS_CA_lab.git f:/verilog_sva_gh_scraper/data/full_repos/456164129
git clone --depth 1 --no-tags https://github.com/hyeinlee725/Verilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/456398592
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Digital-Logic-Design-Laboratory-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/457727248
git clone --depth 1 --no-tags https://github.com/memaghraby/CNN-LogicDesign2.git f:/verilog_sva_gh_scraper/data/full_repos/457952856
git clone --depth 1 --no-tags https://github.com/AtVict0r/cet4805-spring-2021-projects.git f:/verilog_sva_gh_scraper/data/full_repos/457575350
git clone --depth 1 --no-tags https://github.com/SergioHdzReyes/verilog_course.git f:/verilog_sva_gh_scraper/data/full_repos/456791631
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/REAL-TIME-SKIN-DETECTION-IMPLMENTED-ON-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/456120900
git clone --depth 1 --no-tags https://github.com/thisisyuan/breakout-game-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/456192821
git clone --depth 1 --no-tags https://github.com/karastratton/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/455899245
git clone --depth 1 --no-tags https://github.com/linuspauling1/LSM.git f:/verilog_sva_gh_scraper/data/full_repos/459233267
git clone --depth 1 --no-tags https://github.com/betocool-prog/picosoc_step_02.git f:/verilog_sva_gh_scraper/data/full_repos/460017448
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018-final.git f:/verilog_sva_gh_scraper/data/full_repos/460345075
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018-gra.git f:/verilog_sva_gh_scraper/data/full_repos/460343836
git clone --depth 1 --no-tags https://github.com/atoumdesign/VHDL_101.git f:/verilog_sva_gh_scraper/data/full_repos/464637312
git clone --depth 1 --no-tags https://github.com/Marlone-Princeton/caravelproj_test.git f:/verilog_sva_gh_scraper/data/full_repos/463495128
git clone --depth 1 --no-tags https://github.com/MasterBabol/simple-counter.git f:/verilog_sva_gh_scraper/data/full_repos/463513414
git clone --depth 1 --no-tags https://github.com/navaneethans/VGA_display.git f:/verilog_sva_gh_scraper/data/full_repos/463453895
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/ahead_adder4.git f:/verilog_sva_gh_scraper/data/full_repos/461110350
git clone --depth 1 --no-tags https://github.com/lardie35/ca_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/458944032
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/460605011
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/fpga_debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/461086546
git clone --depth 1 --no-tags https://github.com/grifatron/Lab4CA.git f:/verilog_sva_gh_scraper/data/full_repos/460518916
git clone --depth 1 --no-tags https://github.com/patwarind/Conventional_Algorithm_for_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/462931718
git clone --depth 1 --no-tags https://github.com/jpperezm/DDP_2022.git f:/verilog_sva_gh_scraper/data/full_repos/462679068
git clone --depth 1 --no-tags https://github.com/JasonOsborn/Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/467712934
git clone --depth 1 --no-tags https://github.com/vignesh24g/verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/467906611
git clone --depth 1 --no-tags https://github.com/b-aishpatil/Design-and-Simulation-of-Frequency-Divider-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/467931975
git clone --depth 1 --no-tags https://github.com/farit235/MPSIS.git f:/verilog_sva_gh_scraper/data/full_repos/465440748
git clone --depth 1 --no-tags https://github.com/nnmai-3108/ASMD-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/465340014
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/465914139
git clone --depth 1 --no-tags https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git f:/verilog_sva_gh_scraper/data/full_repos/468367598
git clone --depth 1 --no-tags https://github.com/theja-agaram/Up-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/466720802
git clone --depth 1 --no-tags https://github.com/Fe-56/50.002-Computation-Structures---1D-Project-16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/467326624
git clone --depth 1 --no-tags https://github.com/zgw598243565/ImageCreate.git f:/verilog_sva_gh_scraper/data/full_repos/456764167
git clone --depth 1 --no-tags https://github.com/Tonix22/FPGA_CUSTOM_UART.git f:/verilog_sva_gh_scraper/data/full_repos/465482462
git clone --depth 1 --no-tags https://github.com/ajebec33/Lab4-ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/465140676
git clone --depth 1 --no-tags https://github.com/dillmw/lab4_comparch.git f:/verilog_sva_gh_scraper/data/full_repos/465167287
git clone --depth 1 --no-tags https://github.com/5ei74R0/course_archive-com-arch.git f:/verilog_sva_gh_scraper/data/full_repos/465177861
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/465552585
git clone --depth 1 --no-tags https://github.com/DrJosh9000/mac2hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/464047548
git clone --depth 1 --no-tags https://github.com/rileydturner/basys3-reaction-game.git f:/verilog_sva_gh_scraper/data/full_repos/463018590
git clone --depth 1 --no-tags https://github.com/Poojasharma1301/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/463947567
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/UCloD.git f:/verilog_sva_gh_scraper/data/full_repos/464094143
git clone --depth 1 --no-tags https://github.com/ahadali-10x/RISC-V-Pipeline-5-Stage-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/464124470
git clone --depth 1 --no-tags https://github.com/antares511/vlsi-arch.git f:/verilog_sva_gh_scraper/data/full_repos/463781954
git clone --depth 1 --no-tags https://github.com/arighnadebkiit/design-space-exploration-matrix-convolution-operation.git f:/verilog_sva_gh_scraper/data/full_repos/463555432
git clone --depth 1 --no-tags https://github.com/tarung65/NNTORTKL.git f:/verilog_sva_gh_scraper/data/full_repos/466568251
git clone --depth 1 --no-tags https://github.com/ryanholz/VLSI2Project.git f:/verilog_sva_gh_scraper/data/full_repos/466303148
git clone --depth 1 --no-tags https://github.com/LucasZatta/DirectoryBasedCacheCoherence.git f:/verilog_sva_gh_scraper/data/full_repos/457555925
git clone --depth 1 --no-tags https://github.com/ajoucircuit/AES-RSA.git f:/verilog_sva_gh_scraper/data/full_repos/459476580
git clone --depth 1 --no-tags https://github.com/nicks96432/CA2021fall.git f:/verilog_sva_gh_scraper/data/full_repos/459404694
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_LBP.git f:/verilog_sva_gh_scraper/data/full_repos/460306277
