/// Auto-generated bit field definitions for TWIHS0
/// Device: ATSAME70Q21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70q21::twihs0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TWIHS0 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Send a START Condition
    /// Position: 0, Width: 1
    using START = BitField<0, 1>;
    constexpr uint32_t START_Pos = 0;
    constexpr uint32_t START_Msk = START::mask;

    /// Send a STOP Condition
    /// Position: 1, Width: 1
    using STOP = BitField<1, 1>;
    constexpr uint32_t STOP_Pos = 1;
    constexpr uint32_t STOP_Msk = STOP::mask;

    /// TWIHS Master Mode Enabled
    /// Position: 2, Width: 1
    using MSEN = BitField<2, 1>;
    constexpr uint32_t MSEN_Pos = 2;
    constexpr uint32_t MSEN_Msk = MSEN::mask;

    /// TWIHS Master Mode Disabled
    /// Position: 3, Width: 1
    using MSDIS = BitField<3, 1>;
    constexpr uint32_t MSDIS_Pos = 3;
    constexpr uint32_t MSDIS_Msk = MSDIS::mask;

    /// TWIHS Slave Mode Enabled
    /// Position: 4, Width: 1
    using SVEN = BitField<4, 1>;
    constexpr uint32_t SVEN_Pos = 4;
    constexpr uint32_t SVEN_Msk = SVEN::mask;

    /// TWIHS Slave Mode Disabled
    /// Position: 5, Width: 1
    using SVDIS = BitField<5, 1>;
    constexpr uint32_t SVDIS_Pos = 5;
    constexpr uint32_t SVDIS_Msk = SVDIS::mask;

    /// SMBus Quick Command
    /// Position: 6, Width: 1
    using QUICK = BitField<6, 1>;
    constexpr uint32_t QUICK_Pos = 6;
    constexpr uint32_t QUICK_Msk = QUICK::mask;

    /// Software Reset
    /// Position: 7, Width: 1
    using SWRST = BitField<7, 1>;
    constexpr uint32_t SWRST_Pos = 7;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

    /// TWIHS High-Speed Mode Enabled
    /// Position: 8, Width: 1
    using HSEN = BitField<8, 1>;
    constexpr uint32_t HSEN_Pos = 8;
    constexpr uint32_t HSEN_Msk = HSEN::mask;

    /// TWIHS High-Speed Mode Disabled
    /// Position: 9, Width: 1
    using HSDIS = BitField<9, 1>;
    constexpr uint32_t HSDIS_Pos = 9;
    constexpr uint32_t HSDIS_Msk = HSDIS::mask;

    /// SMBus Mode Enabled
    /// Position: 10, Width: 1
    using SMBEN = BitField<10, 1>;
    constexpr uint32_t SMBEN_Pos = 10;
    constexpr uint32_t SMBEN_Msk = SMBEN::mask;

    /// SMBus Mode Disabled
    /// Position: 11, Width: 1
    using SMBDIS = BitField<11, 1>;
    constexpr uint32_t SMBDIS_Pos = 11;
    constexpr uint32_t SMBDIS_Msk = SMBDIS::mask;

    /// Packet Error Checking Enable
    /// Position: 12, Width: 1
    using PECEN = BitField<12, 1>;
    constexpr uint32_t PECEN_Pos = 12;
    constexpr uint32_t PECEN_Msk = PECEN::mask;

    /// Packet Error Checking Disable
    /// Position: 13, Width: 1
    using PECDIS = BitField<13, 1>;
    constexpr uint32_t PECDIS_Pos = 13;
    constexpr uint32_t PECDIS_Msk = PECDIS::mask;

    /// PEC Request
    /// Position: 14, Width: 1
    using PECRQ = BitField<14, 1>;
    constexpr uint32_t PECRQ_Pos = 14;
    constexpr uint32_t PECRQ_Msk = PECRQ::mask;

    /// Bus CLEAR Command
    /// Position: 15, Width: 1
    using CLEAR = BitField<15, 1>;
    constexpr uint32_t CLEAR_Pos = 15;
    constexpr uint32_t CLEAR_Msk = CLEAR::mask;

    /// Alternative Command Mode Enable
    /// Position: 16, Width: 1
    using ACMEN = BitField<16, 1>;
    constexpr uint32_t ACMEN_Pos = 16;
    constexpr uint32_t ACMEN_Msk = ACMEN::mask;

    /// Alternative Command Mode Disable
    /// Position: 17, Width: 1
    using ACMDIS = BitField<17, 1>;
    constexpr uint32_t ACMDIS_Pos = 17;
    constexpr uint32_t ACMDIS_Msk = ACMDIS::mask;

    /// Transmit Holding Register Clear
    /// Position: 24, Width: 1
    using THRCLR = BitField<24, 1>;
    constexpr uint32_t THRCLR_Pos = 24;
    constexpr uint32_t THRCLR_Msk = THRCLR::mask;

    /// Lock Clear
    /// Position: 26, Width: 1
    using LOCKCLR = BitField<26, 1>;
    constexpr uint32_t LOCKCLR_Pos = 26;
    constexpr uint32_t LOCKCLR_Msk = LOCKCLR::mask;

    /// FIFO Enable
    /// Position: 28, Width: 1
    using FIFOEN = BitField<28, 1>;
    constexpr uint32_t FIFOEN_Pos = 28;
    constexpr uint32_t FIFOEN_Msk = FIFOEN::mask;

    /// FIFO Disable
    /// Position: 29, Width: 1
    using FIFODIS = BitField<29, 1>;
    constexpr uint32_t FIFODIS_Pos = 29;
    constexpr uint32_t FIFODIS_Msk = FIFODIS::mask;

}  // namespace cr

/// MMR - Master Mode Register
namespace mmr {
    /// Internal Device Address Size
    /// Position: 8, Width: 2
    using IADRSZ = BitField<8, 2>;
    constexpr uint32_t IADRSZ_Pos = 8;
    constexpr uint32_t IADRSZ_Msk = IADRSZ::mask;
    /// Enumerated values for IADRSZ
    namespace iadrsz {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t _1_BYTE = 1;
        constexpr uint32_t _2_BYTE = 2;
        constexpr uint32_t _3_BYTE = 3;
    }

    /// Master Read Direction
    /// Position: 12, Width: 1
    using MREAD = BitField<12, 1>;
    constexpr uint32_t MREAD_Pos = 12;
    constexpr uint32_t MREAD_Msk = MREAD::mask;

    /// Device Address
    /// Position: 16, Width: 7
    using DADR = BitField<16, 7>;
    constexpr uint32_t DADR_Pos = 16;
    constexpr uint32_t DADR_Msk = DADR::mask;

}  // namespace mmr

/// SMR - Slave Mode Register
namespace smr {
    /// Slave Receiver Data Phase NACK enable
    /// Position: 0, Width: 1
    using NACKEN = BitField<0, 1>;
    constexpr uint32_t NACKEN_Pos = 0;
    constexpr uint32_t NACKEN_Msk = NACKEN::mask;

    /// SMBus Default Address
    /// Position: 2, Width: 1
    using SMDA = BitField<2, 1>;
    constexpr uint32_t SMDA_Pos = 2;
    constexpr uint32_t SMDA_Msk = SMDA::mask;

    /// SMBus Host Header
    /// Position: 3, Width: 1
    using SMHH = BitField<3, 1>;
    constexpr uint32_t SMHH_Pos = 3;
    constexpr uint32_t SMHH_Msk = SMHH::mask;

    /// Clock Wait State Disable
    /// Position: 6, Width: 1
    using SCLWSDIS = BitField<6, 1>;
    constexpr uint32_t SCLWSDIS_Pos = 6;
    constexpr uint32_t SCLWSDIS_Msk = SCLWSDIS::mask;

    /// Slave Address Mask
    /// Position: 8, Width: 7
    using MASK = BitField<8, 7>;
    constexpr uint32_t MASK_Pos = 8;
    constexpr uint32_t MASK_Msk = MASK::mask;

    /// Slave Address
    /// Position: 16, Width: 7
    using SADR = BitField<16, 7>;
    constexpr uint32_t SADR_Pos = 16;
    constexpr uint32_t SADR_Msk = SADR::mask;

    /// Slave Address 1 Enable
    /// Position: 28, Width: 1
    using SADR1EN = BitField<28, 1>;
    constexpr uint32_t SADR1EN_Pos = 28;
    constexpr uint32_t SADR1EN_Msk = SADR1EN::mask;

    /// Slave Address 2 Enable
    /// Position: 29, Width: 1
    using SADR2EN = BitField<29, 1>;
    constexpr uint32_t SADR2EN_Pos = 29;
    constexpr uint32_t SADR2EN_Msk = SADR2EN::mask;

    /// Slave Address 3 Enable
    /// Position: 30, Width: 1
    using SADR3EN = BitField<30, 1>;
    constexpr uint32_t SADR3EN_Pos = 30;
    constexpr uint32_t SADR3EN_Msk = SADR3EN::mask;

    /// Data Matching Enable
    /// Position: 31, Width: 1
    using DATAMEN = BitField<31, 1>;
    constexpr uint32_t DATAMEN_Pos = 31;
    constexpr uint32_t DATAMEN_Msk = DATAMEN::mask;

}  // namespace smr

/// IADR - Internal Address Register
namespace iadr {
    /// Internal Address
    /// Position: 0, Width: 24
    using IADR = BitField<0, 24>;
    constexpr uint32_t IADR_Pos = 0;
    constexpr uint32_t IADR_Msk = IADR::mask;

}  // namespace iadr

/// CWGR - Clock Waveform Generator Register
namespace cwgr {
    /// Clock Low Divider
    /// Position: 0, Width: 8
    using CLDIV = BitField<0, 8>;
    constexpr uint32_t CLDIV_Pos = 0;
    constexpr uint32_t CLDIV_Msk = CLDIV::mask;

    /// Clock High Divider
    /// Position: 8, Width: 8
    using CHDIV = BitField<8, 8>;
    constexpr uint32_t CHDIV_Pos = 8;
    constexpr uint32_t CHDIV_Msk = CHDIV::mask;

    /// Clock Divider
    /// Position: 16, Width: 3
    using CKDIV = BitField<16, 3>;
    constexpr uint32_t CKDIV_Pos = 16;
    constexpr uint32_t CKDIV_Msk = CKDIV::mask;

    /// TWD Hold Time Versus TWCK Falling
    /// Position: 24, Width: 6
    using HOLD = BitField<24, 6>;
    constexpr uint32_t HOLD_Pos = 24;
    constexpr uint32_t HOLD_Msk = HOLD::mask;

}  // namespace cwgr

/// SR - Status Register
namespace sr {
    /// Transmission Completed (cleared by writing TWIHS_THR)
    /// Position: 0, Width: 1
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready (cleared by reading TWIHS_RHR)
    /// Position: 1, Width: 1
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready (cleared by writing TWIHS_THR)
    /// Position: 2, Width: 1
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Read
    /// Position: 3, Width: 1
    using SVREAD = BitField<3, 1>;
    constexpr uint32_t SVREAD_Pos = 3;
    constexpr uint32_t SVREAD_Msk = SVREAD::mask;

    /// Slave Access
    /// Position: 4, Width: 1
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access (cleared on read)
    /// Position: 5, Width: 1
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error (cleared on read)
    /// Position: 6, Width: 1
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Error (cleared on read)
    /// Position: 7, Width: 1
    using UNRE = BitField<7, 1>;
    constexpr uint32_t UNRE_Pos = 7;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Not Acknowledged (cleared on read)
    /// Position: 8, Width: 1
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost (cleared on read)
    /// Position: 9, Width: 1
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State
    /// Position: 10, Width: 1
    using SCLWS = BitField<10, 1>;
    constexpr uint32_t SCLWS_Pos = 10;
    constexpr uint32_t SCLWS_Msk = SCLWS::mask;

    /// End Of Slave Access (cleared on read)
    /// Position: 11, Width: 1
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// Master Code Acknowledge (cleared on read)
    /// Position: 16, Width: 1
    using MCACK = BitField<16, 1>;
    constexpr uint32_t MCACK_Pos = 16;
    constexpr uint32_t MCACK_Msk = MCACK::mask;

    /// Timeout Error (cleared on read)
    /// Position: 18, Width: 1
    using TOUT = BitField<18, 1>;
    constexpr uint32_t TOUT_Pos = 18;
    constexpr uint32_t TOUT_Msk = TOUT::mask;

    /// PEC Error (cleared on read)
    /// Position: 19, Width: 1
    using PECERR = BitField<19, 1>;
    constexpr uint32_t PECERR_Pos = 19;
    constexpr uint32_t PECERR_Msk = PECERR::mask;

    /// SMBus Default Address Match (cleared on read)
    /// Position: 20, Width: 1
    using SMBDAM = BitField<20, 1>;
    constexpr uint32_t SMBDAM_Pos = 20;
    constexpr uint32_t SMBDAM_Msk = SMBDAM::mask;

    /// SMBus Host Header Address Match (cleared on read)
    /// Position: 21, Width: 1
    using SMBHHM = BitField<21, 1>;
    constexpr uint32_t SMBHHM_Pos = 21;
    constexpr uint32_t SMBHHM_Msk = SMBHHM::mask;

    /// SCL Line Value
    /// Position: 24, Width: 1
    using SCL = BitField<24, 1>;
    constexpr uint32_t SCL_Pos = 24;
    constexpr uint32_t SCL_Msk = SCL::mask;

    /// SDA Line Value
    /// Position: 25, Width: 1
    using SDA = BitField<25, 1>;
    constexpr uint32_t SDA_Pos = 25;
    constexpr uint32_t SDA_Msk = SDA::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
    /// Transmission Completed Interrupt Enable
    /// Position: 0, Width: 1
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Enable
    /// Position: 1, Width: 1
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Enable
    /// Position: 2, Width: 1
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Enable
    /// Position: 4, Width: 1
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Enable
    /// Position: 5, Width: 1
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 6, Width: 1
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Error Interrupt Enable
    /// Position: 7, Width: 1
    using UNRE = BitField<7, 1>;
    constexpr uint32_t UNRE_Pos = 7;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Not Acknowledge Interrupt Enable
    /// Position: 8, Width: 1
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Enable
    /// Position: 9, Width: 1
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Enable
    /// Position: 10, Width: 1
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Enable
    /// Position: 11, Width: 1
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// Master Code Acknowledge Interrupt Enable
    /// Position: 16, Width: 1
    using MCACK = BitField<16, 1>;
    constexpr uint32_t MCACK_Pos = 16;
    constexpr uint32_t MCACK_Msk = MCACK::mask;

    /// Timeout Error Interrupt Enable
    /// Position: 18, Width: 1
    using TOUT = BitField<18, 1>;
    constexpr uint32_t TOUT_Pos = 18;
    constexpr uint32_t TOUT_Msk = TOUT::mask;

    /// PEC Error Interrupt Enable
    /// Position: 19, Width: 1
    using PECERR = BitField<19, 1>;
    constexpr uint32_t PECERR_Pos = 19;
    constexpr uint32_t PECERR_Msk = PECERR::mask;

    /// SMBus Default Address Match Interrupt Enable
    /// Position: 20, Width: 1
    using SMBDAM = BitField<20, 1>;
    constexpr uint32_t SMBDAM_Pos = 20;
    constexpr uint32_t SMBDAM_Msk = SMBDAM::mask;

    /// SMBus Host Header Address Match Interrupt Enable
    /// Position: 21, Width: 1
    using SMBHHM = BitField<21, 1>;
    constexpr uint32_t SMBHHM_Pos = 21;
    constexpr uint32_t SMBHHM_Msk = SMBHHM::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Transmission Completed Interrupt Disable
    /// Position: 0, Width: 1
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Disable
    /// Position: 1, Width: 1
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Disable
    /// Position: 2, Width: 1
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Disable
    /// Position: 4, Width: 1
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Disable
    /// Position: 5, Width: 1
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 6, Width: 1
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Error Interrupt Disable
    /// Position: 7, Width: 1
    using UNRE = BitField<7, 1>;
    constexpr uint32_t UNRE_Pos = 7;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Not Acknowledge Interrupt Disable
    /// Position: 8, Width: 1
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Disable
    /// Position: 9, Width: 1
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Disable
    /// Position: 10, Width: 1
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Disable
    /// Position: 11, Width: 1
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// Master Code Acknowledge Interrupt Disable
    /// Position: 16, Width: 1
    using MCACK = BitField<16, 1>;
    constexpr uint32_t MCACK_Pos = 16;
    constexpr uint32_t MCACK_Msk = MCACK::mask;

    /// Timeout Error Interrupt Disable
    /// Position: 18, Width: 1
    using TOUT = BitField<18, 1>;
    constexpr uint32_t TOUT_Pos = 18;
    constexpr uint32_t TOUT_Msk = TOUT::mask;

    /// PEC Error Interrupt Disable
    /// Position: 19, Width: 1
    using PECERR = BitField<19, 1>;
    constexpr uint32_t PECERR_Pos = 19;
    constexpr uint32_t PECERR_Msk = PECERR::mask;

    /// SMBus Default Address Match Interrupt Disable
    /// Position: 20, Width: 1
    using SMBDAM = BitField<20, 1>;
    constexpr uint32_t SMBDAM_Pos = 20;
    constexpr uint32_t SMBDAM_Msk = SMBDAM::mask;

    /// SMBus Host Header Address Match Interrupt Disable
    /// Position: 21, Width: 1
    using SMBHHM = BitField<21, 1>;
    constexpr uint32_t SMBHHM_Pos = 21;
    constexpr uint32_t SMBHHM_Msk = SMBHHM::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Transmission Completed Interrupt Mask
    /// Position: 0, Width: 1
    using TXCOMP = BitField<0, 1>;
    constexpr uint32_t TXCOMP_Pos = 0;
    constexpr uint32_t TXCOMP_Msk = TXCOMP::mask;

    /// Receive Holding Register Ready Interrupt Mask
    /// Position: 1, Width: 1
    using RXRDY = BitField<1, 1>;
    constexpr uint32_t RXRDY_Pos = 1;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmit Holding Register Ready Interrupt Mask
    /// Position: 2, Width: 1
    using TXRDY = BitField<2, 1>;
    constexpr uint32_t TXRDY_Pos = 2;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Slave Access Interrupt Mask
    /// Position: 4, Width: 1
    using SVACC = BitField<4, 1>;
    constexpr uint32_t SVACC_Pos = 4;
    constexpr uint32_t SVACC_Msk = SVACC::mask;

    /// General Call Access Interrupt Mask
    /// Position: 5, Width: 1
    using GACC = BitField<5, 1>;
    constexpr uint32_t GACC_Pos = 5;
    constexpr uint32_t GACC_Msk = GACC::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 6, Width: 1
    using OVRE = BitField<6, 1>;
    constexpr uint32_t OVRE_Pos = 6;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Underrun Error Interrupt Mask
    /// Position: 7, Width: 1
    using UNRE = BitField<7, 1>;
    constexpr uint32_t UNRE_Pos = 7;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Not Acknowledge Interrupt Mask
    /// Position: 8, Width: 1
    using NACK = BitField<8, 1>;
    constexpr uint32_t NACK_Pos = 8;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Arbitration Lost Interrupt Mask
    /// Position: 9, Width: 1
    using ARBLST = BitField<9, 1>;
    constexpr uint32_t ARBLST_Pos = 9;
    constexpr uint32_t ARBLST_Msk = ARBLST::mask;

    /// Clock Wait State Interrupt Mask
    /// Position: 10, Width: 1
    using SCL_WS = BitField<10, 1>;
    constexpr uint32_t SCL_WS_Pos = 10;
    constexpr uint32_t SCL_WS_Msk = SCL_WS::mask;

    /// End Of Slave Access Interrupt Mask
    /// Position: 11, Width: 1
    using EOSACC = BitField<11, 1>;
    constexpr uint32_t EOSACC_Pos = 11;
    constexpr uint32_t EOSACC_Msk = EOSACC::mask;

    /// Master Code Acknowledge Interrupt Mask
    /// Position: 16, Width: 1
    using MCACK = BitField<16, 1>;
    constexpr uint32_t MCACK_Pos = 16;
    constexpr uint32_t MCACK_Msk = MCACK::mask;

    /// Timeout Error Interrupt Mask
    /// Position: 18, Width: 1
    using TOUT = BitField<18, 1>;
    constexpr uint32_t TOUT_Pos = 18;
    constexpr uint32_t TOUT_Msk = TOUT::mask;

    /// PEC Error Interrupt Mask
    /// Position: 19, Width: 1
    using PECERR = BitField<19, 1>;
    constexpr uint32_t PECERR_Pos = 19;
    constexpr uint32_t PECERR_Msk = PECERR::mask;

    /// SMBus Default Address Match Interrupt Mask
    /// Position: 20, Width: 1
    using SMBDAM = BitField<20, 1>;
    constexpr uint32_t SMBDAM_Pos = 20;
    constexpr uint32_t SMBDAM_Msk = SMBDAM::mask;

    /// SMBus Host Header Address Match Interrupt Mask
    /// Position: 21, Width: 1
    using SMBHHM = BitField<21, 1>;
    constexpr uint32_t SMBHHM_Pos = 21;
    constexpr uint32_t SMBHHM_Msk = SMBHHM::mask;

}  // namespace imr

/// RHR - Receive Holding Register
namespace rhr {
    /// Master or Slave Receive Holding Data
    /// Position: 0, Width: 8
    using RXDATA = BitField<0, 8>;
    constexpr uint32_t RXDATA_Pos = 0;
    constexpr uint32_t RXDATA_Msk = RXDATA::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Master or Slave Transmit Holding Data
    /// Position: 0, Width: 8
    using TXDATA = BitField<0, 8>;
    constexpr uint32_t TXDATA_Pos = 0;
    constexpr uint32_t TXDATA_Msk = TXDATA::mask;

}  // namespace thr

/// SMBTR - SMBus Timing Register
namespace smbtr {
    /// SMBus Clock Prescaler
    /// Position: 0, Width: 4
    using PRESC = BitField<0, 4>;
    constexpr uint32_t PRESC_Pos = 0;
    constexpr uint32_t PRESC_Msk = PRESC::mask;

    /// Slave Clock Stretch Maximum Cycles
    /// Position: 8, Width: 8
    using TLOWS = BitField<8, 8>;
    constexpr uint32_t TLOWS_Pos = 8;
    constexpr uint32_t TLOWS_Msk = TLOWS::mask;

    /// Master Clock Stretch Maximum Cycles
    /// Position: 16, Width: 8
    using TLOWM = BitField<16, 8>;
    constexpr uint32_t TLOWM_Pos = 16;
    constexpr uint32_t TLOWM_Msk = TLOWM::mask;

    /// Clock High Maximum Cycles
    /// Position: 24, Width: 8
    using THMAX = BitField<24, 8>;
    constexpr uint32_t THMAX_Pos = 24;
    constexpr uint32_t THMAX_Msk = THMAX::mask;

}  // namespace smbtr

/// FILTR - Filter Register
namespace filtr {
    /// RX Digital Filter
    /// Position: 0, Width: 1
    using FILT = BitField<0, 1>;
    constexpr uint32_t FILT_Pos = 0;
    constexpr uint32_t FILT_Msk = FILT::mask;

    /// PAD Filter Enable
    /// Position: 1, Width: 1
    using PADFEN = BitField<1, 1>;
    constexpr uint32_t PADFEN_Pos = 1;
    constexpr uint32_t PADFEN_Msk = PADFEN::mask;

    /// PAD Filter Config
    /// Position: 2, Width: 1
    using PADFCFG = BitField<2, 1>;
    constexpr uint32_t PADFCFG_Pos = 2;
    constexpr uint32_t PADFCFG_Msk = PADFCFG::mask;

    /// Digital Filter Threshold
    /// Position: 8, Width: 3
    using THRES = BitField<8, 3>;
    constexpr uint32_t THRES_Pos = 8;
    constexpr uint32_t THRES_Msk = THRES::mask;

}  // namespace filtr

/// SWMR - SleepWalking Matching Register
namespace swmr {
    /// Slave Address 1
    /// Position: 0, Width: 7
    using SADR1 = BitField<0, 7>;
    constexpr uint32_t SADR1_Pos = 0;
    constexpr uint32_t SADR1_Msk = SADR1::mask;

    /// Slave Address 2
    /// Position: 8, Width: 7
    using SADR2 = BitField<8, 7>;
    constexpr uint32_t SADR2_Pos = 8;
    constexpr uint32_t SADR2_Msk = SADR2::mask;

    /// Slave Address 3
    /// Position: 16, Width: 7
    using SADR3 = BitField<16, 7>;
    constexpr uint32_t SADR3_Pos = 16;
    constexpr uint32_t SADR3_Msk = SADR3::mask;

    /// Data Match
    /// Position: 24, Width: 8
    using DATAM = BitField<24, 8>;
    constexpr uint32_t DATAM_Pos = 24;
    constexpr uint32_t DATAM_Msk = DATAM::mask;

}  // namespace swmr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5527369;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 24
    using WPVSRC = BitField<8, 24>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70q21::twihs0
