-- VHDL for IBM SMS ALD page 13.60.06.1
-- Title: INPUT AND OUTPUT CYCLES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/30/2020 1:53:10 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_60_06_1_INPUT_AND_OUTPUT_CYCLES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 out STD_LOGIC;
		MS_INPUT_CYCLE:	 out STD_LOGIC;
		PS_OUTPUT_CYCLE:	 out STD_LOGIC;
		MS_OUTPUT_CYCLE:	 out STD_LOGIC);
end ALD_13_60_06_1_INPUT_AND_OUTPUT_CYCLES_ACC;

architecture behavioral of ALD_13_60_06_1_INPUT_AND_OUTPUT_CYCLES_ACC is 

	signal OUT_1A_B: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_3B_H: STD_LOGIC;
	signal OUT_2B_A: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_R: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;

begin

	OUT_1A_B <= NOT OUT_2B_A;
	OUT_4B_E <= NOT(PS_E_CH_INPUT_MODE AND MS_CONTROL_REG_DISABLE AND PS_E_CYCLE );
	OUT_3B_H <= NOT(OUT_4B_E AND OUT_4C_E );
	OUT_2B_A <= NOT OUT_3B_H;
	OUT_4C_E <= NOT(PS_F_CH_INPUT_MODE AND MS_CONTROL_REG_DISABLE AND PS_F_CYCLE );
	OUT_1D_C <= NOT OUT_2E_R;
	OUT_4E_D <= NOT(PS_E_CH_OUTPUT_MODE AND MS_CONTROL_REG_DISABLE AND PS_E_CYCLE );
	OUT_3E_C <= NOT(OUT_4E_D AND OUT_4F_C );
	OUT_2E_R <= NOT OUT_3E_C;
	OUT_4F_C <= NOT(PS_F_CH_OUTPUT_MODE AND MS_CONTROL_REG_DISABLE AND PS_F_CYCLE );

	PS_INPUT_CYCLE <= OUT_1A_B;
	MS_INPUT_CYCLE <= OUT_2B_A;
	PS_OUTPUT_CYCLE <= OUT_1D_C;
	MS_OUTPUT_CYCLE <= OUT_2E_R;


end;
