#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d01f753d00 .scope module, "ttte_with_ser_tb" "ttte_with_ser_tb" 2 2;
 .timescale -9 -9;
v0x55d01f799740_0 .var "data_in", 31 0;
v0x55d01f799870_0 .net "data_out", 0 0, v0x55d01f797630_0;  1 drivers
v0x55d01f799980_0 .var "rst_n", 0 0;
v0x55d01f799a20_0 .var "t_clk", 0 0;
v0x55d01f799ac0_0 .var "tx_out", 0 0;
S_0x55d01f753e90 .scope module, "dut" "ttte_with_ser" 2 16, 3 1 0, S_0x55d01f753d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
v0x55d01f799080_0 .net "data_in", 31 0, v0x55d01f799740_0;  1 drivers
v0x55d01f799160_0 .net "data_out", 0 0, v0x55d01f797630_0;  alias, 1 drivers
v0x55d01f799200_0 .net "data_out_8", 7 0, v0x55d01f798a50_0;  1 drivers
v0x55d01f7992f0_0 .net "div_8_clk", 0 0, v0x55d01f796fc0_0;  1 drivers
v0x55d01f799390_0 .net "rst_n", 0 0, v0x55d01f799980_0;  1 drivers
v0x55d01f7994d0_0 .net "rst_sync_o", 0 0, L_0x55d01f799c00;  1 drivers
v0x55d01f799570_0 .net "t_clk", 0 0, v0x55d01f799a20_0;  1 drivers
v0x55d01f799660_0 .net "tx_out", 0 0, v0x55d01f799ac0_0;  1 drivers
S_0x55d01f762320 .scope module, "clk_eight_div" "clk_eight_div" 3 39, 4 1 0, S_0x55d01f753e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out8";
v0x55d01f756b80_0 .net "clk", 0 0, v0x55d01f799a20_0;  alias, 1 drivers
v0x55d01f76ef10_0 .var "clk_out2", 0 0;
v0x55d01f76efb0_0 .var "clk_out4", 0 0;
v0x55d01f796fc0_0 .var "clk_out8", 0 0;
v0x55d01f797080_0 .net "rst_n", 0 0, v0x55d01f799980_0;  alias, 1 drivers
E_0x55d01f77d760/0 .event negedge, v0x55d01f797080_0;
E_0x55d01f77d760/1 .event posedge, v0x55d01f76efb0_0;
E_0x55d01f77d760 .event/or E_0x55d01f77d760/0, E_0x55d01f77d760/1;
E_0x55d01f75de00/0 .event negedge, v0x55d01f797080_0;
E_0x55d01f75de00/1 .event posedge, v0x55d01f76ef10_0;
E_0x55d01f75de00 .event/or E_0x55d01f75de00/0, E_0x55d01f75de00/1;
E_0x55d01f74eab0/0 .event negedge, v0x55d01f797080_0;
E_0x55d01f74eab0/1 .event posedge, v0x55d01f756b80_0;
E_0x55d01f74eab0 .event/or E_0x55d01f74eab0/0, E_0x55d01f74eab0/1;
S_0x55d01f797210 .scope module, "serializer" "serializer" 3 24, 5 1 0, S_0x55d01f753e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x55d01f797450_0 .var "counter", 2 0;
v0x55d01f797550_0 .net "data_in", 7 0, v0x55d01f798a50_0;  alias, 1 drivers
v0x55d01f797630_0 .var "data_out", 0 0;
v0x55d01f7976d0_0 .net "rst_n", 0 0, L_0x55d01f799c00;  alias, 1 drivers
v0x55d01f797790_0 .var "shift_reg", 7 0;
v0x55d01f7978c0_0 .net "t_clk", 0 0, v0x55d01f799a20_0;  alias, 1 drivers
E_0x55d01f773930 .event edge, v0x55d01f7976d0_0, v0x55d01f797790_0;
E_0x55d01f773d00/0 .event negedge, v0x55d01f7976d0_0;
E_0x55d01f773d00/1 .event posedge, v0x55d01f756b80_0;
E_0x55d01f773d00 .event/or E_0x55d01f773d00/0, E_0x55d01f773d00/1;
E_0x55d01f773d40 .event edge, v0x55d01f797450_0, v0x55d01f797550_0;
S_0x55d01f7979c0 .scope module, "sync_async_reset" "sync_async_reset" 3 32, 6 1 0, S_0x55d01f753e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x55d01f799c00 .functor BUFZ 1, v0x55d01f797ed0_0, C4<0>, C4<0>, C4<0>;
v0x55d01f797c70_0 .net "div_8_clk", 0 0, v0x55d01f796fc0_0;  alias, 1 drivers
v0x55d01f797d30_0 .net "rst_n", 0 0, v0x55d01f799980_0;  alias, 1 drivers
v0x55d01f797e00_0 .var "rst_s1", 0 0;
v0x55d01f797ed0_0 .var "rst_s2", 0 0;
v0x55d01f797f70_0 .net "rst_sync_o", 0 0, L_0x55d01f799c00;  alias, 1 drivers
E_0x55d01f797bf0/0 .event negedge, v0x55d01f797080_0;
E_0x55d01f797bf0/1 .event posedge, v0x55d01f796fc0_0;
E_0x55d01f797bf0 .event/or E_0x55d01f797bf0/0, E_0x55d01f797bf0/1;
S_0x55d01f7980a0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 3 15, 7 1 0, S_0x55d01f753e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55d01f798280 .param/l "S_0" 1 7 12, C4<001>;
P_0x55d01f7982c0 .param/l "S_1" 1 7 13, C4<010>;
P_0x55d01f798300 .param/l "S_2" 1 7 14, C4<011>;
P_0x55d01f798340 .param/l "S_3" 1 7 15, C4<100>;
P_0x55d01f798380 .param/l "idle" 1 7 11, C4<000>;
P_0x55d01f7983c0 .param/l "wait_state" 1 7 16, C4<101>;
v0x55d01f798890_0 .var "data_buffer", 31 0;
v0x55d01f798970_0 .net "data_in", 31 0, v0x55d01f799740_0;  alias, 1 drivers
v0x55d01f798a50_0 .var "data_out", 7 0;
v0x55d01f798b50_0 .net "div_8_clk", 0 0, v0x55d01f796fc0_0;  alias, 1 drivers
v0x55d01f798c40_0 .var "next_state", 2 0;
v0x55d01f798d50_0 .net "rst_n", 0 0, L_0x55d01f799c00;  alias, 1 drivers
v0x55d01f798e40_0 .var "state", 2 0;
v0x55d01f798f20_0 .net "tx_out", 0 0, v0x55d01f799ac0_0;  alias, 1 drivers
E_0x55d01f7986e0 .event edge, v0x55d01f798e40_0, v0x55d01f798890_0;
E_0x55d01f798740/0 .event negedge, v0x55d01f7976d0_0;
E_0x55d01f798740/1 .event posedge, v0x55d01f796fc0_0;
E_0x55d01f798740 .event/or E_0x55d01f798740/0, E_0x55d01f798740/1;
E_0x55d01f7987a0 .event edge, v0x55d01f798e40_0, v0x55d01f798f20_0;
E_0x55d01f798800 .event posedge, v0x55d01f796fc0_0;
    .scope S_0x55d01f7980a0;
T_0 ;
    %wait E_0x55d01f798800;
    %load/vec4 v0x55d01f798f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55d01f798970_0;
    %assign/vec4 v0x55d01f798890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d01f798890_0;
    %assign/vec4 v0x55d01f798890_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d01f7980a0;
T_1 ;
    %wait E_0x55d01f7987a0;
    %load/vec4 v0x55d01f798e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x55d01f798f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
T_1.9 ;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x55d01f798f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55d01f798c40_0, 0, 3;
T_1.11 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d01f7980a0;
T_2 ;
    %wait E_0x55d01f798740;
    %load/vec4 v0x55d01f798d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d01f798e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d01f798890_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d01f798c40_0;
    %assign/vec4 v0x55d01f798e40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d01f7980a0;
T_3 ;
    %wait E_0x55d01f7986e0;
    %load/vec4 v0x55d01f798e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55d01f798890_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55d01f798890_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55d01f798890_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55d01f798890_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x55d01f798a50_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d01f797210;
T_4 ;
    %wait E_0x55d01f773d40;
    %load/vec4 v0x55d01f797450_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55d01f797550_0;
    %store/vec4 v0x55d01f797790_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d01f797210;
T_5 ;
    %wait E_0x55d01f773d00;
    %load/vec4 v0x55d01f7976d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d01f797790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d01f797790_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f797790_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d01f797210;
T_6 ;
    %wait E_0x55d01f773d00;
    %load/vec4 v0x55d01f7976d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d01f797450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d01f797450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d01f797450_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d01f797210;
T_7 ;
    %wait E_0x55d01f773930;
    %load/vec4 v0x55d01f7976d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f797630_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d01f797790_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55d01f797630_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d01f7979c0;
T_8 ;
    %wait E_0x55d01f797bf0;
    %load/vec4 v0x55d01f797d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f797e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f797ed0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d01f797e00_0, 0;
    %load/vec4 v0x55d01f797e00_0;
    %assign/vec4 v0x55d01f797ed0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d01f762320;
T_9 ;
    %wait E_0x55d01f74eab0;
    %load/vec4 v0x55d01f797080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f76ef10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d01f76ef10_0;
    %inv;
    %assign/vec4 v0x55d01f76ef10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d01f762320;
T_10 ;
    %wait E_0x55d01f75de00;
    %load/vec4 v0x55d01f797080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f76efb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d01f76efb0_0;
    %inv;
    %assign/vec4 v0x55d01f76efb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d01f762320;
T_11 ;
    %wait E_0x55d01f77d760;
    %load/vec4 v0x55d01f797080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d01f796fc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55d01f796fc0_0;
    %inv;
    %assign/vec4 v0x55d01f796fc0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d01f753d00;
T_12 ;
    %vpi_call 2 12 "$dumpfile", "wave_twst.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d01f753d00 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55d01f753d00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799a20_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x55d01f799a20_0;
    %inv;
    %store/vec4 v0x55d01f799a20_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x55d01f753d00;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d01f799740_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d01f799980_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 2718023343, 0, 32;
    %store/vec4 v0x55d01f799740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 2786246319, 0, 32;
    %store/vec4 v0x55d01f799740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 2787360431, 0, 32;
    %store/vec4 v0x55d01f799740_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d01f799ac0_0, 0, 1;
    %delay 1600, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ttte_with_ser_tb.v";
    "ttte_with_ser.v";
    "../../self_test/clk_eight_div.v";
    "../../self_test/serializer.v";
    "../../self_test/sync_async_reset.v";
    "../../self_test/thirty_two_to_eight.v";
