<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text></text>
<title>Power Report for design FFT_Accel_system with the following settings:</title>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Vendor:</cell>
 <cell>Microsemi Corporation</cell>
</row>
<row>
 <cell>Program:</cell>
 <cell>Microsemi Libero Software, Release v12.4 (Version 12.900.0.16)</cell>
</row>
<row>
 <cell></cell>
 <cell>Copyright (C) 1989-</cell>
</row>
<row>
 <cell>Date:</cell>
 <cell>Thu Apr 23 03:55:06 2020</cell>
</row>
<row>
 <cell>Version:</cell>
 <cell>3.0</cell>
</row>
</table>
<text></text>
<table>
<header>
</header>
<row>
 <cell>Design:</cell>
 <cell>FFT_Accel_system</cell>
</row>
<row>
 <cell>Family:</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die:</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package:</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Voltage Range:</cell>
 <cell>COM</cell>
</row>
<row>
 <cell>Operating Conditions:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Operating Mode:</cell>
 <cell>Active</cell>
</row>
<row>
 <cell>Process:</cell>
 <cell>Typical</cell>
</row>
<row>
 <cell>Data Source:</cell>
 <cell>Production</cell>
</row>
</table>
<text></text>
<section><name>Power Summary</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Total Power</cell>
 <cell>   159.956</cell>
 <cell>    100.0%</cell>
</row>
<row>
 <cell>Static Power</cell>
 <cell>    10.931</cell>
 <cell>      6.8%</cell>
</row>
<row>
 <cell>Dynamic Power</cell>
 <cell>   149.024</cell>
 <cell>     93.2%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Rail</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Voltage (V)</cell>
 <cell>Current (mA)</cell>
</header>
<row>
 <cell>Rail VDD</cell>
 <cell>   122.307</cell>
 <cell>     1.200</cell>
 <cell>   101.922</cell>
</row>
<row>
 <cell>Rail VDDI 2.5</cell>
 <cell>    16.489</cell>
 <cell>     2.500</cell>
 <cell>     6.596</cell>
</row>
<row>
 <cell>Rail CCC_NE1_PLL_VDDA</cell>
 <cell>     5.165</cell>
 <cell>     2.500</cell>
 <cell>     2.066</cell>
</row>
<row>
 <cell>Rail MDDR_PLL_VDDA</cell>
 <cell>     2.870</cell>
 <cell>     2.500</cell>
 <cell>     1.148</cell>
</row>
<row>
 <cell>Rail VPP</cell>
 <cell>    13.125</cell>
 <cell>     2.500</cell>
 <cell>     5.250</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Clock</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>GMII_TX_CLK (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_TX_CLK (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_TX_CLK (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_TX_CLK (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_TX_CLK (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_RX_CLK (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_RX_CLK (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_RX_CLK (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_RX_CLK (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>GMII_RX_CLK (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (clocks)</cell>
 <cell>    13.375</cell>
 <cell>     11.9%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (register outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1 (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (clocks)</cell>
 <cell>    84.033</cell>
 <cell>     74.9%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (register outputs)</cell>
 <cell>     4.404</cell>
 <cell>      3.9%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (combinational outputs)</cell>
 <cell>     9.637</cell>
 <cell>      8.6%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (clocks)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (register outputs)</cell>
 <cell>     0.001</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (primary inputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (combinational outputs)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>FFT_Accel_system_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT (set/reset nets)</cell>
 <cell>     0.000</cell>
 <cell>      0.0%</cell>
</row>
<row>
 <cell>Input to Output</cell>
 <cell>     0.774</cell>
 <cell>      0.7%</cell>
</row>
</table>
<text></text>
<section><name>Breakdown by Type</name></section>
<table>
<header>
 <cell/>
 <cell>Power (mW)</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Type Net</cell>
 <cell>     7.838</cell>
 <cell>      4.9%</cell>
</row>
<row>
 <cell>Type Gate</cell>
 <cell>    15.145</cell>
 <cell>      9.5%</cell>
</row>
<row>
 <cell>Type I/O</cell>
 <cell>    14.489</cell>
 <cell>      9.1%</cell>
</row>
<row>
 <cell>Type Memory</cell>
 <cell>     8.974</cell>
 <cell>      5.6%</cell>
</row>
<row>
 <cell>Type Core Static</cell>
 <cell>     8.262</cell>
 <cell>      5.2%</cell>
</row>
<row>
 <cell>Type Banks Static</cell>
 <cell>     2.045</cell>
 <cell>      1.3%</cell>
</row>
<row>
 <cell>Type VPP Static</cell>
 <cell>     0.625</cell>
 <cell>      0.4%</cell>
</row>
<row>
 <cell>Type Built-in Blocks</cell>
 <cell>   102.579</cell>
 <cell>     64.1%</cell>
</row>
</table>
<text></text>
</doc>
