<stg><name>get_lines_lsl</name>


<trans_list>

<trans id="327" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="3" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="11" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="83" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
entry:0  %lines_founded_write_s = alloca i1

]]></Node>
<StgValue><ssdm name="lines_founded_write_s"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1  store i1 false, i1* %lines_founded_write_s

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge.i:0  %line_index_0_i = phi i3 [ 0, %entry ], [ %line_index, %._crit_edge.i.backedge ]

]]></Node>
<StgValue><ssdm name="line_index_0_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i:1  %icmp_ln352 = icmp eq i3 %line_index_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i:3  %line_index = add i3 %line_index_0_i, 1

]]></Node>
<StgValue><ssdm name="line_index"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i:4  br i1 %icmp_ln352, label %get_lines_lsl.exit, label %0

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln353 = zext i3 %line_index_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_bases_addr = getelementptr [6 x i17]* @line_bases, i64 0, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="line_bases_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="3">
<![CDATA[
:4  %line_bases_load = load i17* %line_bases_addr, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
get_lines_lsl.exit:0  %lines_founded_write_1 = load i1* %lines_founded_write_s

]]></Node>
<StgValue><ssdm name="lines_founded_write_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1">
<![CDATA[
get_lines_lsl.exit:1  ret i1 %lines_founded_write_1

]]></Node>
<StgValue><ssdm name="ret_ln348"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln352 = zext i3 %line_index_0_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln352"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="3">
<![CDATA[
:4  %line_bases_load = load i17* %line_bases_addr, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:5  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %line_bases_load, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_35, label %hls_label_16_begin, label %._crit_edge.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_16_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
hls_label_16_begin:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %s_index_0_i = phi i4 [ 0, %hls_label_16_begin ], [ %s_index, %get_lines_lsl_label0 ]

]]></Node>
<StgValue><ssdm name="s_index_0_i"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln356 = icmp eq i4 %s_index_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %s_index = add i4 %s_index_0_i, 1

]]></Node>
<StgValue><ssdm name="s_index"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln356, label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader, label %get_lines_lsl_label0

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
get_lines_lsl_label0:4  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %s_index_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
get_lines_lsl_label0:5  %zext_ln357_1 = zext i7 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln357_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
get_lines_lsl_label0:6  %shl_ln357_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %s_index_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln357_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
get_lines_lsl_label0:7  %zext_ln357_2 = zext i5 %shl_ln357_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln357_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_lines_lsl_label0:8  %sub_ln357 = sub i8 %zext_ln357_1, %zext_ln357_2

]]></Node>
<StgValue><ssdm name="sub_ln357"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_lines_lsl_label0:9  %add_ln357 = add i8 %zext_ln352, %sub_ln357

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
get_lines_lsl_label0:10  %sext_ln357 = sext i8 %add_ln357 to i32

]]></Node>
<StgValue><ssdm name="sext_ln357"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
get_lines_lsl_label0:11  %zext_ln357_3 = zext i32 %sext_ln357 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_lines_lsl_label0:12  %centroids_addr = getelementptr [72 x i48]* @centroids, i64 0, i64 %zext_ln357_3

]]></Node>
<StgValue><ssdm name="centroids_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="7">
<![CDATA[
get_lines_lsl_label0:13  %centroids_load = load i48* %centroids_addr, align 8

]]></Node>
<StgValue><ssdm name="centroids_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_lines_lsl_label0:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln357"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_lines_lsl_label0:1  %tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_lines_lsl_label0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln357"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
get_lines_lsl_label0:3  %zext_ln357 = zext i4 %s_index_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="7">
<![CDATA[
get_lines_lsl_label0:13  %centroids_load = load i48* %centroids_addr, align 8

]]></Node>
<StgValue><ssdm name="centroids_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_lines_lsl_label0:14  %line_centroids_addr = getelementptr [12 x i48]* @line_centroids, i64 0, i64 %zext_ln357

]]></Node>
<StgValue><ssdm name="line_centroids_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="48" op_1_bw="4">
<![CDATA[
get_lines_lsl_label0:15  store i48 %centroids_load, i48* %line_centroids_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_lines_lsl_label0:16  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str33, i32 %tmp_58_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
get_lines_lsl_label0:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader:0  br label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:0  %sum_x_0_i = phi i20 [ %sum_x, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="sum_x_0_i"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:1  %sum_y_0_i = phi i32 [ %sum_y, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="sum_y_0_i"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:2  %sum_xy_0_i = phi i32 [ %sum_xy, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="sum_xy_0_i"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:3  %sum_xx_0_i = phi i32 [ %sum_xx, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="sum_xx_0_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:4  %i_0_i = phi i4 [ %i, %least_squares_line_label10 ], [ 0, %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:5  %icmp_ln186 = icmp eq i4 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:7  %i = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv:8  br i1 %icmp_ln186, label %least_squares_line.1.exit, label %least_squares_line_label10

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="4">
<![CDATA[
least_squares_line_label10:3  %zext_ln188 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
least_squares_line_label10:4  %line_centroids_addr_1 = getelementptr [12 x i48]* @line_centroids, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="line_centroids_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="4">
<![CDATA[
least_squares_line_label10:5  %line_centroids_load = load i48* %line_centroids_addr_1, align 8

]]></Node>
<StgValue><ssdm name="line_centroids_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="141" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="4">
<![CDATA[
least_squares_line_label10:5  %line_centroids_load = load i48* %line_centroids_addr_1, align 8

]]></Node>
<StgValue><ssdm name="line_centroids_load"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="48">
<![CDATA[
least_squares_line_label10:6  %trunc_ln188 = trunc i48 %line_centroids_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="16">
<![CDATA[
least_squares_line_label10:7  %zext_ln188_1 = zext i16 %trunc_ln188 to i32

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="16">
<![CDATA[
least_squares_line_label10:8  %zext_ln188_2 = zext i16 %trunc_ln188 to i20

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
least_squares_line_label10:9  %sum_x = add i20 %sum_x_0_i, %zext_ln188_2

]]></Node>
<StgValue><ssdm name="sum_x"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
least_squares_line_label10:10  %centroids_y_1_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %line_centroids_load, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="centroids_y_1_load_n"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:11  %sum_y = add i32 %sum_y_0_i, %centroids_y_1_load_n

]]></Node>
<StgValue><ssdm name="sum_y"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:12  %mul_ln190 = mul nsw i32 %zext_ln188_1, %centroids_y_1_load_n

]]></Node>
<StgValue><ssdm name="mul_ln190"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:13  %sum_xy = add i32 %sum_xy_0_i, %mul_ln190

]]></Node>
<StgValue><ssdm name="sum_xy"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:14  %mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="151" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:14  %mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:14  %mul_ln191 = mul nsw i32 %zext_ln188_1, %zext_ln188_1

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:15  %sum_xx = add i32 %sum_xx_0_i, %mul_ln191

]]></Node>
<StgValue><ssdm name="sum_xx"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
least_squares_line_label10:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
least_squares_line_label10:1  %tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
least_squares_line_label10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln187"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line_label10:15  %sum_xx = add i32 %sum_xx_0_i, %mul_ln191

]]></Node>
<StgValue><ssdm name="sum_xx"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
least_squares_line_label10:16  %empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str22, i32 %tmp_i1)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
least_squares_line_label10:17  br label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
least_squares_line.1.exit:0  %shl_ln6 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %sum_xy_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="37" op_0_bw="36">
<![CDATA[
least_squares_line.1.exit:1  %zext_ln731 = zext i36 %shl_ln6 to i37

]]></Node>
<StgValue><ssdm name="zext_ln731"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
least_squares_line.1.exit:2  %shl_ln731_1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xy_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="37" op_0_bw="34">
<![CDATA[
least_squares_line.1.exit:3  %zext_ln731_1 = zext i34 %shl_ln731_1 to i37

]]></Node>
<StgValue><ssdm name="zext_ln731_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
least_squares_line.1.exit:4  %sub_ln731 = sub i37 %zext_ln731, %zext_ln731_1

]]></Node>
<StgValue><ssdm name="sub_ln731"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="48" op_0_bw="37">
<![CDATA[
least_squares_line.1.exit:5  %sext_ln731 = sext i37 %sub_ln731 to i48

]]></Node>
<StgValue><ssdm name="sext_ln731"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="20">
<![CDATA[
least_squares_line.1.exit:6  %zext_ln731_2 = zext i20 %sum_x_0_i to i48

]]></Node>
<StgValue><ssdm name="zext_ln731_2"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="20">
<![CDATA[
least_squares_line.1.exit:7  %zext_ln731_3 = zext i20 %sum_x_0_i to i40

]]></Node>
<StgValue><ssdm name="zext_ln731_3"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="32">
<![CDATA[
least_squares_line.1.exit:8  %zext_ln731_4 = zext i32 %sum_y_0_i to i48

]]></Node>
<StgValue><ssdm name="zext_ln731_4"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
least_squares_line.1.exit:9  %mul_ln731 = mul i48 %zext_ln731_2, %zext_ln731_4

]]></Node>
<StgValue><ssdm name="mul_ln731"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
least_squares_line.1.exit:10  %sub_ln731_1 = sub i48 %sext_ln731, %mul_ln731

]]></Node>
<StgValue><ssdm name="sub_ln731_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
least_squares_line.1.exit:11  %shl_ln731_2 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %sum_xx_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="37" op_0_bw="36">
<![CDATA[
least_squares_line.1.exit:12  %zext_ln731_5 = zext i36 %shl_ln731_2 to i37

]]></Node>
<StgValue><ssdm name="zext_ln731_5"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
least_squares_line.1.exit:13  %shl_ln731_3 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %sum_xx_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln731_3"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="37" op_0_bw="34">
<![CDATA[
least_squares_line.1.exit:14  %zext_ln731_6 = zext i34 %shl_ln731_3 to i37

]]></Node>
<StgValue><ssdm name="zext_ln731_6"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
least_squares_line.1.exit:15  %sub_ln731_2 = sub i37 %zext_ln731_5, %zext_ln731_6

]]></Node>
<StgValue><ssdm name="sub_ln731_2"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="41" op_0_bw="37">
<![CDATA[
least_squares_line.1.exit:16  %sext_ln731_1 = sext i37 %sub_ln731_2 to i41

]]></Node>
<StgValue><ssdm name="sext_ln731_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
least_squares_line.1.exit:17  %mul_ln731_1 = mul i40 %zext_ln731_3, %zext_ln731_3

]]></Node>
<StgValue><ssdm name="mul_ln731_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="41" op_0_bw="40">
<![CDATA[
least_squares_line.1.exit:18  %zext_ln731_7 = zext i40 %mul_ln731_1 to i41

]]></Node>
<StgValue><ssdm name="zext_ln731_7"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
least_squares_line.1.exit:19  %sub_ln731_3 = sub i41 %sext_ln731_1, %zext_ln731_7

]]></Node>
<StgValue><ssdm name="sub_ln731_3"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="49" op_0_bw="49" op_1_bw="41" op_2_bw="8">
<![CDATA[
least_squares_line.1.exit:20  %tmp = call i49 @_ssdm_op_BitConcatenate.i49.i41.i8(i41 %sub_ln731_3, i8 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
least_squares_line.1.exit:21  %t_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln731_1, i16 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="49">
<![CDATA[
least_squares_line.1.exit:22  %sext_ln1148 = sext i49 %tmp to i64

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="42" op_0_bw="20">
<![CDATA[
least_squares_line.1.exit:29  %zext_ln196_2 = zext i20 %sum_x_0_i to i42

]]></Node>
<StgValue><ssdm name="zext_ln196_2"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
least_squares_line.1.exit:30  %mul_ln196_1 = mul i42 1398102, %zext_ln196_2

]]></Node>
<StgValue><ssdm name="mul_ln196_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
least_squares_line.1.exit:31  %tmp_37 = call i18 @_ssdm_op_PartSelect.i18.i42.i32.i32(i42 %mul_ln196_1, i32 24, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="190" st_id="16" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="195" st_id="21" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="197" st_id="23" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="198" st_id="24" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="199" st_id="25" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="205" st_id="31" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="206" st_id="32" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="207" st_id="33" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="208" st_id="34" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="209" st_id="35" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="210" st_id="36" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="211" st_id="37" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="212" st_id="38" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="213" st_id="39" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="214" st_id="40" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="215" st_id="41" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="216" st_id="42" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="217" st_id="43" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="218" st_id="44" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="219" st_id="45" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="220" st_id="46" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="221" st_id="47" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="222" st_id="48" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="223" st_id="49" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="224" st_id="50" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="225" st_id="51" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="226" st_id="52" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="227" st_id="53" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="228" st_id="54" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="229" st_id="55" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="230" st_id="56" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="231" st_id="57" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="232" st_id="58" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="233" st_id="59" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="234" st_id="60" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="235" st_id="61" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="236" st_id="62" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="237" st_id="63" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="238" st_id="64" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="239" st_id="65" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="240" st_id="66" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="241" st_id="67" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="242" st_id="68" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="243" st_id="69" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="244" st_id="70" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="245" st_id="71" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="246" st_id="72" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="247" st_id="73" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="248" st_id="74" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="249" st_id="75" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="250" st_id="76" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="251" st_id="77" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="252" st_id="78" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="253" st_id="79" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
least_squares_line.1.exit:23  %sdiv_ln1148 = sdiv i64 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="254" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="64">
<![CDATA[
least_squares_line.1.exit:24  %m_V = trunc i64 %sdiv_ln1148 to i24

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="255" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="65" op_0_bw="32">
<![CDATA[
least_squares_line.1.exit:25  %zext_ln196 = zext i32 %sum_y_0_i to i65

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="256" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
least_squares_line.1.exit:26  %mul_ln196 = mul i65 5726623062, %zext_ln196

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="257" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
least_squares_line.1.exit:27  %tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln196, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="258" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="29">
<![CDATA[
least_squares_line.1.exit:28  %zext_ln196_1 = zext i29 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="zext_ln196_1"/></StgValue>
</operation>

<operation id="259" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="20" op_0_bw="18">
<![CDATA[
least_squares_line.1.exit:32  %tmp_V = sext i18 %tmp_37 to i20

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="260" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="40" op_0_bw="20">
<![CDATA[
least_squares_line.1.exit:33  %zext_ln1116 = zext i20 %tmp_V to i40

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="261" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="40" op_0_bw="24">
<![CDATA[
least_squares_line.1.exit:34  %sext_ln1118 = sext i24 %m_V to i40

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="262" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
least_squares_line.1.exit:35  %r_V = mul i40 %zext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="263" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
least_squares_line.1.exit:36  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %r_V, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="264" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:37  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="265" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="40">
<![CDATA[
least_squares_line.1.exit:38  %trunc_ln851 = trunc i40 %r_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="266" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
least_squares_line.1.exit:39  %icmp_ln851_6 = icmp eq i8 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_6"/></StgValue>
</operation>

<operation id="267" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line.1.exit:40  %add_ln555 = add i32 1, %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="268" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:41  %select_ln555 = select i1 %icmp_ln851_6, i32 %tmp_s, i32 %add_ln555

]]></Node>
<StgValue><ssdm name="select_ln555"/></StgValue>
</operation>

<operation id="269" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:42  %select_ln850 = select i1 %p_Result_s, i32 %select_ln555, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="270" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line.1.exit:43  %p_Val2_19 = sub i32 %zext_ln196_1, %select_ln850

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="271" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="24">
<![CDATA[
least_squares_line.1.exit:44  %sext_ln1116 = sext i24 %m_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="272" st_id="79" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
least_squares_line.1.exit:45  %r_V_3 = mul i33 180, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="273" st_id="80" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
least_squares_line.1.exit:45  %r_V_3 = mul i33 180, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="274" st_id="81" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
least_squares_line.1.exit:45  %r_V_3 = mul i33 180, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="275" st_id="82" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
least_squares_line.1.exit:45  %r_V_3 = mul i33 180, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="276" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="41" op_0_bw="33">
<![CDATA[
least_squares_line.1.exit:46  %lhs_V = sext i33 %r_V_3 to i41

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="277" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
least_squares_line.1.exit:47  %rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %p_Val2_19, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="278" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="41" op_0_bw="40">
<![CDATA[
least_squares_line.1.exit:48  %sext_ln728 = sext i40 %rhs_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="279" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
least_squares_line.1.exit:49  %ret_V = add nsw i41 %lhs_V, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="280" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:50  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="281" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="33">
<![CDATA[
least_squares_line.1.exit:51  %trunc_ln851_8 = trunc i33 %r_V_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln851_8"/></StgValue>
</operation>

<operation id="282" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
least_squares_line.1.exit:52  %icmp_ln851 = icmp eq i8 %trunc_ln851_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="283" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
least_squares_line.1.exit:53  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %ret_V, i32 8, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="284" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line.1.exit:54  %add_ln851 = add i32 1, %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln851"/></StgValue>
</operation>

<operation id="285" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:55  %select_ln851 = select i1 %icmp_ln851, i32 %tmp_7, i32 %add_ln851

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="286" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:56  %y_temp = select i1 %p_Result_2, i32 %select_ln851, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="y_temp"/></StgValue>
</operation>

<operation id="287" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
least_squares_line.1.exit:57  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_temp, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="288" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
least_squares_line.1.exit:58  %xor_ln363 = xor i1 %tmp_40, true

]]></Node>
<StgValue><ssdm name="xor_ln363"/></StgValue>
</operation>

<operation id="289" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
least_squares_line.1.exit:59  %icmp_ln363 = icmp slt i32 %y_temp, 107

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="290" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
least_squares_line.1.exit:60  %icmp_ln1495 = icmp slt i24 %m_V, -36

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="291" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
least_squares_line.1.exit:61  %icmp_ln1494 = icmp sgt i24 %m_V, -256

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="292" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
least_squares_line.1.exit:62  %and_ln363 = and i1 %icmp_ln363, %xor_ln363

]]></Node>
<StgValue><ssdm name="and_ln363"/></StgValue>
</operation>

<operation id="293" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
least_squares_line.1.exit:63  %and_ln363_1 = and i1 %icmp_ln1495, %icmp_ln1494

]]></Node>
<StgValue><ssdm name="and_ln363_1"/></StgValue>
</operation>

<operation id="294" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
least_squares_line.1.exit:64  %and_ln363_2 = and i1 %and_ln363_1, %and_ln363

]]></Node>
<StgValue><ssdm name="and_ln363_2"/></StgValue>
</operation>

<operation id="295" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
least_squares_line.1.exit:65  br i1 %and_ln363_2, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="296" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:0  %icmp_ln363_1 = icmp sgt i32 %y_temp, 212

]]></Node>
<StgValue><ssdm name="icmp_ln363_1"/></StgValue>
</operation>

<operation id="297" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:1  %icmp_ln363_2 = icmp slt i32 %y_temp, 320

]]></Node>
<StgValue><ssdm name="icmp_ln363_2"/></StgValue>
</operation>

<operation id="298" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:2  %icmp_ln1494_1 = icmp sgt i24 %m_V, 35

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="299" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:3  %tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %sdiv_ln1148, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="300" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:4  %icmp_ln1495_1 = icmp slt i16 %tmp_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="301" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:5  %and_ln364 = and i1 %icmp_ln363_1, %icmp_ln363_2

]]></Node>
<StgValue><ssdm name="and_ln364"/></StgValue>
</operation>

<operation id="302" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:6  %and_ln364_2 = and i1 %icmp_ln1494_1, %icmp_ln1495_1

]]></Node>
<StgValue><ssdm name="and_ln364_2"/></StgValue>
</operation>

<operation id="303" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:7  %and_ln364_1 = and i1 %and_ln364_2, %and_ln364

]]></Node>
<StgValue><ssdm name="and_ln364_1"/></StgValue>
</operation>

<operation id="304" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit._crit_edge.i:8  br i1 %and_ln364_1, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %._crit_edge104.i

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="305" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge104.i:0  %icmp_ln364 = icmp slt i32 %y_temp, 213

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="306" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge104.i:1  %icmp_ln364_1 = icmp sgt i32 %y_temp, 106

]]></Node>
<StgValue><ssdm name="icmp_ln364_1"/></StgValue>
</operation>

<operation id="307" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge104.i:2  %icmp_ln1495_2 = icmp slt i24 %m_V, 102

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="308" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge104.i:3  %icmp_ln1494_2 = icmp sgt i24 %m_V, -103

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="309" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge104.i:4  %and_ln365 = and i1 %icmp_ln364, %icmp_ln364_1

]]></Node>
<StgValue><ssdm name="and_ln365"/></StgValue>
</operation>

<operation id="310" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge104.i:5  %and_ln365_2 = and i1 %icmp_ln1495_2, %icmp_ln1494_2

]]></Node>
<StgValue><ssdm name="and_ln365_2"/></StgValue>
</operation>

<operation id="311" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge104.i:6  %and_ln365_1 = and i1 %and_ln365_2, %and_ln365

]]></Node>
<StgValue><ssdm name="and_ln365_1"/></StgValue>
</operation>

<operation id="312" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge104.i:7  br i1 %and_ln365_1, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i, label %._crit_edge107.i

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="313" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="57" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge107.i:0  %lines_addr_1 = getelementptr [6 x i57]* @lines, i64 0, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="lines_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="57" op_0_bw="3">
<![CDATA[
._crit_edge107.i:1  %lines_load = load i57* %lines_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lines_load"/></StgValue>
</operation>

<operation id="315" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln365_1" val="1"/>
</and_exp><and_exp><literal name="and_ln364_1" val="1"/>
</and_exp><and_exp><literal name="and_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="57" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i:0  %lines_addr = getelementptr [6 x i57]* @lines, i64 0, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="lines_addr"/></StgValue>
</operation>

<operation id="316" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln365_1" val="1"/>
</and_exp><and_exp><literal name="and_ln364_1" val="1"/>
</and_exp><and_exp><literal name="and_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="57" op_0_bw="57" op_1_bw="32" op_2_bw="24" op_3_bw="1">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i:1  %final_lines_b_addr = call i57 @_ssdm_op_BitConcatenate.i57.i32.i24.i1(i32 %p_Val2_19, i24 %m_V, i1 true)

]]></Node>
<StgValue><ssdm name="final_lines_b_addr"/></StgValue>
</operation>

<operation id="317" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln365_1" val="1"/>
</and_exp><and_exp><literal name="and_ln364_1" val="1"/>
</and_exp><and_exp><literal name="and_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="57" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i:2  store i57 %final_lines_b_addr, i57* %lines_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="318" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln365_1" val="1"/>
</and_exp><and_exp><literal name="and_ln364_1" val="1"/>
</and_exp><and_exp><literal name="and_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i:3  store i1 true, i1* %lines_founded_write_s

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="319" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln365_1" val="1"/>
</and_exp><and_exp><literal name="and_ln364_1" val="1"/>
</and_exp><and_exp><literal name="and_ln363_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit._crit_edge.i:4  br label %hls_label_16_end

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="320" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
<literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="57" op_0_bw="3">
<![CDATA[
._crit_edge107.i:1  %lines_load = load i57* %lines_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lines_load"/></StgValue>
</operation>

<operation id="321" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
<literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="57" op_0_bw="57" op_1_bw="57" op_2_bw="32" op_3_bw="1">
<![CDATA[
._crit_edge107.i:2  %tmp_42 = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %lines_load, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="322" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
<literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="57" op_1_bw="3" op_2_bw="57">
<![CDATA[
._crit_edge107.i:3  store i57 %tmp_42, i57* %lines_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="323" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
<literal name="and_ln363_2" val="0"/>
<literal name="and_ln364_1" val="0"/>
<literal name="and_ln365_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge107.i:4  br label %hls_label_16_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="324" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_16_end:0  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="325" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
hls_label_16_end:1  br label %._crit_edge.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="326" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.backedge:0  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
