#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x154804640 .scope module, "Testbench" "Testbench" 2 686;
 .timescale 0 0;
v0x15481ffa0_0 .net "EX_Instruction", 31 0, v0x154817b30_0;  1 drivers
v0x154820030_0 .net "ID_Instruction", 31 0, v0x154818dc0_0;  1 drivers
v0x154820140_0 .net "IF_instruction", 31 0, v0x1548194e0_0;  1 drivers
v0x1548201d0_0 .net "MEM_Instruction", 31 0, v0x154816a60_0;  1 drivers
v0x154820260_0 .net "WB_Instruction", 31 0, v0x15481a9b0_0;  1 drivers
v0x1548202f0_0 .var "clk", 0 0;
S_0x1548047b0 .scope module, "dut" "Processor" 2 693, 2 454 0, S_0x154804640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "ID_Instruction";
    .port_info 2 /OUTPUT 32 "EX_Instruction";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "MEM_Instruction";
    .port_info 5 /OUTPUT 32 "WB_Instruction";
v0x15481da30_0 .net "ALUSrc", 0 0, v0x154804d30_0;  1 drivers
v0x15481db00_0 .net "ALUsel", 3 0, v0x154814de0_0;  1 drivers
v0x15481dbd0_0 .net "BranchInstr", 7 0, L_0x154820b00;  1 drivers
v0x15481dca0_0 .net "EX_ALUResult", 31 0, v0x15481d230_0;  1 drivers
v0x15481dd70_0 .net "EX_ALUSrc", 0 0, v0x154817840_0;  1 drivers
v0x15481de80_0 .net "EX_ALUsel", 3 0, v0x1548178f0_0;  1 drivers
v0x15481df50_0 .net "EX_BranchAddr", 7 0, v0x154817990_0;  1 drivers
v0x15481e020_0 .net "EX_Immediate", 31 0, v0x154817a80_0;  1 drivers
v0x15481e0f0_0 .net "EX_Instruction", 31 0, v0x154817b30_0;  alias, 1 drivers
v0x15481e200_0 .net "EX_PCplus4", 7 0, v0x154817bd0_0;  1 drivers
v0x15481e2d0_0 .net "EX_WBSel", 0 0, v0x154817c80_0;  1 drivers
v0x15481e3a0_0 .net "EX_branch", 0 0, v0x154817db0_0;  1 drivers
v0x15481e470_0 .net "EX_memwriteen", 0 0, v0x154817e40_0;  1 drivers
v0x15481e540_0 .net "EX_read1", 31 0, v0x154817ed0_0;  1 drivers
v0x15481e610_0 .net "EX_read2", 31 0, v0x154817f60_0;  1 drivers
o0x138008e80 .functor BUFZ 1, C4<z>; HiZ drive
v0x15481e6a0_0 .net "EX_reset", 0 0, o0x138008e80;  0 drivers
v0x15481e730_0 .net "EX_wen", 0 0, v0x154818010_0;  1 drivers
v0x15481e900_0 .net "ID_Instruction", 31 0, v0x154818dc0_0;  alias, 1 drivers
v0x15481e990_0 .net "ID_PCplus4", 7 0, v0x154818e70_0;  1 drivers
o0x1380093f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15481ea20_0 .net "ID_reset", 0 0, o0x1380093f0;  0 drivers
v0x15481eab0_0 .net "MEM_ALUResult", 31 0, v0x154816930_0;  1 drivers
v0x15481eb40_0 .net "MEM_Instruction", 31 0, v0x154816a60_0;  alias, 1 drivers
v0x15481ebd0_0 .net "MEM_PCplus4", 7 0, v0x154816af0_0;  1 drivers
v0x15481ec60_0 .net "MEM_WBSel", 0 0, v0x154816b80_0;  1 drivers
v0x15481ecf0_0 .net "MEM_memwriteen", 0 0, v0x154816ca0_0;  1 drivers
o0x1380088b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15481edc0_0 .net "MEM_reset", 0 0, o0x1380088b0;  0 drivers
v0x15481ee50_0 .net "MEM_wdat", 31 0, v0x154816d50_0;  1 drivers
v0x15481ef20_0 .net "MEM_wen", 0 0, v0x154816e00_0;  1 drivers
v0x15481eff0_0 .net "PCplus4", 7 0, L_0x154820480;  1 drivers
v0x15481f080_0 .net "WBSel", 0 0, v0x154814e90_0;  1 drivers
v0x15481f150_0 .net "WB_ALUResult", 31 0, v0x15481a920_0;  1 drivers
v0x15481f1e0_0 .net "WB_Instruction", 31 0, v0x15481a9b0_0;  alias, 1 drivers
v0x15481f270_0 .net "WB_WBSel", 0 0, v0x15481aa40_0;  1 drivers
v0x15481e800_0 .net "WB_readD", 31 0, v0x15481aae0_0;  1 drivers
o0x138009990 .functor BUFZ 1, C4<z>; HiZ drive
v0x15481f540_0 .net "WB_reset", 0 0, o0x138009990;  0 drivers
v0x15481f5d0_0 .net "WB_wen", 0 0, v0x15481ac10_0;  1 drivers
v0x15481f6a0_0 .net "address", 7 0, v0x15481b2e0_0;  1 drivers
v0x15481f730_0 .net "branch", 0 0, v0x154814f40_0;  1 drivers
v0x15481f800_0 .net "clk", 0 0, v0x1548202f0_0;  1 drivers
v0x15481f890_0 .net "immExtended", 31 0, v0x154819fd0_0;  1 drivers
v0x15481f920_0 .net "instruction", 31 0, v0x1548194e0_0;  alias, 1 drivers
v0x15481f9f0_0 .net "loadfromMem", 31 0, L_0x154820ee0;  1 drivers
v0x15481fac0_0 .net "memwriteen", 0 0, v0x154815180_0;  1 drivers
v0x15481fb90_0 .net "read1", 31 0, v0x15481bf80_0;  1 drivers
v0x15481fc60_0 .net "read2", 31 0, v0x15481c060_0;  1 drivers
v0x15481fd30_0 .net "wdat", 31 0, v0x15481c970_0;  1 drivers
v0x15481fe00_0 .net "wen", 0 0, v0x1548152d0_0;  1 drivers
v0x15481fed0_0 .net "zero", 0 0, v0x15481d4c0_0;  1 drivers
L_0x1548205a0 .part v0x154818dc0_0, 15, 5;
L_0x154820640 .part v0x154818dc0_0, 20, 5;
L_0x1548206e0 .part v0x15481a9b0_0, 7, 5;
L_0x154820780 .part v0x154818dc0_0, 0, 7;
L_0x154820820 .part v0x154818dc0_0, 25, 7;
L_0x1548209c0 .part v0x154818dc0_0, 12, 3;
S_0x1548049e0 .scope module, "Ctrl" "ControlCenter" 2 552, 2 113 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "f7";
    .port_info 2 /INPUT 3 "f3";
    .port_info 3 /OUTPUT 4 "ALUsel";
    .port_info 4 /OUTPUT 1 "wen";
    .port_info 5 /OUTPUT 1 "WBSel";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memwriteen";
v0x154804d30_0 .var "ALUSrc", 0 0;
v0x154814de0_0 .var "ALUsel", 3 0;
v0x154814e90_0 .var "WBSel", 0 0;
v0x154814f40_0 .var "branch", 0 0;
v0x154814fe0_0 .net "f3", 2 0, L_0x1548209c0;  1 drivers
v0x1548150d0_0 .net "f7", 6 0, L_0x154820820;  1 drivers
v0x154815180_0 .var "memwriteen", 0 0;
v0x154815220_0 .net "opcode", 6 0, L_0x154820780;  1 drivers
v0x1548152d0_0 .var "wen", 0 0;
E_0x154804ce0 .event anyedge, v0x154815220_0, v0x1548150d0_0, v0x154814fe0_0;
S_0x1548154b0 .scope module, "DM" "DataMemory" 2 645, 2 370 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "wdat";
    .port_info 3 /INPUT 1 "memwriteen";
    .port_info 4 /OUTPUT 32 "readD";
L_0x154820ee0 .functor BUFZ 32, L_0x154820c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1548156f0 .array "DRAM", 0 63, 31 0;
v0x1548157a0_0 .net *"_ivl_0", 31 0, L_0x154820c80;  1 drivers
v0x154815850_0 .net *"_ivl_3", 5 0, L_0x154820d20;  1 drivers
v0x154815910_0 .net *"_ivl_4", 7 0, L_0x154820e40;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1548159c0_0 .net *"_ivl_7", 1 0, L_0x138040058;  1 drivers
v0x154815ab0_0 .net "address", 31 0, v0x154816930_0;  alias, 1 drivers
v0x154815b60_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x154815c00_0 .var/i "i", 31 0;
v0x154815cb0_0 .net "memwriteen", 0 0, v0x154816ca0_0;  alias, 1 drivers
v0x154815dc0_0 .net "readD", 31 0, L_0x154820ee0;  alias, 1 drivers
v0x154815e60_0 .net "wdat", 31 0, v0x154816d50_0;  alias, 1 drivers
E_0x1548156a0 .event posedge, v0x154815b60_0;
L_0x154820c80 .array/port v0x1548156f0, L_0x154820e40;
L_0x154820d20 .part v0x154816930_0, 2, 6;
L_0x154820e40 .concat [ 6 2 0 0], L_0x154820d20, L_0x138040058;
S_0x154815f90 .scope module, "EX_R_MEM" "EXregisterMEM" 2 622, 2 325 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "EX_PCplus4";
    .port_info 2 /OUTPUT 32 "MEM_Instruction";
    .port_info 3 /INPUT 32 "EX_Instruction";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "EX_wdat";
    .port_info 6 /INPUT 1 "EX_wen";
    .port_info 7 /INPUT 1 "EX_WBSel";
    .port_info 8 /INPUT 1 "EX_branch";
    .port_info 9 /INPUT 1 "EX_memwriteen";
    .port_info 10 /INPUT 32 "EX_ALUResult";
    .port_info 11 /OUTPUT 32 "MEM_wdat";
    .port_info 12 /OUTPUT 1 "MEM_wen";
    .port_info 13 /OUTPUT 1 "MEM_WBSel";
    .port_info 14 /OUTPUT 1 "MEM_branch";
    .port_info 15 /OUTPUT 1 "MEM_memwriteen";
    .port_info 16 /OUTPUT 8 "MEM_PCplus4";
    .port_info 17 /OUTPUT 32 "MEM_ALUResult";
v0x1548163d0_0 .net "EX_ALUResult", 31 0, v0x15481d230_0;  alias, 1 drivers
v0x154816460_0 .net "EX_Instruction", 31 0, v0x154817b30_0;  alias, 1 drivers
v0x154816500_0 .net "EX_PCplus4", 7 0, v0x154817bd0_0;  alias, 1 drivers
v0x1548165c0_0 .net "EX_WBSel", 0 0, v0x154817c80_0;  alias, 1 drivers
o0x138008700 .functor BUFZ 1, C4<z>; HiZ drive
v0x154816660_0 .net "EX_branch", 0 0, o0x138008700;  0 drivers
v0x154816740_0 .net "EX_memwriteen", 0 0, v0x154817e40_0;  alias, 1 drivers
v0x1548167e0_0 .net "EX_wdat", 31 0, v0x154817f60_0;  alias, 1 drivers
v0x154816890_0 .net "EX_wen", 0 0, v0x154818010_0;  alias, 1 drivers
v0x154816930_0 .var "MEM_ALUResult", 31 0;
v0x154816a60_0 .var "MEM_Instruction", 31 0;
v0x154816af0_0 .var "MEM_PCplus4", 7 0;
v0x154816b80_0 .var "MEM_WBSel", 0 0;
v0x154816c10_0 .var "MEM_branch", 0 0;
v0x154816ca0_0 .var "MEM_memwriteen", 0 0;
v0x154816d50_0 .var "MEM_wdat", 31 0;
v0x154816e00_0 .var "MEM_wen", 0 0;
v0x154816e90_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x154817040_0 .net "reset", 0 0, o0x1380088b0;  alias, 0 drivers
E_0x154816390 .event posedge, v0x154817040_0, v0x154815b60_0;
S_0x154817200 .scope module, "ID_R_EX" "IDregisterEX" 2 577, 2 202 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "ID_PCplus4";
    .port_info 2 /INPUT 32 "ID_Instruction";
    .port_info 3 /OUTPUT 4 "EX_ALUsel";
    .port_info 4 /OUTPUT 32 "EX_Instruction";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "ID_Immediate";
    .port_info 7 /INPUT 8 "ID_BranchAddr";
    .port_info 8 /INPUT 4 "ALUsel";
    .port_info 9 /INPUT 1 "wen";
    .port_info 10 /INPUT 1 "WBSel";
    .port_info 11 /INPUT 1 "ALUSrc";
    .port_info 12 /INPUT 1 "branch";
    .port_info 13 /INPUT 1 "memwriteen";
    .port_info 14 /INPUT 32 "ID_read1";
    .port_info 15 /INPUT 32 "ID_read2";
    .port_info 16 /OUTPUT 1 "EX_ALUSrc";
    .port_info 17 /OUTPUT 1 "EX_wen";
    .port_info 18 /OUTPUT 1 "EX_WBSel";
    .port_info 19 /OUTPUT 1 "EX_branch";
    .port_info 20 /OUTPUT 1 "EX_memwriteen";
    .port_info 21 /OUTPUT 32 "EX_read1";
    .port_info 22 /OUTPUT 32 "EX_read2";
    .port_info 23 /OUTPUT 32 "EX_Immediate";
    .port_info 24 /OUTPUT 8 "EX_PCplus4";
    .port_info 25 /OUTPUT 8 "EX_BranchAddr";
v0x154816150_0 .net "ALUSrc", 0 0, v0x154804d30_0;  alias, 1 drivers
v0x154817790_0 .net "ALUsel", 3 0, v0x154814de0_0;  alias, 1 drivers
v0x154817840_0 .var "EX_ALUSrc", 0 0;
v0x1548178f0_0 .var "EX_ALUsel", 3 0;
v0x154817990_0 .var "EX_BranchAddr", 7 0;
v0x154817a80_0 .var "EX_Immediate", 31 0;
v0x154817b30_0 .var "EX_Instruction", 31 0;
v0x154817bd0_0 .var "EX_PCplus4", 7 0;
v0x154817c80_0 .var "EX_WBSel", 0 0;
v0x154817db0_0 .var "EX_branch", 0 0;
v0x154817e40_0 .var "EX_memwriteen", 0 0;
v0x154817ed0_0 .var "EX_read1", 31 0;
v0x154817f60_0 .var "EX_read2", 31 0;
v0x154818010_0 .var "EX_wen", 0 0;
v0x1548180c0_0 .net "ID_BranchAddr", 7 0, L_0x154820b00;  alias, 1 drivers
v0x154818150_0 .net "ID_Immediate", 31 0, v0x154819fd0_0;  alias, 1 drivers
v0x1548181f0_0 .net "ID_Instruction", 31 0, v0x154818dc0_0;  alias, 1 drivers
v0x1548183a0_0 .net "ID_PCplus4", 7 0, v0x154818e70_0;  alias, 1 drivers
v0x154818450_0 .net "ID_read1", 31 0, v0x15481bf80_0;  alias, 1 drivers
v0x154818500_0 .net "ID_read2", 31 0, v0x15481c060_0;  alias, 1 drivers
v0x1548185b0_0 .net "WBSel", 0 0, v0x154814e90_0;  alias, 1 drivers
v0x154818660_0 .net "branch", 0 0, v0x154814f40_0;  alias, 1 drivers
v0x1548186f0_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x154818780_0 .net "memwriteen", 0 0, v0x154815180_0;  alias, 1 drivers
v0x154818810_0 .net "reset", 0 0, o0x138008e80;  alias, 0 drivers
v0x1548188a0_0 .net "wen", 0 0, v0x1548152d0_0;  alias, 1 drivers
E_0x154817700 .event posedge, v0x154818810_0, v0x154815b60_0;
S_0x154818b70 .scope module, "IF_R_ID" "IFregisterID" 2 532, 2 51 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "IF_PCplus4";
    .port_info 3 /INPUT 32 "IF_instruction";
    .port_info 4 /OUTPUT 32 "ID_Instruction";
    .port_info 5 /OUTPUT 8 "ID_PCplus4";
v0x154818dc0_0 .var "ID_Instruction", 31 0;
v0x154818e70_0 .var "ID_PCplus4", 7 0;
v0x154818f20_0 .net "IF_PCplus4", 7 0, L_0x154820480;  alias, 1 drivers
v0x154818fd0_0 .net "IF_instruction", 31 0, v0x1548194e0_0;  alias, 1 drivers
v0x154819080_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x154819150_0 .net "reset", 0 0, o0x1380093f0;  alias, 0 drivers
E_0x154818d70 .event posedge, v0x154819150_0, v0x154815b60_0;
S_0x154819280 .scope module, "IM" "InstructionMemory" 2 527, 2 32 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 32 "IF_instruction";
v0x1548194e0_0 .var "IF_instruction", 31 0;
v0x1548195b0 .array "RAM", 8 0, 31 0;
v0x154819720_0 .net "address", 7 0, v0x15481b2e0_0;  alias, 1 drivers
v0x1548195b0_0 .array/port v0x1548195b0, 0;
v0x1548195b0_1 .array/port v0x1548195b0, 1;
v0x1548195b0_2 .array/port v0x1548195b0, 2;
E_0x154819440/0 .event anyedge, v0x154819720_0, v0x1548195b0_0, v0x1548195b0_1, v0x1548195b0_2;
v0x1548195b0_3 .array/port v0x1548195b0, 3;
v0x1548195b0_4 .array/port v0x1548195b0, 4;
v0x1548195b0_5 .array/port v0x1548195b0, 5;
v0x1548195b0_6 .array/port v0x1548195b0, 6;
E_0x154819440/1 .event anyedge, v0x1548195b0_3, v0x1548195b0_4, v0x1548195b0_5, v0x1548195b0_6;
v0x1548195b0_7 .array/port v0x1548195b0, 7;
v0x1548195b0_8 .array/port v0x1548195b0, 8;
E_0x154819440/2 .event anyedge, v0x1548195b0_7, v0x1548195b0_8, v0x154818fd0_0;
E_0x154819440 .event/or E_0x154819440/0, E_0x154819440/1, E_0x154819440/2;
S_0x154819810 .scope module, "IPC4" "ImmediatePC4adder" 2 569, 2 192 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "immediate";
    .port_info 1 /INPUT 8 "PCplus4";
    .port_info 2 /OUTPUT 8 "BranchAddr";
v0x154819a40_0 .net "BranchAddr", 7 0, L_0x154820b00;  alias, 1 drivers
v0x154819b00_0 .net "PCplus4", 7 0, v0x154818e70_0;  alias, 1 drivers
v0x154819bd0_0 .net *"_ivl_1", 7 0, L_0x154820a60;  1 drivers
v0x154819c70_0 .net "immediate", 31 0, v0x154819fd0_0;  alias, 1 drivers
L_0x154820a60 .part v0x154819fd0_0, 0, 8;
L_0x154820b00 .arith/sum 8, v0x154818e70_0, L_0x154820a60;
S_0x154819d70 .scope module, "ImG" "ImmediateGenerator" 2 564, 2 169 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immediate";
v0x154819fd0_0 .var "immediate", 31 0;
v0x15481a0c0_0 .net "instr", 31 0, v0x154818dc0_0;  alias, 1 drivers
E_0x154819f70 .event anyedge, v0x1548181f0_0;
S_0x15481a190 .scope module, "MEM_R_WB" "MEMregisterWB" 2 653, 2 397 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "MEM_out";
    .port_info 3 /INPUT 32 "MEM_Instruction";
    .port_info 4 /OUTPUT 32 "WB_Instruction";
    .port_info 5 /INPUT 32 "MEM_ALUResult";
    .port_info 6 /INPUT 1 "MEM_wen";
    .port_info 7 /INPUT 1 "MEM_WBSel";
    .port_info 8 /OUTPUT 32 "WB_readD";
    .port_info 9 /OUTPUT 32 "WB_ALUResult";
    .port_info 10 /OUTPUT 1 "WB_wen";
    .port_info 11 /OUTPUT 1 "WB_WBSel";
v0x15481a550_0 .net "MEM_ALUResult", 31 0, v0x154816930_0;  alias, 1 drivers
v0x15481a630_0 .net "MEM_Instruction", 31 0, v0x154816a60_0;  alias, 1 drivers
v0x15481a6d0_0 .net "MEM_WBSel", 0 0, v0x154816b80_0;  alias, 1 drivers
v0x15481a7a0_0 .net "MEM_out", 31 0, L_0x154820ee0;  alias, 1 drivers
v0x15481a850_0 .net "MEM_wen", 0 0, v0x154816e00_0;  alias, 1 drivers
v0x15481a920_0 .var "WB_ALUResult", 31 0;
v0x15481a9b0_0 .var "WB_Instruction", 31 0;
v0x15481aa40_0 .var "WB_WBSel", 0 0;
v0x15481aae0_0 .var "WB_readD", 31 0;
v0x15481ac10_0 .var "WB_wen", 0 0;
v0x15481acb0_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x15481adc0_0 .net "reset", 0 0, o0x138009990;  alias, 0 drivers
E_0x154818d30 .event posedge, v0x15481adc0_0, v0x154815b60_0;
S_0x15481af40 .scope module, "PC" "ProgramCounter" 2 510, 2 3 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "PCplus4";
    .port_info 4 /INPUT 8 "BranchInstr";
    .port_info 5 /OUTPUT 8 "address";
v0x15481b190_0 .net "BranchInstr", 7 0, v0x154817990_0;  alias, 1 drivers
v0x15481b250_0 .net "PCplus4", 7 0, L_0x154820480;  alias, 1 drivers
v0x15481b2e0_0 .var "address", 7 0;
v0x15481b370_0 .net "branch", 0 0, v0x154817db0_0;  alias, 1 drivers
v0x15481b420_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x15481b4f0_0 .net "zero", 0 0, v0x15481d4c0_0;  alias, 1 drivers
S_0x15481b5f0 .scope module, "RF" "RegisterFile" 2 541, 2 78 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "wdat";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "read1";
    .port_info 7 /OUTPUT 32 "read2";
v0x15481ba10 .array "Registers", 0 31, 31 0;
v0x15481bdb0_0 .net "clk", 0 0, v0x1548202f0_0;  alias, 1 drivers
v0x15481be50_0 .var/i "i", 31 0;
v0x15481bee0_0 .net "rd", 4 0, L_0x1548206e0;  1 drivers
v0x15481bf80_0 .var "read1", 31 0;
v0x15481c060_0 .var "read2", 31 0;
v0x15481c110_0 .net "rs", 4 0, L_0x1548205a0;  1 drivers
v0x15481c1b0_0 .net "rt", 4 0, L_0x154820640;  1 drivers
v0x15481c260_0 .net "wdat", 31 0, v0x15481c970_0;  alias, 1 drivers
v0x15481c390_0 .net "wen", 0 0, v0x15481ac10_0;  alias, 1 drivers
v0x15481ba10_0 .array/port v0x15481ba10, 0;
v0x15481ba10_1 .array/port v0x15481ba10, 1;
v0x15481ba10_2 .array/port v0x15481ba10, 2;
E_0x15481b8b0/0 .event anyedge, v0x15481c110_0, v0x15481ba10_0, v0x15481ba10_1, v0x15481ba10_2;
v0x15481ba10_3 .array/port v0x15481ba10, 3;
v0x15481ba10_4 .array/port v0x15481ba10, 4;
v0x15481ba10_5 .array/port v0x15481ba10, 5;
v0x15481ba10_6 .array/port v0x15481ba10, 6;
E_0x15481b8b0/1 .event anyedge, v0x15481ba10_3, v0x15481ba10_4, v0x15481ba10_5, v0x15481ba10_6;
v0x15481ba10_7 .array/port v0x15481ba10, 7;
v0x15481ba10_8 .array/port v0x15481ba10, 8;
v0x15481ba10_9 .array/port v0x15481ba10, 9;
v0x15481ba10_10 .array/port v0x15481ba10, 10;
E_0x15481b8b0/2 .event anyedge, v0x15481ba10_7, v0x15481ba10_8, v0x15481ba10_9, v0x15481ba10_10;
v0x15481ba10_11 .array/port v0x15481ba10, 11;
v0x15481ba10_12 .array/port v0x15481ba10, 12;
v0x15481ba10_13 .array/port v0x15481ba10, 13;
v0x15481ba10_14 .array/port v0x15481ba10, 14;
E_0x15481b8b0/3 .event anyedge, v0x15481ba10_11, v0x15481ba10_12, v0x15481ba10_13, v0x15481ba10_14;
v0x15481ba10_15 .array/port v0x15481ba10, 15;
v0x15481ba10_16 .array/port v0x15481ba10, 16;
v0x15481ba10_17 .array/port v0x15481ba10, 17;
v0x15481ba10_18 .array/port v0x15481ba10, 18;
E_0x15481b8b0/4 .event anyedge, v0x15481ba10_15, v0x15481ba10_16, v0x15481ba10_17, v0x15481ba10_18;
v0x15481ba10_19 .array/port v0x15481ba10, 19;
v0x15481ba10_20 .array/port v0x15481ba10, 20;
v0x15481ba10_21 .array/port v0x15481ba10, 21;
v0x15481ba10_22 .array/port v0x15481ba10, 22;
E_0x15481b8b0/5 .event anyedge, v0x15481ba10_19, v0x15481ba10_20, v0x15481ba10_21, v0x15481ba10_22;
v0x15481ba10_23 .array/port v0x15481ba10, 23;
v0x15481ba10_24 .array/port v0x15481ba10, 24;
v0x15481ba10_25 .array/port v0x15481ba10, 25;
v0x15481ba10_26 .array/port v0x15481ba10, 26;
E_0x15481b8b0/6 .event anyedge, v0x15481ba10_23, v0x15481ba10_24, v0x15481ba10_25, v0x15481ba10_26;
v0x15481ba10_27 .array/port v0x15481ba10, 27;
v0x15481ba10_28 .array/port v0x15481ba10, 28;
v0x15481ba10_29 .array/port v0x15481ba10, 29;
v0x15481ba10_30 .array/port v0x15481ba10, 30;
E_0x15481b8b0/7 .event anyedge, v0x15481ba10_27, v0x15481ba10_28, v0x15481ba10_29, v0x15481ba10_30;
v0x15481ba10_31 .array/port v0x15481ba10, 31;
E_0x15481b8b0/8 .event anyedge, v0x15481ba10_31, v0x15481c1b0_0, v0x154818450_0, v0x154818500_0;
E_0x15481b8b0 .event/or E_0x15481b8b0/0, E_0x15481b8b0/1, E_0x15481b8b0/2, E_0x15481b8b0/3, E_0x15481b8b0/4, E_0x15481b8b0/5, E_0x15481b8b0/6, E_0x15481b8b0/7, E_0x15481b8b0/8;
S_0x15481c4b0 .scope module, "WB" "WriteBackMUX" 2 673, 2 437 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "LoadData";
    .port_info 2 /INPUT 1 "WBSel";
    .port_info 3 /OUTPUT 32 "WriteBack";
v0x15481c720_0 .net "ALUResult", 31 0, v0x15481a920_0;  alias, 1 drivers
v0x15481c7f0_0 .net "LoadData", 31 0, v0x15481aae0_0;  alias, 1 drivers
v0x15481c8a0_0 .net "WBSel", 0 0, v0x15481aa40_0;  alias, 1 drivers
v0x15481c970_0 .var "WriteBack", 31 0;
E_0x15481b7b0 .event anyedge, v0x15481aa40_0, v0x15481aae0_0, v0x15481a920_0;
S_0x15481ca50 .scope module, "alu" "ALU" 2 610, 2 264 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 4 "sel";
    .port_info 5 /OUTPUT 32 "out";
    .port_info 6 /OUTPUT 1 "zero";
v0x15481cdd0_0 .net "ALUSrc", 0 0, v0x154817840_0;  alias, 1 drivers
v0x15481ce90_0 .net "a", 31 0, v0x154817ed0_0;  alias, 1 drivers
v0x15481cf40_0 .net "b", 31 0, v0x154817f60_0;  alias, 1 drivers
v0x15481d030_0 .var "bornotb", 31 0;
v0x15481d0d0_0 .net "imm", 31 0, v0x154817a80_0;  alias, 1 drivers
v0x15481d1a0_0 .var "operand2", 31 0;
v0x15481d230_0 .var "out", 31 0;
v0x15481d2f0_0 .net "sel", 3 0, v0x1548178f0_0;  alias, 1 drivers
v0x15481d3a0_0 .var "sum", 31 0;
v0x15481d4c0_0 .var "zero", 0 0;
E_0x15481cd00 .event anyedge, v0x1548178f0_0, v0x154817a80_0, v0x1548167e0_0, v0x154817ed0_0;
E_0x15481cd50/0 .event anyedge, v0x154817840_0, v0x1548167e0_0, v0x154817a80_0, v0x1548178f0_0;
E_0x15481cd50/1 .event anyedge, v0x15481d1a0_0, v0x154817ed0_0, v0x15481d030_0;
E_0x15481cd50 .event/or E_0x15481cd50/0, E_0x15481cd50/1;
S_0x15481d5d0 .scope module, "pc4" "PC4adder" 2 520, 2 24 0, S_0x1548047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 8 "IF_PCplus4";
v0x15481d7d0_0 .net "IF_PCplus4", 7 0, L_0x154820480;  alias, 1 drivers
L_0x138040010 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x15481d880_0 .net/2u *"_ivl_0", 7 0, L_0x138040010;  1 drivers
v0x15481d920_0 .net "address", 7 0, v0x15481b2e0_0;  alias, 1 drivers
L_0x154820480 .arith/sum 8, v0x15481b2e0_0, L_0x138040010;
    .scope S_0x15481af40;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15481b2e0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x15481af40;
T_1 ;
    %wait E_0x1548156a0;
    %load/vec4 v0x15481b370_0;
    %load/vec4 v0x15481b4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x15481b190_0;
    %assign/vec4 v0x15481b2e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15481b250_0;
    %assign/vec4 v0x15481b2e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154819280;
T_2 ;
    %vpi_call 2 39 "$readmemh", "instructions.hex", v0x1548195b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x154819280;
T_3 ;
    %wait E_0x154819440;
    %load/vec4 v0x154819720_0;
    %parti/s 6, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x1548195b0, 4;
    %store/vec4 v0x1548194e0_0, 0, 32;
    %vpi_call 2 44 "$display", "Now Fetched instruction @ PC=%h: %h", v0x154819720_0, v0x1548194e0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x154818b70;
T_4 ;
    %wait E_0x154818d70;
    %load/vec4 v0x154819150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154818dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154818e70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x154818fd0_0;
    %assign/vec4 v0x154818dc0_0, 0;
    %load/vec4 v0x154818f20_0;
    %assign/vec4 v0x154818e70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15481b5f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15481be50_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x15481be50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15481be50_0;
    %store/vec4a v0x15481ba10, 4, 0;
    %load/vec4 v0x15481be50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15481be50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15481b5f0;
T_6 ;
    %wait E_0x1548156a0;
    %load/vec4 v0x15481c390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x15481bee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x15481c260_0;
    %load/vec4 v0x15481bee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15481ba10, 0, 4;
    %vpi_call 2 97 "$display", "WRITE: x%0d <= %h (wdat), wen=%b, from module at time %t", v0x15481bee0_0, v0x15481c260_0, v0x15481c390_0, $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15481b5f0;
T_7 ;
    %wait E_0x15481b8b0;
    %load/vec4 v0x15481c110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x15481ba10, 4;
    %store/vec4 v0x15481bf80_0, 0, 32;
    %load/vec4 v0x15481c1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x15481ba10, 4;
    %store/vec4 v0x15481c060_0, 0, 32;
    %vpi_call 2 105 "$display", "READ: rs=x%0d -> %h, rt=x%0d -> %h", v0x15481c110_0, v0x15481bf80_0, v0x15481c1b0_0, v0x15481c060_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1548049e0;
T_8 ;
    %wait E_0x154804ce0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154814f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154804d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154815180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154814e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548152d0_0, 0, 1;
    %load/vec4 v0x154815220_0;
    %parti/s 5, 0, 2;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1548150d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x154814fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154814de0_0, 0, 4;
    %load/vec4 v0x154815220_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x154804d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548152d0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x154815220_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154814f40_0, 0, 1;
    %load/vec4 v0x154814fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x154815220_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154815180_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x154815220_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154814e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1548152d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154804d30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154814de0_0, 0, 4;
T_8.13 ;
T_8.12 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x154819d70;
T_9 ;
    %wait E_0x154819f70;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15481a0c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x15481a0c0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154819fd0_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x154817200;
T_10 ;
    %wait E_0x154817700;
    %load/vec4 v0x154818810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154817a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154817bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154817840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154818010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154817c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154817db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154817e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1548178f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154817990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154817ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154817f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154817b30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x154818150_0;
    %assign/vec4 v0x154817a80_0, 0;
    %load/vec4 v0x1548183a0_0;
    %assign/vec4 v0x154817bd0_0, 0;
    %load/vec4 v0x154816150_0;
    %assign/vec4 v0x154817840_0, 0;
    %load/vec4 v0x1548188a0_0;
    %assign/vec4 v0x154818010_0, 0;
    %load/vec4 v0x1548185b0_0;
    %assign/vec4 v0x154817c80_0, 0;
    %load/vec4 v0x154818660_0;
    %assign/vec4 v0x154817db0_0, 0;
    %load/vec4 v0x154818780_0;
    %assign/vec4 v0x154817e40_0, 0;
    %load/vec4 v0x154817790_0;
    %assign/vec4 v0x1548178f0_0, 0;
    %load/vec4 v0x1548180c0_0;
    %assign/vec4 v0x154817990_0, 0;
    %load/vec4 v0x154818450_0;
    %assign/vec4 v0x154817ed0_0, 0;
    %load/vec4 v0x154818500_0;
    %assign/vec4 v0x154817f60_0, 0;
    %load/vec4 v0x1548181f0_0;
    %assign/vec4 v0x154817b30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15481ca50;
T_11 ;
    %wait E_0x15481cd50;
    %load/vec4 v0x15481cdd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x15481cf40_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x15481d0d0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x15481d1a0_0, 0, 32;
    %load/vec4 v0x15481d2f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x15481d1a0_0;
    %inv;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x15481d1a0_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x15481d030_0, 0, 32;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d030_0;
    %add;
    %load/vec4 v0x15481d2f0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %add;
    %store/vec4 v0x15481d3a0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x15481ca50;
T_12 ;
    %wait E_0x15481cd00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %load/vec4 v0x15481d2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.0 ;
    %load/vec4 v0x15481d3a0_0;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.1 ;
    %load/vec4 v0x15481d3a0_0;
    %store/vec4 v0x15481d230_0, 0, 32;
    %load/vec4 v0x15481d3a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.3 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %store/vec4 v0x15481d230_0, 0, 32;
    %load/vec4 v0x15481d230_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.19, 8;
T_12.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.19, 8;
 ; End of false expr.
    %blend;
T_12.19;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.5 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %xor;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.6 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.7 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.8 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %or;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.9 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %and;
    %store/vec4 v0x15481d230_0, 0, 32;
    %jmp T_12.15;
T_12.10 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.11 ;
    %load/vec4 v0x15481d1a0_0;
    %load/vec4 v0x15481ce90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %load/vec4 v0x15481ce90_0;
    %load/vec4 v0x15481d1a0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %load/vec4 v0x15481d1a0_0;
    %load/vec4 v0x15481ce90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15481d4c0_0, 0, 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %vpi_call 2 318 "$display", "ALU: a=%h, b(or immediate)=%h, sel=%b, result=%h", v0x15481ce90_0, v0x15481d1a0_0, v0x15481d2f0_0, v0x15481d230_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x154815f90;
T_13 ;
    %wait E_0x154816390;
    %load/vec4 v0x154817040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154816af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154816930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154816d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154816e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154816b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154816c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154816ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154816a60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x154816500_0;
    %assign/vec4 v0x154816af0_0, 0;
    %load/vec4 v0x1548163d0_0;
    %assign/vec4 v0x154816930_0, 0;
    %load/vec4 v0x1548167e0_0;
    %assign/vec4 v0x154816d50_0, 0;
    %load/vec4 v0x154816890_0;
    %assign/vec4 v0x154816e00_0, 0;
    %load/vec4 v0x1548165c0_0;
    %assign/vec4 v0x154816b80_0, 0;
    %load/vec4 v0x154816660_0;
    %assign/vec4 v0x154816c10_0, 0;
    %load/vec4 v0x154816740_0;
    %assign/vec4 v0x154816ca0_0, 0;
    %load/vec4 v0x154816460_0;
    %assign/vec4 v0x154816a60_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1548154b0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154815c00_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x154815c00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x154815c00_0;
    %store/vec4a v0x1548156f0, 4, 0;
    %load/vec4 v0x154815c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154815c00_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x1548154b0;
T_15 ;
    %wait E_0x1548156a0;
    %load/vec4 v0x154815cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x154815e60_0;
    %load/vec4 v0x154815ab0_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1548156f0, 0, 4;
    %vpi_call 2 390 "$display", "Address: %h now has data: %h", &PV<v0x154815ab0_0, 2, 30>, v0x154815e60_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15481a190;
T_16 ;
    %wait E_0x154818d30;
    %load/vec4 v0x15481adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15481ac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15481aa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15481a920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15481aae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15481a9b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x15481a850_0;
    %assign/vec4 v0x15481ac10_0, 0;
    %load/vec4 v0x15481a6d0_0;
    %assign/vec4 v0x15481aa40_0, 0;
    %load/vec4 v0x15481a550_0;
    %assign/vec4 v0x15481a920_0, 0;
    %load/vec4 v0x15481a7a0_0;
    %assign/vec4 v0x15481aae0_0, 0;
    %load/vec4 v0x15481a630_0;
    %assign/vec4 v0x15481a9b0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15481c4b0;
T_17 ;
    %wait E_0x15481b7b0;
    %load/vec4 v0x15481c8a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x15481c7f0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x15481c720_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x15481c970_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x154804640;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548202f0_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x1548202f0_0;
    %inv;
    %store/vec4 v0x1548202f0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x154804640;
T_19 ;
    %vpi_call 2 711 "$display", "Simulation starting..." {0 0 0};
    %vpi_call 2 712 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 713 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1548047b0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 716 "$display", "Simulation done." {0 0 0};
    %vpi_call 2 717 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x154804640;
T_20 ;
    %wait E_0x1548156a0;
    %vpi_call 2 721 "$display", "IF Stage: instr=%h | ID Stage: instr=%h | EX Stage: instr=%h | MEM Stage: instr=%h | WB Stage: instr=%h", v0x154820140_0, v0x154820030_0, v0x15481ffa0_0, v0x1548201d0_0, v0x154820260_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RISCpipe.v";
