INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_int
INFO: [VRFC 10-2458] undeclared symbol r10_test, assumed default net type wire [C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DCT_int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
