#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 20 17:50:15 2018
# Process ID: 32606
# Current directory: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1
# Command line: vivado
# Log file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/vivado.log
# Journal file: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project task1_project_1 /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/task1_project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/uio/kant/ifi-project06/robin/programs/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 5966.336 ; gain = 53.637 ; free physical = 1252 ; free virtual = 15086
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_rtl.vhd}
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_rtl.vhd:1]
[Sat Oct 20 18:01:28 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/task1_project_1/task1_project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 6375.934 ; gain = 330.641 ; free physical = 832 ; free virtual = 14745
close_project
create_project task1_project_2 /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/task1_project_2 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/uio/kant/ifi-project06/robin/programs/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6730.691 ; gain = 0.000 ; free physical = 422 ; free virtual = 14367
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_ent.vhd /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_rtl.vhd}
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_ent.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_ent.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_rtl.vhd" into library xil_defaultlib [/uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/compute_pipelined_rtl.vhd:1]
[Sat Oct 20 18:06:51 2018] Launched synth_1...
Run output will be captured here: /uio/hume/student-u41/wonhol/pc/work/inf4431/lab4/lab4/task1/task1_project_2/task1_project_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 6774.488 ; gain = 43.797 ; free physical = 545 ; free virtual = 14345
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 20 18:17:43 2018...
