ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Apr 27, 2023 at 11:56:22 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Recompiling... reason: file '../Verilog/RTL/cpu.v' is newer than expected.
	expected: Thu Apr 27 11:48:03 2023
	actual:   Thu Apr 27 11:56:14 2023
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
   .DATA_W(32)
         |
ncelab: *W,CUVUKP (../Verilog/RTL/cpu.v,441|9): The name 'DATA_W' is not declared in the instantiated module (defined at ../Verilog/RTL/sram.v,26).
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
   .din     (updated_pc                ),
                      |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,341|22): port sizes differ in port connection (64/32).
   .dout    (updated_pc_IF_ID          )
                            |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,343|28): port sizes differ in port connection (64/32).
   .din     (branch_pc                 ),
                     |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,361|21): port sizes differ in port connection (64/1).
   .dout    (branch_pc_EX_MEM          )
                            |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,363|28): port sizes differ in port connection (64/1).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cpu:v <0x2011be20>
			streams:   9, words:  1198
		worklib.cpu_tb:v <0x459eaa98>
			streams:  27, words: 53827
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 51      16
		Registers:              170     103
		Scalar wires:           145       -
		Expanded wires:         160       3
		Vectored wires:          59       -
		Always blocks:          106      39
		Initial blocks:           3       3
		Cont. assignments:        3       5
		Pseudo assignments:      37      37
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.reg_arstn:v
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run

Start Execution

[1;34m
Mult2 Working Correctly
[0m
         40 cycles
Simulation complete via $finish(1) at time 32450 NS + 8
../Verilog/cpu_tb.v:324    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Apr 27, 2023 at 11:56:22 CEST  (total: 00:00:00)
