<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/GISel/RISCVInstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_606f15b1d66f9713a685f9d2a106de66.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RISCVInstructionSelector.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVInstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVInstructionSelector.cpp -----------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// RISC-V.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVMatInt_8h.html">MCTargetDesc/RISCVMatInt.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterBankInfo_8h.html">RISCVRegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="GIMatchTableExecutorImpl_8h.html">llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="GISelKnownBits_8h.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="GenericMachineInstrs_8h.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineJumpTableInfo_8h.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsRISCV.h&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   28</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;riscv-isel&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#a9aa5a7608a0e489065b260a1ec245b82">   33</a></span><span class="preprocessor">#define GET_GLOBALISEL_PREDICATE_BITSET</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#undef GET_GLOBALISEL_PREDICATE_BITSET</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">class </span>RISCVInstructionSelector : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  RISCVInstructionSelector(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVRegisterBankInfo.html">RISCVRegisterBankInfo</a> &amp;RBI);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a50058a922d4f75ed765c34742c5066c6">select</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>() { <span class="keywordflow">return</span> <a class="code hl_define" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordtype">bool</span> isRegInGprb(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="keywordtype">bool</span> isRegInFprb(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="comment">// tblgen-erated &#39;select&#39; implementation, used as the initial selector for</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="comment">// the patterns that don&#39;t require complex C++.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="keywordtype">bool</span> selectImpl(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="comment">// A lowering phase that runs before any selection attempts.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="comment">// Returns true if the instruction was modified.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordtype">void</span> preISelLower(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordtype">bool</span> replacePtrWithInt(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">// Custom selection methods</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordtype">bool</span> selectImplicitDef(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordtype">bool</span> materializeImm(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, int64_t Imm, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keywordtype">bool</span> selectAddr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">bool</span> IsLocal = <span class="keyword">true</span>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                  <span class="keywordtype">bool</span> IsExternWeak = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">bool</span> selectSExtInreg(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keywordtype">bool</span> selectSelect(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">bool</span> selectFPCompare(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                       <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordtype">bool</span> selectIntrinsicWithSideEffects(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                      <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordtype">void</span> emitFence(<a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> FenceOrdering, <a class="code hl_typedef" href="namespacellvm_1_1SyncScope.html#a80741d3f96133391b683effd8e5b77f0">SyncScope::ID</a> FenceSSID,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                 <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                           <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  ComplexRendererFns selectShiftMask(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  ComplexRendererFns selectAddrRegImm(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  ComplexRendererFns selectSHXADDOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <span class="keywordtype">unsigned</span> ShAmt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> ShAmt&gt;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  ComplexRendererFns selectSHXADDOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="keywordflow">return</span> selectSHXADDOp(Root, ShAmt);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  ComplexRendererFns selectSHXADD_UWOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                                       <span class="keywordtype">unsigned</span> ShAmt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> ShAmt&gt;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  ComplexRendererFns selectSHXADD_UWOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">return</span> selectSHXADD_UWOp(Root, ShAmt);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  }</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// Custom renderers for tablegen</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordtype">void</span> renderNegImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                    <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">void</span> renderImmSubFromXLen(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                            <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="keywordtype">void</span> renderImmSubFrom32(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                          <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordtype">void</span> renderImmPlus1(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                      <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordtype">void</span> renderImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                 <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keywordtype">void</span> renderTrailingZeros(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                           <span class="keywordtype">int</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RISCVRegisterInfo.html">RISCVRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVRegisterBankInfo.html">RISCVRegisterBankInfo</a> &amp;RBI;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="comment">// FIXME: This is necessary because DAGISel uses &quot;Subtarget-&gt;&quot; and GlobalISel</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="comment">// uses &quot;STI.&quot; in the code generated by TableGen. We need to unify the name of</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="comment">// Subtarget variable.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> *Subtarget = &amp;STI;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#a2e198bb37135fbb2ecffb49ce588dfaa">  131</a></span><span class="preprocessor">#define GET_GLOBALISEL_PREDICATES_DECL</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#include &quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#undef GET_GLOBALISEL_PREDICATES_DECL</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#a7ae8a4d3c9110554465fec97831b1dfd">  135</a></span><span class="preprocessor">#define GET_GLOBALISEL_TEMPORARIES_DECL</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#include &quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#undef GET_GLOBALISEL_TEMPORARIES_DECL</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>};</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">  142</a></span><span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#include &quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>RISCVInstructionSelector::RISCVInstructionSelector(</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVRegisterBankInfo.html">RISCVRegisterBankInfo</a> &amp;RBI)</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    : STI(STI), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()), RBI(RBI),</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      <a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>),</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>#define <a class="code hl_define" href="RISCVInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>#include <span class="stringliteral">&quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>#undef <a class="code hl_define" href="RISCVInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>#define <a class="code hl_define" href="RISCVInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>#include <span class="stringliteral">&quot;RISCVGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>#undef <a class="code hl_define" href="RISCVInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>{</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>}</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><a class="code hl_typedef" href="classllvm_1_1GIMatchTableExecutor.html#a806457b6839c76d12febb88f6bb95202">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>RISCVInstructionSelector::selectShiftMask(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1MIPatternMatch.html">llvm::MIPatternMatch</a>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;getRegInfo();</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RootReg = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ShAmtReg = RootReg;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ShiftLLT = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(RootReg);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">unsigned</span> ShiftWidth = ShiftLLT.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>();</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(ShiftWidth) &amp;&amp; <span class="stringliteral">&quot;Unexpected max shift amount!&quot;</span>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="comment">// Peek through zext.</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ZExtSrcReg;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(ShAmtReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">m_GZExt</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(ZExtSrcReg)))) {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    ShAmtReg = ZExtSrcReg;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  }</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> AndMask;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AndSrcReg;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(ShAmtReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(AndSrcReg), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(AndMask)))) {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> ShMask(AndMask.<a class="code hl_function" href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">getBitWidth</a>(), ShiftWidth - 1);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordflow">if</span> (ShMask.isSubsetOf(AndMask)) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      ShAmtReg = AndSrcReg;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>      <span class="comment">// SimplifyDemandedBits may have optimized the mask so try restoring any</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>      <span class="comment">// bits that are known zero.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> Known = KB-&gt;getKnownBits(ShAmtReg);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <span class="keywordflow">if</span> (ShMask.isSubsetOf(AndMask | Known.<a class="code hl_variable" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>))</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        ShAmtReg = AndSrcReg;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    }</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  }</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(ShAmtReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">m_GAdd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Reg), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Imm)))) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">if</span> (Imm != 0 &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.urem(ShiftWidth) == 0)</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      <span class="comment">// If we are shifting by X+N where N == 0 mod Size, then just shift by X</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>      <span class="comment">// to avoid the ADD.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>      ShAmtReg = <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(ShAmtReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa5f3b8a0a9eb440cd96a96245e238eba">m_GSub</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Imm), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Reg)))) {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">if</span> (Imm != 0 &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.urem(ShiftWidth) == 0) {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      <span class="comment">// If we are shifting by N-X where N == 0 mod Size, then just shift by -X</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>      <span class="comment">// to generate a NEG instead of a SUB of a constant.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      ShAmtReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>      <span class="keywordtype">unsigned</span> NegOpc = Subtarget-&gt;is64Bit() ? RISCV::SUBW : RISCV::SUB;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>            .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(NegOpc, {ShAmtReg}, {<a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(RISCV::X0), <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>});</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ShAmtReg);</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>      }}};</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.urem(ShiftWidth) == ShiftWidth - 1) {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      <span class="comment">// If we are shifting by N-X where N == -1 mod Size, then just shift by ~X</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      <span class="comment">// to generate a NOT instead of a SUB of a constant.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      ShAmtReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>            .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::XORI, {ShAmtReg}, {<a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>})</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>            .addImm(-1);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ShAmtReg);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      }}};</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ShAmtReg); }}};</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>}</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><a class="code hl_typedef" href="classllvm_1_1GIMatchTableExecutor.html#a806457b6839c76d12febb88f6bb95202">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>RISCVInstructionSelector::selectSHXADDOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                                         <span class="keywordtype">unsigned</span> ShAmt)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1MIPatternMatch.html">llvm::MIPatternMatch</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RootReg = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> XLen = STI.getXLen();</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>, C2;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RegY;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  std::optional&lt;bool&gt; <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">// (and (shl y, c2), mask)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(RootReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>               <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">m_GShl</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(RegY), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(C2)), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Mask))))</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">// (and (lshr y, c2), mask)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(RootReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                    <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">m_GLShr</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(RegY), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(C2)), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Mask))))</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a>.has_value()) {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">if</span> (*LeftShift)</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a> &amp;= maskTrailingZeros&lt;uint64_t&gt;(C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>());</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a> &amp;= maskTrailingOnes&lt;uint64_t&gt;(XLen - C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>());</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.isShiftedMask()) {</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>      <span class="keywordtype">unsigned</span> Leading = XLen - <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.getActiveBits();</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="keywordtype">unsigned</span> Trailing = <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.countr_zero();</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <span class="comment">// Given (and (shl y, c2), mask) in which mask has no leading zeros and</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      <span class="comment">// c3 trailing zeros. We can use an SRLI by c3 - c2 followed by a SHXADD.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      <span class="keywordflow">if</span> (*LeftShift &amp;&amp; Leading == 0 &amp;&amp; C2.<a class="code hl_function" href="classllvm_1_1APInt.html#a545e8d5dfa1688acea0d0e275b03682f">ult</a>(Trailing) &amp;&amp; Trailing == ShAmt) {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::SRLI, {DstReg}, {RegY})</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>              .addImm(Trailing - C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>());</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        }}};</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      }</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      <span class="comment">// Given (and (lshr y, c2), mask) in which mask has c2 leading zeros and</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>      <span class="comment">// c3 trailing zeros. We can use an SRLI by c2 + c3 followed by a SHXADD.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      <span class="keywordflow">if</span> (!*LeftShift &amp;&amp; Leading == C2 &amp;&amp; Trailing == ShAmt) {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::SRLI, {DstReg}, {RegY})</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>              .addImm(Leading + Trailing);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg);</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        }}};</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      }</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    }</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  }</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a>.reset();</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="comment">// (shl (and y, mask), c2)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(RootReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>               <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">m_GShl</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(RegY), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Mask))),</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                      <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(C2))))</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="comment">// (lshr (and y, mask), c2)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(RootReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                    <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">m_GLShr</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(RegY), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Mask))),</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                            <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(C2))))</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a>.has_value() &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.isShiftedMask()) {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="keywordtype">unsigned</span> Leading = XLen - <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.getActiveBits();</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="keywordtype">unsigned</span> Trailing = <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.countr_zero();</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="comment">// Given (shl (and y, mask), c2) in which mask has 32 leading zeros and</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="comment">// c3 trailing zeros. If c1 + c3 == ShAmt, we can emit SRLIW + SHXADD.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a> = *<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> &amp;&amp; Leading == 32 &amp;&amp; Trailing &gt; 0 &amp;&amp;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                (Trailing + C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>()) == ShAmt;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>)</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      <span class="comment">// Given (lshr (and y, mask), c2) in which mask has 32 leading zeros and</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      <span class="comment">// c3 trailing zeros. If c3 - c1 == ShAmt, we can emit SRLIW + SHXADD.</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>      <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a> = !*<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">LeftShift</a> &amp;&amp; Leading == 32 &amp;&amp; C2.<a class="code hl_function" href="classllvm_1_1APInt.html#a545e8d5dfa1688acea0d0e275b03682f">ult</a>(Trailing) &amp;&amp;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>             (Trailing - C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>()) == ShAmt;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>      <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>            .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::SRLIW, {DstReg}, {RegY})</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>            .addImm(Trailing);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      }}};</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    }</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  }</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>}</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><a class="code hl_typedef" href="classllvm_1_1GIMatchTableExecutor.html#a806457b6839c76d12febb88f6bb95202">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>RISCVInstructionSelector::selectSHXADD_UWOp(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>                                            <span class="keywordtype">unsigned</span> ShAmt)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1MIPatternMatch.html">llvm::MIPatternMatch</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RootReg = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="comment">// Given (and (shl x, c2), mask) in which mask is a shifted mask with</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="comment">// 32 - ShAmt leading zeros and c2 trailing zeros. We can use SLLI by</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="comment">// c2 - ShAmt followed by SHXADD_UW with ShAmt for x amount.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>, C2;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RegX;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>          RootReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>          <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">m_GAnd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">m_OneNonDBGUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">m_GShl</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(RegX), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(C2))),</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                                <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(Mask))))) {</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a> &amp;= maskTrailingZeros&lt;uint64_t&gt;(C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>());</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.isShiftedMask()) {</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      <span class="keywordtype">unsigned</span> Leading = <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.countl_zero();</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>      <span class="keywordtype">unsigned</span> Trailing = <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">Mask</a>.countr_zero();</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>      <span class="keywordflow">if</span> (Leading == 32 - ShAmt &amp;&amp; C2 == Trailing &amp;&amp; Trailing &gt; ShAmt) {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>        <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MIB.getInstr())</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>              .<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::SLLI, {DstReg}, {RegX})</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>              .addImm(C2.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>() - ShAmt);</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(DstReg);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>        }}};</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      }</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  }</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>}</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><a class="code hl_typedef" href="classllvm_1_1GIMatchTableExecutor.html#a806457b6839c76d12febb88f6bb95202">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>RISCVInstructionSelector::selectAddrRegImm(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordflow">if</span> (!Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordflow">if</span> (RootDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FRAME_INDEX) {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(RootDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1)); },</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); },</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    }};</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  }</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="keywordflow">if</span> (isBaseWithConstantOffset(Root, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = RootDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = RootDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2);</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>.getReg());</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>.getReg());</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    int64_t RHSC = RHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keywordflow">if</span> (isInt&lt;12&gt;(RHSC)) {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      <span class="keywordflow">if</span> (LHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FRAME_INDEX)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>            [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1)); },</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>            [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(RHSC); },</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        }};</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.add(LHS); },</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>               [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(RHSC); }}};</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    }</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">// TODO: Need to get the immediate from a G_PTR_ADD. Should this be done in</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="comment">// the combiner?</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addReg(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.addImm(0); }}};</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>}</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"></span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/// Returns the RISCVCC::CondCode that corresponds to the CmpInst::Predicate CC.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/// CC Must be an ICMP Predicate.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a> getRISCVCCFromICmp(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Expected ICMP CmpInst::Predicate.&quot;</span>);</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_EQ:</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512">RISCVCC::COND_EQ</a>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_NE:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">RISCVCC::COND_NE</a>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_ULT:</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb">RISCVCC::COND_LTU</a>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SLT:</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482">RISCVCC::COND_LT</a>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_UGE:</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8">RISCVCC::COND_GEU</a>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SGE:</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">RISCVCC::COND_GE</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  }</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>}</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#a2eeabf521f9ac60f31b8fb4156917d0d">  432</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#a2eeabf521f9ac60f31b8fb4156917d0d">getOperandsForBranch</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                                 <a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a> &amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;LHS,</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                                 <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;RHS) {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="comment">// Try to fold an ICmp. If that fails, use a NE compare with X0.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred = <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba07aee43ffb66908a25c55c77ce4c0d05">CmpInst::BAD_ICMP_PREDICATE</a>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(CondReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a8e5b1bb9d3b4c430359b460e07766fcd">m_GICmp</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a2c078a98e9ff22b2193666dfb006dba2">m_Pred</a>(Pred), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>)))) {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = CondReg;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = RISCV::X0;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">RISCVCC::COND_NE</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="comment">// We found an ICmp, do some canonicalizations.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="comment">// Adjust comparisons to use comparison with 0 if possible.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> = <a class="code hl_function" href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">getIConstantVRegSExtVal</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keywordflow">switch</span> (Pred) {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SGT:</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>      <span class="comment">// Convert X &gt; -1 to X &gt;= 0</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>      <span class="keywordflow">if</span> (*<a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> == -1) {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">RISCVCC::COND_GE</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>        <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = RISCV::X0;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      }</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SLT:</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      <span class="comment">// Convert X &lt; 1 to 0 &gt;= X</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>      <span class="keywordflow">if</span> (*<a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> == 1) {</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>        <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">RISCVCC::COND_GE</a>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>        <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>        <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = RISCV::X0;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    }</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  }</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">switch</span> (Pred) {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Expected ICMP CmpInst::Predicate.&quot;</span>);</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_EQ:</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_NE:</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_ULT:</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SLT:</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_UGE:</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SGE:</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">// These CCs are supported directly by RISC-V branches.</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SGT:</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_SLE:</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_UGT:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">case</span> CmpInst::Predicate::ICMP_ULE:</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="comment">// These CCs are not supported directly by RISC-V branches, but changing the</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    <span class="comment">// direction of the CC and swapping LHS and RHS are.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    Pred = <a class="code hl_function" href="classllvm_1_1CmpInst.html#a49a2d8f483ea08a3d6ea75f90c640d76">CmpInst::getSwappedPredicate</a>(Pred);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  }</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = getRISCVCCFromICmp(Pred);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>}</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="keywordtype">bool</span> RISCVInstructionSelector::select(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> MIB(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  preISelLower(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPreISelOpcode() || Opc == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    <span class="keywordflow">if</span> (Opc == TargetOpcode::PHI || Opc == TargetOpcode::G_PHI) {</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DefReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DefTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DefReg);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RegClassOrBank =</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(DefReg);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC =</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>          RegClassOrBank.<a class="code hl_function" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>      <span class="keywordflow">if</span> (!DefRC) {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>        <span class="keywordflow">if</span> (!DefTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">isValid</a>()) {</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        }</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RegClassOrBank.<a class="code hl_function" href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">get</a>&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>        DefRC = getRegClassForTypeOnBank(DefTy, RB);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>        <span class="keywordflow">if</span> (!DefRC) {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>          <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>        }</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>      }</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::PHI));</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>      <span class="keywordflow">return</span> RBI.constrainGenericRegister(DefReg, *DefRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    }</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="comment">// Certain non-generic instructions also need some special handling.</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy())</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  }</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordflow">if</span> (selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *CoverageInfo))</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT: {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    int64_t <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <span class="keywordflow">if</span> (!materializeImm(DstReg, Imm, MIB))</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  }</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT: {</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="comment">// TODO: Use constant pool for complext constants.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <span class="comment">// TODO: Optimize +0.0 to use fcvt.d.w for s64 on rv32.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;FPimm = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getFPImm()-&gt;getValueAPF();</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = FPimm.<a class="code hl_function" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 &amp;&amp; Subtarget-&gt;is64Bit())) {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> GPRReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>      <span class="keywordflow">if</span> (!materializeImm(GPRReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.getSExtValue(), MIB))</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 ? RISCV::FMV_D_X : RISCV::FMV_W_X;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>      <span class="keyword">auto</span> FMV = MIB.buildInstr(Opcode, {DstReg}, {GPRReg});</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      <span class="keywordflow">if</span> (!FMV.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 &amp;&amp; !Subtarget-&gt;is64Bit() &amp;&amp;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>             <span class="stringliteral">&quot;Unexpected size or subtarget&quot;</span>);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="comment">// Split into two pieces and build through the stack.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> GPRRegHigh = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> GPRRegLow = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      <span class="keywordflow">if</span> (!materializeImm(GPRRegHigh, <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.extractBits(32, 32).getSExtValue(),</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                          MIB))</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>      <span class="keywordflow">if</span> (!materializeImm(GPRRegLow, <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.trunc(32).getSExtValue(), MIB))</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> PairF64 = MIB.buildInstr(</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>          RISCV::BuildPairF64Pseudo, {DstReg}, {GPRRegLow, GPRRegHigh});</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>      <span class="keywordflow">if</span> (!PairF64.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#aa238cd5a6fee2e66e4b5bd3fc2040c19">constrainAllUses</a>(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    }</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE: {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keyword">auto</span> *GV = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getGlobal();</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">if</span> (GV-&gt;isThreadLocal()) {</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      <span class="comment">// TODO: implement this case.</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="keywordflow">return</span> selectAddr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, GV-&gt;isDSOLocal(),</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                      GV-&gt;hasExternalWeakLinkage());</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  }</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="keywordflow">case</span> TargetOpcode::G_JUMP_TABLE:</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT_POOL:</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keywordflow">return</span> selectAddr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND: {</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#a2eeabf521f9ac60f31b8fb4156917d0d">getOperandsForBranch</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, LHS, RHS);</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>    <span class="keyword">auto</span> Bcc = MIB.buildInstr(<a class="code hl_function" href="namespacellvm_1_1RISCVCC.html#ae6c5602e6e6ab51abee84dcba5f31414">RISCVCC::getBrCond</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>), {}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>})</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>                   .addMBB(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getMBB());</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Bcc, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  }</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRJT: {</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <span class="comment">// FIXME: Move to legalization?</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ad828deab7de3b5f4d03fac86e26adae9">getJumpTableInfo</a>();</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <span class="keywordtype">unsigned</span> EntrySize = MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#a4d6ef9167ddc2ae5fdf29a41cbaa5202">getEntrySize</a>(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>());</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((EntrySize == 4 || (Subtarget-&gt;is64Bit() &amp;&amp; EntrySize == 8)) &amp;&amp;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>           <span class="stringliteral">&quot;Unsupported jump-table entry size&quot;</span>);</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>        (MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#ab63740cb84cbbb0300d8fd6cf987928d">getEntryKind</a>() == <a class="code hl_enumvalue" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3a6e05991949952d4e85600b0868dcd803">MachineJumpTableInfo::EK_LabelDifference32</a> ||</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>         MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#ab63740cb84cbbb0300d8fd6cf987928d">getEntryKind</a>() == <a class="code hl_enumvalue" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3a9e655fb625d744f96e03aed78ca85707">MachineJumpTableInfo::EK_Custom32</a> ||</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>         MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#ab63740cb84cbbb0300d8fd6cf987928d">getEntryKind</a>() == <a class="code hl_enumvalue" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3ab0c4687afc1a6858d37711a814f8f5b3">MachineJumpTableInfo::EK_BlockAddress</a>) &amp;&amp;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>        <span class="stringliteral">&quot;Unexpected jump-table entry kind&quot;</span>);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    <span class="keyword">auto</span> SLL =</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>        MIB.buildInstr(RISCV::SLLI, {&amp;RISCV::GPRRegClass}, {<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2)})</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>            .addImm(<a class="code hl_function" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(EntrySize));</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <span class="keywordflow">if</span> (!SLL.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    <span class="comment">// TODO: Use SHXADD. Moving to legalization would fix this automatically.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ADD</a> = MIB.buildInstr(RISCV::ADD, {&amp;RISCV::GPRRegClass},</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                              {<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), SLL.getReg(0)});</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ADD</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <span class="keywordtype">unsigned</span> LdOpc = EntrySize == 8 ? RISCV::LD : RISCV::LW;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <span class="keyword">auto</span> Dest =</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>        MIB.buildInstr(LdOpc, {&amp;RISCV::GPRRegClass}, {<a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ADD</a>.getReg(0)})</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>            .addImm(0)</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>            .addMemOperand(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>                <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#a15667eb123c1638704fe9cb7b2ac208b">MachinePointerInfo::getJumpTable</a>(MF), <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                EntrySize, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#ab0097819d1d3f4c8eca96c9d9ac4fa0d">getEntryAlignment</a>(MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>()))));</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">if</span> (!Dest.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="comment">// If the Kind is EK_LabelDifference32, the table stores an offset from</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="comment">// the location of the table. Add the table address to get an absolute</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <span class="comment">// address.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="keywordflow">if</span> (MJTI-&gt;<a class="code hl_function" href="classllvm_1_1MachineJumpTableInfo.html#ab63740cb84cbbb0300d8fd6cf987928d">getEntryKind</a>() == <a class="code hl_enumvalue" href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3a6e05991949952d4e85600b0868dcd803">MachineJumpTableInfo::EK_LabelDifference32</a>) {</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>      Dest = MIB.buildInstr(RISCV::ADD, {&amp;RISCV::GPRRegClass},</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                            {Dest.getReg(0), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0)});</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>      <span class="keywordflow">if</span> (!Dest.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    }</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a> =</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        MIB.buildInstr(RISCV::PseudoBRIND, {}, {Dest.getReg(0)}).addImm(0);</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  }</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRINDIRECT:</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::PseudoBRIND));</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT_INREG:</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <span class="keywordflow">return</span> selectSExtInreg(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX: {</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <span class="comment">// TODO: We may want to replace this code with the SelectionDAG patterns,</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="comment">// which fail to get imported because it uses FrameAddrRegImm, which is a</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">// ComplexPattern</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::ADDI));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  }</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="keywordflow">return</span> selectSelect(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="keywordflow">return</span> selectFPCompare(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <span class="keywordflow">return</span> selectIntrinsicWithSideEffects(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="keywordflow">case</span> TargetOpcode::G_FENCE: {</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> FenceOrdering =</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a><span class="keyword">&gt;</span>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm());</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <a class="code hl_typedef" href="namespacellvm_1_1SyncScope.html#a80741d3f96133391b683effd8e5b77f0">SyncScope::ID</a> FenceSSID =</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        <span class="keyword">static_cast&lt;</span><a class="code hl_typedef" href="namespacellvm_1_1SyncScope.html#a80741d3f96133391b683effd8e5b77f0">SyncScope::ID</a><span class="keyword">&gt;</span>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm());</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    emitFence(FenceOrdering, FenceSSID, MIB);</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF:</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    <span class="keywordflow">return</span> selectImplicitDef(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  }</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>}</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectMergeValues(</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_MERGE_VALUES);</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">// Build a F64 Pair from operands</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() != 3)</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="aarch32_8cpp.html#a863e1835800ef4ffcaf58067886ceb8c">Lo</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keywordflow">if</span> (!isRegInFprb(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || !isRegInGprb(<a class="code hl_variable" href="aarch32_8cpp.html#a863e1835800ef4ffcaf58067886ceb8c">Lo</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || !isRegInGprb(<a class="code hl_variable" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::BuildPairF64Pseudo));</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>}</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectUnmergeValues(</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_UNMERGE_VALUES);</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="comment">// Split F64 Src into two s32 parts</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() != 3)</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="aarch32_8cpp.html#a863e1835800ef4ffcaf58067886ceb8c">Lo</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="keywordflow">if</span> (!isRegInFprb(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || !isRegInGprb(<a class="code hl_variable" href="aarch32_8cpp.html#a863e1835800ef4ffcaf58067886ceb8c">Lo</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || !isRegInGprb(<a class="code hl_variable" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::SplitF64Pseudo));</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>}</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="keywordtype">bool</span> RISCVInstructionSelector::replacePtrWithInt(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> PtrReg = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getReg();</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(PtrReg).isPointer() &amp;&amp; <span class="stringliteral">&quot;Operand is not a pointer!&quot;</span>);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> sXLen = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(STI.getXLen());</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <span class="keyword">auto</span> PtrToInt = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">buildPtrToInt</a>(sXLen, PtrReg);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(PtrToInt.getReg(0), RBI.getRegBank(RISCV::GPRBRegBankID));</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.setReg(PtrToInt.getReg(0));</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="keywordflow">return</span> select(*PtrToInt);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>}</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="keywordtype">void</span> RISCVInstructionSelector::preISelLower(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                                            <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                                            <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()) {</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD: {</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> sXLen = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(STI.getXLen());</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    replacePtrWithInt(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::G_ADD));</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(DstReg, sXLen);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  }</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRMASK: {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> sXLen = <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(STI.getXLen());</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    replacePtrWithInt(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), MIB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::G_AND));</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setType(DstReg, sXLen);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  }</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>}</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderNegImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                                            <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  int64_t CstVal = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-CstVal);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>}</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderImmSubFromXLen(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>                                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>                                                    <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> CstVal = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(STI.getXLen() - CstVal);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>}</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderImmSubFrom32(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>                                                  <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> CstVal = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(32 - CstVal);</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>}</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderImmPlus1(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>                                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>                                              <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  int64_t CstVal = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CstVal + 1);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>}</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>                                         <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  int64_t CstVal = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CstVal);</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>}</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="keywordtype">void</span> RISCVInstructionSelector::renderTrailingZeros(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>                                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>                                                   <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_function" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>));</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RISCVInstructionSelector::getRegClassForTypeOnBank(</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="keywordflow">if</span> (RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == RISCV::GPRBRegBankID) {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="keywordflow">if</span> (Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() &lt;= 32 || (STI.is64Bit() &amp;&amp; Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64))</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>      <span class="keywordflow">return</span> &amp;RISCV::GPRRegClass;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  }</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <span class="keywordflow">if</span> (RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == RISCV::FPRBRegBankID) {</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    <span class="keywordflow">if</span> (Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32)</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <span class="keywordflow">return</span> &amp;RISCV::FPR32RegClass;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="keywordflow">if</span> (Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 64)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>      <span class="keywordflow">return</span> &amp;RISCV::FPR64RegClass;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  }</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <span class="comment">// TODO: Non-GPR register classes.</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>}</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="keywordtype">bool</span> RISCVInstructionSelector::isRegInGprb(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                                           <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keywordflow">return</span> RBI.getRegBank(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() == RISCV::GPRBRegBankID;</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>}</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="keywordtype">bool</span> RISCVInstructionSelector::isRegInFprb(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>                                           <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <span class="keywordflow">return</span> RBI.getRegBank(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() == RISCV::FPRBRegBankID;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>}</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectCopy(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>                                          <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">if</span> (DstReg.<a class="code hl_function" href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">isPhysical</a>())</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = getRegClassForTypeOnBank(</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg), *RBI.getRegBank(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstRC &amp;&amp;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>         <span class="stringliteral">&quot;Register class not available for LLT, register bank combination&quot;</span>);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="comment">// No need to constrain SrcReg. It will get constrained when</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="comment">// we hit another of its uses or its defs.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="comment">// Copies do not have constraints.</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <span class="keywordflow">if</span> (!RBI.constrainGenericRegister(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getName(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>                      &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  }</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::COPY));</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>}</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectImplicitDef(</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_IMPLICIT_DEF);</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC = getRegClassForTypeOnBank(</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg), *RBI.getRegBank(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstRC &amp;&amp;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>         <span class="stringliteral">&quot;Register class not available for LLT, register bank combination&quot;</span>);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="keywordflow">if</span> (!RBI.constrainGenericRegister(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain &quot;</span> &lt;&lt; <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getName(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>                      &lt;&lt; <span class="stringliteral">&quot; operand\n&quot;</span>);</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  }</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(TargetOpcode::IMPLICIT_DEF));</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>}</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="keywordtype">bool</span> RISCVInstructionSelector::materializeImm(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg, int64_t Imm,</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>                                              <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">getMRI</a>();</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keywordflow">if</span> (Imm == 0) {</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(DstReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>(RISCV::X0));</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>    RBI.constrainGenericRegister(DstReg, RISCV::GPRRegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  }</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">RISCVMatInt::InstSeq</a> Seq = <a class="code hl_function" href="namespacellvm_1_1RISCVMatInt.html#a163e06959afb15ae88efade9bb975e27">RISCVMatInt::generateInstSeq</a>(Imm, *Subtarget);</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="keywordtype">unsigned</span> NumInsts = Seq.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#adfb79daedf5d5b469756b95066752b38">size</a>();</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = RISCV::X0;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumInsts; i++) {</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = i &lt; NumInsts - 1</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>                          ? <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass)</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>                          : DstReg;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVMatInt_1_1Inst.html">RISCVMatInt::Inst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Seq[i];</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a>;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpndKind()) {</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">RISCVMatInt::Imm</a>:</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>      <span class="comment">// clang-format off</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), {TmpReg}, {})</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>                   .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getImm());</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>      <span class="comment">// clang-format on</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972ac5bc33378acb23e672b1eaf99faa99a0">RISCVMatInt::RegX0</a>:</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), {TmpReg},</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>                              {SrcReg, Register(RISCV::X0)});</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972ae68f4b6898bb293ac94508474ccd7265">RISCVMatInt::RegReg</a>:</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), {TmpReg}, {SrcReg, SrcReg});</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972affd2828f91e95f9731181bb5b8e4f9ac">RISCVMatInt::RegImm</a>:</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> =</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), {TmpReg}, {SrcReg}).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getImm());</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    }</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Result, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    SrcReg = TmpReg;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  }</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>}</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectAddr(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                                          <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                                          <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                                          <span class="keywordtype">bool</span> IsLocal,</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                                          <span class="keywordtype">bool</span> IsExternWeak)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_GLOBAL_VALUE ||</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_JUMP_TABLE ||</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT_POOL) &amp;&amp;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>         <span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DispMO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DefReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DefTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DefReg);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="comment">// When HWASAN is used and tagging of global variables is enabled</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="comment">// they should be accessed via the GOT, since the tagged address of a global</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="comment">// is incompatible with existing code models. This also applies to non-pic</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="comment">// mode.</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.isPositionIndependent() || Subtarget-&gt;allowTaggedGlobals()) {</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="keywordflow">if</span> (IsLocal &amp;&amp; !Subtarget-&gt;allowTaggedGlobals()) {</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>      <span class="comment">// Use PC-relative addressing to access the symbol. This generates the</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>      <span class="comment">// pattern (PseudoLLA sym), which expands to (addi (auipc %pcrel_hi(sym))</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>      <span class="comment">// %pcrel_lo(auipc)).</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::PseudoLLA));</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>    }</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    <span class="comment">// Use PC-relative addressing to access the GOT for this symbol, then</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    <span class="comment">// load the address from the GOT. This generates the pattern (PseudoLGA</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="comment">// sym), which expands to (ld (addi (auipc %got_pcrel_hi(sym))</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>    <span class="comment">// %pcrel_lo(auipc))).</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>    <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(MF),</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>        <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>            <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>        DefTy, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(DefTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() / 8));</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::PseudoLGA, {DefReg}, {})</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>                      .addDisp(DispMO, 0)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>                      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a>);</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Result, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  }</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getCodeModel()) {</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>    <a class="code hl_function" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">reportGISelFailure</a>(<span class="keyword">const_cast&lt;</span><a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<span class="keyword">&gt;</span>(*MF), *TPC, *<a class="code hl_define" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>,</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                       <a class="code hl_function" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>(), <span class="stringliteral">&quot;Unsupported code model for lowering&quot;</span>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a>: {</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    <span class="comment">// Must lie within a single 2 GiB address range and must lie between</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    <span class="comment">// absolute addresses -2 GiB and +2 GiB. This generates the pattern (addi</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    <span class="comment">// (lui %hi(sym)) %lo(sym)).</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AddrHiDest = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AddrHi = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::LUI, {AddrHiDest}, {})</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>                               .addDisp(DispMO, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a7e0771c81db386475c0da34755b0cb87ae4723860788b05182a95427d44b40beb">RISCVII::MO_HI</a>);</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*AddrHi, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::ADDI, {DefReg}, {AddrHiDest})</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>                      .addDisp(DispMO, 0, <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVII.html#a7e0771c81db386475c0da34755b0cb87af86137b2ce51cd877b329efd691375e4">RISCVII::MO_LO</a>);</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Result, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  }</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832">CodeModel::Medium</a>:</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <span class="comment">// Emit LGA/LLA instead of the sequence it expands to because the pcrel_lo</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>    <span class="comment">// relocation needs to reference a label that points to the auipc</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <span class="comment">// instruction itself, not the global. This cannot be done inside the</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="comment">// instruction selector.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="keywordflow">if</span> (IsExternWeak) {</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>      <span class="comment">// An extern weak symbol may be undefined, i.e. have value 0, which may</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>      <span class="comment">// not be within 2GiB of PC, so use GOT-indirect addressing to access the</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      <span class="comment">// symbol. This generates the pattern (PseudoLGA sym), which expands to</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>      <span class="comment">// (ld (addi (auipc %got_pcrel_hi(sym)) %pcrel_lo(auipc))).</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>      <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>          <a class="code hl_function" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(MF),</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>          <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>              <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>          DefTy, <a class="code hl_struct" href="structllvm_1_1Align.html">Align</a>(DefTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() / 8));</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>      <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::PseudoLGA, {DefReg}, {})</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>                        .addDisp(DispMO, 0)</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>                        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">addMemOperand</a>(<a class="code hl_struct" href="structllvm_1_1MemOp.html">MemOp</a>);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>      <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Result, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    }</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    <span class="comment">// Generate a sequence for accessing addresses within any 2GiB range</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>    <span class="comment">// within the address space. This generates the pattern (PseudoLLA sym),</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="comment">// which expands to (addi (auipc %pcrel_hi(sym)) %pcrel_lo(auipc)).</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(RISCV::PseudoLLA));</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  }</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>}</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectSExtInreg(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>                                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  <span class="keywordflow">if</span> (!STI.isRV64())</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <span class="comment">// Only Size == 32 (i.e. shift by 32 bits) is acceptable at this point.</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>.isImm() || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>.getImm() != 32)</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="comment">// addiw rd, rs, 0 (i.e. sext.w rd, rs)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::ADDIW, {Dst.getReg()}, {Src.getReg()}).addImm(0U);</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*NewMI, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>}</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectSelect(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>                                            <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>                                            <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <span class="keyword">auto</span> &amp;SelectMI = cast&lt;GSelect&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <a class="code hl_enumeration" href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#a2eeabf521f9ac60f31b8fb4156917d0d">getOperandsForBranch</a>(SelectMI.getCondReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, LHS, RHS);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = SelectMI.getReg(0);</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordtype">unsigned</span> Opc = RISCV::Select_GPR_Using_CC_GPR;</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <span class="keywordflow">if</span> (RBI.getRegBank(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;getID() == RISCV::FPRBRegBankID) {</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    Opc = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? RISCV::Select_FPR32_Using_CC_GPR</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>                     : RISCV::Select_FPR64_Using_CC_GPR;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  }</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">Result</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(Opc)</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(DstReg)</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LHS)</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(RHS)</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SelectMI.getTrueReg())</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>                             .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SelectMI.getFalseReg());</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Result, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI);</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>}</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">// Convert an FCMP predicate to one of the supported F or D instructions.</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c"> 1122</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) &amp;&amp; <span class="stringliteral">&quot;Unsupported size&quot;</span>);</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordflow">switch</span> (Pred) {</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported predicate&quot;</span>);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a>:</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? RISCV::FLT_S : RISCV::FLT_D;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a">CmpInst::FCMP_OLE</a>:</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? RISCV::FLE_S : RISCV::FLE_D;</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>:</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? RISCV::FEQ_S : RISCV::FEQ_D;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  }</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>}</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">// Try legalizing an FCMP by swapping or inverting the predicate to one that</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">// is supported.</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="RISCVInstructionSelector_8cpp.html#ae5a410638118950b68cdb71cd984122b"> 1138</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ae5a410638118950b68cdb71cd984122b">legalizeFCmpPredicate</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;LHS, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;RHS,</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>                                  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &amp;Pred, <span class="keywordtype">bool</span> &amp;NeedInvert) {</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <span class="keyword">auto</span> isLegalFCmpPredicate = [](<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred) {</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <span class="keywordflow">return</span> Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a> || Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a">CmpInst::FCMP_OLE</a> ||</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>           Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  };</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isLegalFCmpPredicate(Pred) &amp;&amp; <span class="stringliteral">&quot;Predicate already legal?&quot;</span>);</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> InvPred = <a class="code hl_function" href="classllvm_1_1CmpInst.html#a49a2d8f483ea08a3d6ea75f90c640d76">CmpInst::getSwappedPredicate</a>(Pred);</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordflow">if</span> (isLegalFCmpPredicate(InvPred)) {</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    Pred = InvPred;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>);</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  }</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span> </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  InvPred = <a class="code hl_function" href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">CmpInst::getInversePredicate</a>(Pred);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  NeedInvert = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  <span class="keywordflow">if</span> (isLegalFCmpPredicate(InvPred)) {</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    Pred = InvPred;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  }</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  InvPred = <a class="code hl_function" href="classllvm_1_1CmpInst.html#a49a2d8f483ea08a3d6ea75f90c640d76">CmpInst::getSwappedPredicate</a>(InvPred);</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">if</span> (isLegalFCmpPredicate(InvPred)) {</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>    Pred = InvPred;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  }</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>}</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">// Emit a sequence of instructions to compare LHS and RHS using Pred. Return</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">// the result in DstReg.</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">// FIXME: Maybe we should expand this earlier.</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectFPCompare(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>                                               <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>                                               <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <span class="keyword">auto</span> &amp;CmpMI = cast&lt;GFCmp&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Pred = CmpMI.getCond();</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = CmpMI.getReg(0);</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a> = CmpMI.getLHSReg();</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a> = CmpMI.getRHSReg();</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(LHS).getSizeInBits();</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) &amp;&amp; <span class="stringliteral">&quot;Unexpected size&quot;</span>);</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = DstReg;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <span class="keywordtype">bool</span> NeedInvert = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <span class="comment">// First try swapping operands or inverting.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ae5a410638118950b68cdb71cd984122b">legalizeFCmpPredicate</a>(LHS, RHS, Pred, NeedInvert)) {</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <span class="keywordflow">if</span> (NeedInvert)</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>      TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(Pred, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>), {TmpReg}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>});</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">Cmp</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a> || Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a>) {</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <span class="comment">// fcmp one LHS, RHS =&gt; (OR (FLT LHS, RHS), (FLT RHS, LHS))</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    NeedInvert = Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">CmpInst::FCMP_UEQ</a>;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    <span class="keyword">auto</span> Cmp1 = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>                               {&amp;RISCV::GPRRegClass}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>});</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>    <span class="keywordflow">if</span> (!Cmp1.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keyword">auto</span> Cmp2 = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">CmpInst::FCMP_OLT</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>                               {&amp;RISCV::GPRRegClass}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>});</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <span class="keywordflow">if</span> (!Cmp2.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="keywordflow">if</span> (NeedInvert)</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>      TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    <span class="keyword">auto</span> <a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a> =</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::OR, {TmpReg}, {Cmp1.getReg(0), Cmp2.getReg(0)});</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <span class="keywordflow">if</span> (!<a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1Or.html">Or</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e">CmpInst::FCMP_ORD</a> || Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed">CmpInst::FCMP_UNO</a>) {</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>    <span class="comment">// fcmp ord LHS, RHS =&gt; (AND (FEQ LHS, LHS), (FEQ RHS, RHS))</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="comment">// FIXME: If LHS and RHS are the same we can use a single FEQ.</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    NeedInvert = Pred == <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed">CmpInst::FCMP_UNO</a>;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <span class="keyword">auto</span> Cmp1 = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>                               {&amp;RISCV::GPRRegClass}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>});</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="keywordflow">if</span> (!Cmp1.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>    <span class="keyword">auto</span> Cmp2 = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(<a class="code hl_function" href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a>(<a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">CmpInst::FCMP_OEQ</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>),</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>                               {&amp;RISCV::GPRRegClass}, {<a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>});</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="keywordflow">if</span> (!Cmp2.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    <span class="keywordflow">if</span> (NeedInvert)</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>      TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    <span class="keyword">auto</span> <a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1And.html">And</a> =</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::AND, {TmpReg}, {Cmp1.getReg(0), Cmp2.getReg(0)});</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordflow">if</span> (!<a class="code hl_struct" href="structllvm_1_1MIPatternMatch_1_1And.html">And</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled predicate&quot;</span>);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="comment">// Emit an XORI to invert the result if needed.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordflow">if</span> (NeedInvert) {</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a> = MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::XORI, {DstReg}, {TmpReg}).addImm(1);</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">Xor</a>.constrainAllUses(<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RBI))</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>}</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="keywordtype">bool</span> RISCVInstructionSelector::selectIntrinsicWithSideEffects(</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS &amp;&amp;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>         <span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <span class="comment">// Find the intrinsic ID.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <span class="keywordtype">unsigned</span> IntrinID = cast&lt;GIntrinsic&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).getIntrinsicID();</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <span class="comment">// Select the instruction.</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <span class="keywordflow">switch</span> (IntrinID) {</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="keywordflow">case</span> Intrinsic::trap:</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::UNIMP, {}, {});</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="keywordflow">case</span> Intrinsic::debugtrap:</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::EBREAK, {}, {});</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  }</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>}</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="keywordtype">void</span> RISCVInstructionSelector::emitFence(<a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> FenceOrdering,</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>                                         <a class="code hl_typedef" href="namespacellvm_1_1SyncScope.html#a80741d3f96133391b683effd8e5b77f0">SyncScope::ID</a> FenceSSID,</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>                                         <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <span class="keywordflow">if</span> (STI.hasStdExtZtso()) {</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    <span class="comment">// The only fence that needs an instruction is a sequentially-consistent</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <span class="comment">// cross-thread fence.</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    <span class="keywordflow">if</span> (FenceOrdering == AtomicOrdering::SequentiallyConsistent &amp;&amp;</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>        FenceSSID == <a class="code hl_enumvalue" href="namespacellvm_1_1SyncScope.html#a5b1c26bc1b0f08e6c0bd6aca225668ddaf9706a2e196638078e8323bfd9ba17de">SyncScope::System</a>) {</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>      <span class="comment">// fence rw, rw</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::FENCE, {}, {})</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>          .addImm(<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>)</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>);</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    }</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <span class="comment">// MEMBARRIER is a compiler barrier; it codegens to a no-op.</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::MEMBARRIER, {}, {});</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  <span class="comment">// singlethread fences only synchronize with signal handlers on the same</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <span class="comment">// thread and thus only need to preserve instruction order, not actually</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="comment">// enforce memory ordering.</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="keywordflow">if</span> (FenceSSID == <a class="code hl_enumvalue" href="namespacellvm_1_1SyncScope.html#a5b1c26bc1b0f08e6c0bd6aca225668dda6ee3fb8ea1d8946ee1f96ab1947b294a">SyncScope::SingleThread</a>) {</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(TargetOpcode::MEMBARRIER, {}, {});</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  }</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="comment">// Refer to Table A.6 in the version 2.3 draft of the RISC-V Instruction Set</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <span class="comment">// Manual: Volume I.</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <span class="keywordtype">unsigned</span> Pred, Succ;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="keywordflow">switch</span> (FenceOrdering) {</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected ordering&quot;</span>);</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="keywordflow">case</span> AtomicOrdering::AcquireRelease:</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    <span class="comment">// fence acq_rel -&gt; fence.tso</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::FENCE_TSO, {}, {});</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">case</span> AtomicOrdering::Acquire:</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    <span class="comment">// fence acquire -&gt; fence r, rw</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>    Pred = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a>;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    Succ = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">case</span> AtomicOrdering::Release:</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>    <span class="comment">// fence release -&gt; fence rw, w</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    Pred = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    Succ = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>;</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <span class="keywordflow">case</span> AtomicOrdering::SequentiallyConsistent:</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>    <span class="comment">// fence seq_cst -&gt; fence rw, rw</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    Pred = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>    Succ = <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  }</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(RISCV::FENCE, {}, {}).addImm(Pred).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Succ);</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>}</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae974a6e1e8d36c812c0f9199c88c3d4f"> 1327</a></span><a class="code hl_function" href="namespacellvm.html#ae974a6e1e8d36c812c0f9199c88c3d4f">createRISCVInstructionSelector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>                               <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;Subtarget,</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>                               <a class="code hl_class" href="classllvm_1_1RISCVRegisterBankInfo.html">RISCVRegisterBankInfo</a> &amp;RBI) {</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVInstructionSelector(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, Subtarget, RBI);</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>}</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>} <span class="comment">// end namespace llvm</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64InstructionSelector_8cpp_html_a933b079df28c77f3850ed1edf94c6ed8"><div class="ttname"><a href="AArch64InstructionSelector_8cpp.html#a933b079df28c77f3850ed1edf94c6ed8">selectCopy</a></div><div class="ttdeci">static bool selectCopy(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstructionSelector_8cpp_source.html#l00990">AArch64InstructionSelector.cpp:990</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00072">AArch64SLSHardening.cpp:72</a></div></div>
<div class="ttc" id="aARMInstructionSelector_8cpp_html_a0d70a38e8f0622515630e7e8672df270"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a0d70a38e8f0622515630e7e8672df270">selectMergeValues</a></div><div class="ttdeci">static bool selectMergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMInstructionSelector_8cpp_source.html#l00231">ARMInstructionSelector.cpp:231</a></div></div>
<div class="ttc" id="aARMInstructionSelector_8cpp_html_a838cd050490773e0349589c0d78618fc"><div class="ttname"><a href="ARMInstructionSelector_8cpp.html#a838cd050490773e0349589c0d78618fc">selectUnmergeValues</a></div><div class="ttdeci">static bool selectUnmergeValues(MachineInstrBuilder &amp;MIB, const ARMBaseInstrInfo &amp;TII, MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMInstructionSelector_8cpp_source.html#l00262">ARMInstructionSelector.cpp:262</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aGIMatchTableExecutorImpl_8h_html"><div class="ttname"><a href="GIMatchTableExecutorImpl_8h.html">GIMatchTableExecutorImpl.h</a></div></div>
<div class="ttc" id="aGISelKnownBits_8h_html"><div class="ttname"><a href="GISelKnownBits_8h.html">GISelKnownBits.h</a></div><div class="ttdoc">Provides analysis for querying information about KnownBits during GISel passes.</div></div>
<div class="ttc" id="aGenericCycleImpl_8h_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleImpl_8h_source.html#l00030">GenericCycleImpl.h:30</a></div></div>
<div class="ttc" id="aGenericMachineInstrs_8h_html"><div class="ttname"><a href="GenericMachineInstrs_8h.html">GenericMachineInstrs.h</a></div><div class="ttdoc">Declares convenience wrapper classes for interpreting MachineInstr instances as specific generic oper...</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aInstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div><div class="ttdoc">Contains matchers for matching SSA Machine Instructions.</div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineJumpTableInfo_8h_html"><div class="ttname"><a href="MachineJumpTableInfo_8h.html">MachineJumpTableInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01875">MachineSink.cpp:1875</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aProvenanceAnalysisEvaluator_8cpp_html_a2ee79648e8bce3ddbb26358ff10e3e82"><div class="ttname"><a href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a></div><div class="ttdeci">static StringRef getName(Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00020">ProvenanceAnalysisEvaluator.cpp:20</a></div></div>
<div class="ttc" id="aRISCVInstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="RISCVInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="aRISCVInstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="RISCVInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="aRISCVInstructionSelector_8cpp_html_a2eeabf521f9ac60f31b8fb4156917d0d"><div class="ttname"><a href="RISCVInstructionSelector_8cpp.html#a2eeabf521f9ac60f31b8fb4156917d0d">getOperandsForBranch</a></div><div class="ttdeci">static void getOperandsForBranch(Register CondReg, MachineRegisterInfo &amp;MRI, RISCVCC::CondCode &amp;CC, Register &amp;LHS, Register &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstructionSelector_8cpp_source.html#l00432">RISCVInstructionSelector.cpp:432</a></div></div>
<div class="ttc" id="aRISCVInstructionSelector_8cpp_html_ab80e45567f32a25c24374fb9a8e6376c"><div class="ttname"><a href="RISCVInstructionSelector_8cpp.html#ab80e45567f32a25c24374fb9a8e6376c">getFCmpOpcode</a></div><div class="ttdeci">static unsigned getFCmpOpcode(CmpInst::Predicate Pred, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstructionSelector_8cpp_source.html#l01122">RISCVInstructionSelector.cpp:1122</a></div></div>
<div class="ttc" id="aRISCVInstructionSelector_8cpp_html_ae5a410638118950b68cdb71cd984122b"><div class="ttname"><a href="RISCVInstructionSelector_8cpp.html#ae5a410638118950b68cdb71cd984122b">legalizeFCmpPredicate</a></div><div class="ttdeci">static bool legalizeFCmpPredicate(Register &amp;LHS, Register &amp;RHS, CmpInst::Predicate &amp;Pred, bool &amp;NeedInvert)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstructionSelector_8cpp_source.html#l01138">RISCVInstructionSelector.cpp:1138</a></div></div>
<div class="ttc" id="aRISCVMatInt_8h_html"><div class="ttname"><a href="RISCVMatInt_8h.html">RISCVMatInt.h</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aRISCVRegisterBankInfo_8h_html"><div class="ttname"><a href="RISCVRegisterBankInfo_8h.html">RISCVRegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for RISC-V.</div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8h_html"><div class="ttname"><a href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aaarch32_8cpp_html_a863e1835800ef4ffcaf58067886ceb8c"><div class="ttname"><a href="aarch32_8cpp.html#a863e1835800ef4ffcaf58067886ceb8c">Lo</a></div><div class="ttdeci">support::ulittle16_t &amp; Lo</div><div class="ttdef"><b>Definition:</b> <a href="aarch32_8cpp_source.html#l00206">aarch32.cpp:206</a></div></div>
<div class="ttc" id="aaarch32_8cpp_html_af156155290ec4b8cc5a2711bd205c7c7"><div class="ttname"><a href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a></div><div class="ttdeci">support::ulittle16_t &amp; Hi</div><div class="ttdef"><b>Definition:</b> <a href="aarch32_8cpp_source.html#l00205">aarch32.cpp:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00780">APFloat.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01210">APFloat.h:1210</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00076">APInt.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a512fe2c15ea651294688eeec1341644c"><div class="ttname"><a href="classllvm_1_1APInt.html#a512fe2c15ea651294688eeec1341644c">llvm::APInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Return the number of bits in the APInt.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01433">APInt.h:1433</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a545e8d5dfa1688acea0d0e275b03682f"><div class="ttname"><a href="classllvm_1_1APInt.html#a545e8d5dfa1688acea0d0e275b03682f">llvm::APInt::ult</a></div><div class="ttdeci">bool ult(const APInt &amp;RHS) const</div><div class="ttdoc">Unsigned less than comparison.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01083">APInt.h:1083</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ab01d8694a759a934e01f1c558c3ce862"><div class="ttname"><a href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">llvm::APInt::getLimitedValue</a></div><div class="ttdeci">uint64_t getLimitedValue(uint64_t Limit=UINT64_MAX) const</div><div class="ttdoc">If this value is smaller than the specified limit, return it, otherwise return the limit value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00453">APInt.h:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00780">InstrTypes.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba024db78a5ed74f64666f3ca4955e6eca">llvm::CmpInst::FCMP_OEQ</a></div><div class="ttdeci">@ FCMP_OEQ</div><div class="ttdoc">0 0 0 1 True if ordered and equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00783">InstrTypes.h:783</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba07aee43ffb66908a25c55c77ce4c0d05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba07aee43ffb66908a25c55c77ce4c0d05">llvm::CmpInst::BAD_ICMP_PREDICATE</a></div><div class="ttdeci">@ BAD_ICMP_PREDICATE</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00814">InstrTypes.h:813</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba326bee0a4a424cef21c1cf8adb8b8dd8">llvm::CmpInst::FCMP_OLT</a></div><div class="ttdeci">@ FCMP_OLT</div><div class="ttdoc">0 1 0 0 True if ordered and less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00786">InstrTypes.h:786</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba8a80b27ca29fe2076b9bbdee02c65464">llvm::CmpInst::FCMP_ONE</a></div><div class="ttdeci">@ FCMP_ONE</div><div class="ttdoc">0 1 1 0 True if ordered and operands are unequal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00788">InstrTypes.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba919643b83ce3c9af2e4296ed5e413a1f">llvm::CmpInst::FCMP_UEQ</a></div><div class="ttdeci">@ FCMP_UEQ</div><div class="ttdoc">1 0 0 1 True if unordered or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00791">InstrTypes.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba9835cfe02fb5027680bd7203b024f77a">llvm::CmpInst::FCMP_OLE</a></div><div class="ttdeci">@ FCMP_OLE</div><div class="ttdoc">0 1 0 1 True if ordered and less than or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00787">InstrTypes.h:787</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa3213b645e029aba8bb1b85213607d5e">llvm::CmpInst::FCMP_ORD</a></div><div class="ttdeci">@ FCMP_ORD</div><div class="ttdoc">0 1 1 1 True if ordered (no nans)</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00789">InstrTypes.h:789</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baf0159e4005258dc54f20b6fc227d19ed">llvm::CmpInst::FCMP_UNO</a></div><div class="ttdeci">@ FCMP_UNO</div><div class="ttdoc">1 0 0 0 True if unordered: isnan(X) | isnan(Y)</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00790">InstrTypes.h:790</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a49a2d8f483ea08a3d6ea75f90c640d76"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a49a2d8f483ea08a3d6ea75f90c640d76">llvm::CmpInst::getSwappedPredicate</a></div><div class="ttdeci">Predicate getSwappedPredicate() const</div><div class="ttdoc">For example, EQ-&gt;EQ, SLE-&gt;SGE, ULT-&gt;UGT, OEQ-&gt;OEQ, ULE-&gt;UGE, OLT-&gt;OGT, etc.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00932">InstrTypes.h:932</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_aa2a54b545d237ecfe450fd1292f7675e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#aa2a54b545d237ecfe450fd1292f7675e">llvm::CmpInst::getInversePredicate</a></div><div class="ttdeci">Predicate getInversePredicate() const</div><div class="ttdoc">For example, EQ -&gt; NE, UGT -&gt; ULE, SLT -&gt; SGE, OEQ -&gt; UNE, UGT -&gt; OLE, OLT -&gt; UGE,...</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00894">InstrTypes.h:894</a></div></div>
<div class="ttc" id="aclassllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGenCoverage_8h_source.html#l00019">CodeGenCoverage.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_aa8f4be0661aa64f5b1f20b15e93bb403"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">llvm::ConstantInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit integer value after it has been sign extended as appropriate for the ...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00152">Constants.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1GIMatchTableExecutor_html_a806457b6839c76d12febb88f6bb95202"><div class="ttname"><a href="classllvm_1_1GIMatchTableExecutor.html#a806457b6839c76d12febb88f6bb95202">llvm::GIMatchTableExecutor::ComplexRendererFns</a></div><div class="ttdeci">std::optional&lt; SmallVector&lt; std::function&lt; void(MachineInstrBuilder &amp;)&gt;, 4 &gt; &gt; ComplexRendererFns</div><div class="ttdef"><b>Definition:</b> <a href="GIMatchTableExecutor_8h_source.html#l00578">GIMatchTableExecutor.h:579</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00019">InstructionSelector.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a50058a922d4f75ed765c34742c5066c6"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a50058a922d4f75ed765c34742c5066c6">llvm::InstructionSelector::select</a></div><div class="ttdeci">virtual bool select(MachineInstr &amp;I)=0</div><div class="ttdoc">Select the (possibly generic) instruction I to only use target-specific opcodes.</div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00042">LowLevelType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a69fb30748f1b3e8a0affd486a9f59f6d"><div class="ttname"><a href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">llvm::LLT::isValid</a></div><div class="ttdeci">constexpr bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00137">LowLevelType.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelType_8h_source.html#l00183">LowLevelType.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00101">MachineBasicBlock.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00285">MachineBasicBlock.h:285</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00485">MachineFunction.cpp:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00726">MachineFunction.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00308">MachineFunction.cpp:308</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ad828deab7de3b5f4d03fac86e26adae9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad828deab7de3b5f4d03fac86e26adae9">llvm::MachineFunction::getJumpTableInfo</a></div><div class="ttdeci">const MachineJumpTableInfo * getJumpTableInfo() const</div><div class="ttdoc">getJumpTableInfo - Return the jump table info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00739">MachineFunction.h:739</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8bc92b8a902afb7675480ecc729a66d4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00396">MachineIRBuilder.h:396</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad7322f56c0659b8dc8e55567767b74d6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad7322f56c0659b8dc8e55567767b74d6">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00295">MachineIRBuilder.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00305">MachineIRBuilder.cpp:305</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_afd3920e024c9e79df5fd07b03c64d314"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">llvm::MachineIRBuilder::buildPtrToInt</a></div><div class="ttdeci">MachineInstrBuilder buildPtrToInt(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert a G_PTRTOINT instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00692">MachineIRBuilder.h:692</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00070">MachineInstrBuilder.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00132">MachineInstrBuilder.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_aa238cd5a6fee2e66e4b5bd3fc2040c19"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aa238cd5a6fee2e66e4b5bd3fc2040c19">llvm::MachineInstrBuilder::constrainAllUses</a></div><div class="ttdeci">bool constrainAllUses(const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00332">MachineInstrBuilder.h:332</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ae565d45627e1678a3e37bd6a016c561c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ae565d45627e1678a3e37bd6a016c561c">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00203">MachineInstrBuilder.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af584d2eb0342e655d6ec597c0f7958db"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00117">MachineInstrBuilder.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00543">MachineInstr.h:543</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00326">MachineInstr.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00553">MachineInstr.h:553</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_a4d6ef9167ddc2ae5fdf29a41cbaa5202"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#a4d6ef9167ddc2ae5fdf29a41cbaa5202">llvm::MachineJumpTableInfo::getEntrySize</a></div><div class="ttdeci">unsigned getEntrySize(const DataLayout &amp;TD) const</div><div class="ttdoc">getEntrySize - Return the size of each entry in the jump table.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01248">MachineFunction.cpp:1248</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_aaa21facdbb167f7c33d21907b8e5b9d3a6e05991949952d4e85600b0868dcd803"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3a6e05991949952d4e85600b0868dcd803">llvm::MachineJumpTableInfo::EK_LabelDifference32</a></div><div class="ttdeci">@ EK_LabelDifference32</div><div class="ttdoc">EK_LabelDifference32 - Each entry is the address of the block minus the address of the jump table.</div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00068">MachineJumpTableInfo.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_aaa21facdbb167f7c33d21907b8e5b9d3a9e655fb625d744f96e03aed78ca85707"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3a9e655fb625d744f96e03aed78ca85707">llvm::MachineJumpTableInfo::EK_Custom32</a></div><div class="ttdeci">@ EK_Custom32</div><div class="ttdoc">EK_Custom32 - Each entry is a 32-bit value that is custom lowered by the TargetLowering::LowerCustomJ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00083">MachineJumpTableInfo.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_aaa21facdbb167f7c33d21907b8e5b9d3ab0c4687afc1a6858d37711a814f8f5b3"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#aaa21facdbb167f7c33d21907b8e5b9d3ab0c4687afc1a6858d37711a814f8f5b3">llvm::MachineJumpTableInfo::EK_BlockAddress</a></div><div class="ttdeci">@ EK_BlockAddress</div><div class="ttdoc">EK_BlockAddress - Each entry is a plain address of block, e.g.: .word LBB123.</div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00049">MachineJumpTableInfo.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_ab0097819d1d3f4c8eca96c9d9ac4fa0d"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#ab0097819d1d3f4c8eca96c9d9ac4fa0d">llvm::MachineJumpTableInfo::getEntryAlignment</a></div><div class="ttdeci">unsigned getEntryAlignment(const DataLayout &amp;TD) const</div><div class="ttdoc">getEntryAlignment - Return the alignment of each entry in the jump table.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l01268">MachineFunction.cpp:1268</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineJumpTableInfo_html_ab63740cb84cbbb0300d8fd6cf987928d"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html#ab63740cb84cbbb0300d8fd6cf987928d">llvm::MachineJumpTableInfo::getEntryKind</a></div><div class="ttdeci">JTEntryKind getEntryKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00091">MachineJumpTableInfo.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00145">MachineMemOperand.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a29e05cd075864928ae65e1751fdc346e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00819">MachineOperand.h:819</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00112">PointerUnion.h:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html_a47a37d4a29c6d015b0ec9b0e722110fe"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">llvm::PointerUnion::get</a></div><div class="ttdeci">T get() const</div><div class="ttdoc">Returns the value of the specified pointer type.</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00155">PointerUnion.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwise returns null.</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00162">PointerUnion.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00050">RISCVInstrInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMatInt_1_1Inst_html"><div class="ttname"><a href="classllvm_1_1RISCVMatInt_1_1Inst.html">llvm::RISCVMatInt::Inst</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00028">RISCVMatInt.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVRegisterBankInfo.html">llvm::RISCVRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterBankInfo_8h_source.html#l00032">RISCVRegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00059">RISCVSubtarget.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html">llvm::RISCVTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8h_source.html#l00024">RISCVTargetMachine.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00045">RegisterBank.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_affdbf5b92ed7e01352e2f39466efbe21"><div class="ttname"><a href="classllvm_1_1Register.html#affdbf5b92ed7e01352e2f39466efbe21">llvm::Register::isPhysical</a></div><div class="ttdeci">constexpr bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_adfb79daedf5d5b469756b95066752b38"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#adfb79daedf5d5b469756b95066752b38">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00091">SmallVector.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01208">SmallVector.h:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00074">TargetRegisterInfo.h:74</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a4562904154aff9698a612bc7f6086a4c"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a4562904154aff9698a612bc7f6086a4c">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00121">BitmaskEnum.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa29275c05d0afdbda643f7a0fbad83832">llvm::CodeModel::Medium</a></div><div class="ttdeci">@ Medium</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdeci">@ Small</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdeci">@ ADD</div><div class="ttdoc">Simple integer binary arithmetic operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00239">ISDOpcodes.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">llvm::MCID::Branch</a></div><div class="ttdeci">@ Branch</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00159">MCInstrDesc.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html">llvm::MIPatternMatch</a></div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00022">MIPatternMatch.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00270">MIPatternMatch.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a2c078a98e9ff22b2193666dfb006dba2"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a2c078a98e9ff22b2193666dfb006dba2">llvm::MIPatternMatch::m_Pred</a></div><div class="ttdeci">operand_type_match m_Pred()</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00373">MIPatternMatch.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a2e06342dcfb65c2c40e4121eb688d4df"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">llvm::MIPatternMatch::m_GZExt</a></div><div class="ttdeci">UnaryOp_match&lt; SrcTy, TargetOpcode::G_ZEXT &gt; m_GZExt(const SrcTy &amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00581">MIPatternMatch.h:581</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a441b9fc17e390be4c8dc6a1f1dd3d424"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch&lt; APInt &gt; m_ICst(APInt &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00093">MIPatternMatch.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a5a165ce6b90fa37c5cec47d02e329748"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a5a165ce6b90fa37c5cec47d02e329748">llvm::MIPatternMatch::m_GAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_ADD, true &gt; m_GAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00451">MIPatternMatch.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a77620b0effc4f10230daef6ae22f5175"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a77620b0effc4f10230daef6ae22f5175">llvm::MIPatternMatch::m_OneNonDBGUse</a></div><div class="ttdeci">OneNonDBGUse_match&lt; SubPat &gt; m_OneNonDBGUse(const SubPat &amp;SP)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00061">MIPatternMatch.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a8e5b1bb9d3b4c430359b460e07766fcd"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a8e5b1bb9d3b4c430359b460e07766fcd">llvm::MIPatternMatch::m_GICmp</a></div><div class="ttdeci">CompareOp_match&lt; Pred, LHS, RHS, TargetOpcode::G_ICMP &gt; m_GICmp(const Pred &amp;P, const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00674">MIPatternMatch.h:674</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa5f3b8a0a9eb440cd96a96245e238eba"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa5f3b8a0a9eb440cd96a96245e238eba">llvm::MIPatternMatch::m_GSub</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_SUB &gt; m_GSub(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00475">MIPatternMatch.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_ab4c34955698e6d89ced0a74e2bb14667"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#ab4c34955698e6d89ced0a74e2bb14667">llvm::MIPatternMatch::m_GShl</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_SHL, false &gt; m_GShl(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00524">MIPatternMatch.h:524</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_abcba8f4496d7495913d7d6a845183349"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#abcba8f4496d7495913d7d6a845183349">llvm::MIPatternMatch::m_GAnd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_AND, true &gt; m_GAnd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00506">MIPatternMatch.h:506</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_ad7baea71af036277e3c15cee5c21351e"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">llvm::MIPatternMatch::m_GLShr</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_LSHR, false &gt; m_GLShr(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00530">MIPatternMatch.h:530</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976">llvm::RISCVCC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00035">RISCVInstrInfo.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a11bb96a4ca4e914a149e9a63e6875ea6">llvm::RISCVCC::COND_NE</a></div><div class="ttdeci">@ COND_NE</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00037">RISCVInstrInfo.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a12fd715db7ef1428e9cf7b6af55997b8">llvm::RISCVCC::COND_GEU</a></div><div class="ttdeci">@ COND_GEU</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00041">RISCVInstrInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a442618536f16dd10730e054e0825b482">llvm::RISCVCC::COND_LT</a></div><div class="ttdeci">@ COND_LT</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00038">RISCVInstrInfo.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a57d7c413055b2060a90dc73ab8f1a512">llvm::RISCVCC::COND_EQ</a></div><div class="ttdeci">@ COND_EQ</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00036">RISCVInstrInfo.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976a9e7c8526fc843e319e53e5c3174296cc">llvm::RISCVCC::COND_GE</a></div><div class="ttdeci">@ COND_GE</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00039">RISCVInstrInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#a54a545c3f090650e4ae09e3174045976aefa5b6a280d2aec8bf02b490b207a3cb">llvm::RISCVCC::COND_LTU</a></div><div class="ttdeci">@ COND_LTU</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00040">RISCVInstrInfo.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVCC_html_ae6c5602e6e6ab51abee84dcba5f31414"><div class="ttname"><a href="namespacellvm_1_1RISCVCC.html#ae6c5602e6e6ab51abee84dcba5f31414">llvm::RISCVCC::getBrCond</a></div><div class="ttdeci">unsigned getBrCond(CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8cpp_source.html#l00909">RISCVInstrInfo.cpp:909</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdeci">@ W</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00331">RISCVBaseInfo.h:330</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdeci">@ R</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00329">RISCVBaseInfo.h:329</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a7e0771c81db386475c0da34755b0cb87ae4723860788b05182a95427d44b40beb"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a7e0771c81db386475c0da34755b0cb87ae4723860788b05182a95427d44b40beb">llvm::RISCVII::MO_HI</a></div><div class="ttdeci">@ MO_HI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00258">RISCVBaseInfo.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_a7e0771c81db386475c0da34755b0cb87af86137b2ce51cd877b329efd691375e4"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#a7e0771c81db386475c0da34755b0cb87af86137b2ce51cd877b329efd691375e4">llvm::RISCVII::MO_LO</a></div><div class="ttdeci">@ MO_LO</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00257">RISCVBaseInfo.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a163e06959afb15ae88efade9bb975e27"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a163e06959afb15ae88efade9bb975e27">llvm::RISCVMatInt::generateInstSeq</a></div><div class="ttdeci">InstSeq generateInstSeq(int64_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8cpp_source.html#l00224">RISCVMatInt.cpp:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972ac5bc33378acb23e672b1eaf99faa99a0"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972ac5bc33378acb23e672b1eaf99faa99a0">llvm::RISCVMatInt::RegX0</a></div><div class="ttdeci">@ RegX0</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00025">RISCVMatInt.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972ae68f4b6898bb293ac94508474ccd7265"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972ae68f4b6898bb293ac94508474ccd7265">llvm::RISCVMatInt::RegReg</a></div><div class="ttdeci">@ RegReg</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00024">RISCVMatInt.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972affd2828f91e95f9731181bb5b8e4f9ac"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972affd2828f91e95f9731181bb5b8e4f9ac">llvm::RISCVMatInt::RegImm</a></div><div class="ttdeci">@ RegImm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00022">RISCVMatInt.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SyncScope_html_a5b1c26bc1b0f08e6c0bd6aca225668dda6ee3fb8ea1d8946ee1f96ab1947b294a"><div class="ttname"><a href="namespacellvm_1_1SyncScope.html#a5b1c26bc1b0f08e6c0bd6aca225668dda6ee3fb8ea1d8946ee1f96ab1947b294a">llvm::SyncScope::SingleThread</a></div><div class="ttdeci">@ SingleThread</div><div class="ttdoc">Synchronized with respect to signal handlers executing in the same thread.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00054">LLVMContext.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SyncScope_html_a5b1c26bc1b0f08e6c0bd6aca225668ddaf9706a2e196638078e8323bfd9ba17de"><div class="ttname"><a href="namespacellvm_1_1SyncScope.html#a5b1c26bc1b0f08e6c0bd6aca225668ddaf9706a2e196638078e8323bfd9ba17de">llvm::SyncScope::System</a></div><div class="ttdeci">@ System</div><div class="ttdoc">Synchronized with respect to all concurrently executing threads.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00058">LLVMContext.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SyncScope_html_a80741d3f96133391b683effd8e5b77f0"><div class="ttname"><a href="namespacellvm_1_1SyncScope.html#a80741d3f96133391b683effd8e5b77f0">llvm::SyncScope::ID</a></div><div class="ttdeci">uint8_t ID</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00046">LLVMContext.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00608">X86DisassemblerDecoder.h:608</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86_html_a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a86730e94ae6fdf0fe3145b2acc88dea8ac9b4c62f6dc1bc5caf3c768b687cbf7e">llvm::X86::FirstMacroFusionInstKind::Cmp</a></div><div class="ttdeci">@ Cmp</div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#a851a17f7dc73f9988807242926dcc645a982621712db76f723b7bb88b631dc64d">llvm::ms_demangle::IntrinsicFunctionKind::LeftShift</a></div><div class="ttdeci">@ LeftShift</div></div>
<div class="ttc" id="anamespacellvm_1_1ms__demangle_html_afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e"><div class="ttname"><a href="namespacellvm_1_1ms__demangle.html#afb795990ffc0cb7321e7d1eacc246324a8eea62084ca7e541d918e823422bd82e">llvm::ms_demangle::QualifierMangleMode::Result</a></div><div class="ttdeci">@ Result</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00153">Utils.cpp:153</a></div></div>
<div class="ttc" id="anamespacellvm_html_a56f5d55460d7e31fc6c3318882f36ac7"><div class="ttname"><a href="namespacellvm.html#a56f5d55460d7e31fc6c3318882f36ac7">llvm::getIConstantVRegSExtVal</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00305">Utils.cpp:305</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57d2f9ee99e9e68cff564d0d579c8163"><div class="ttname"><a href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a></div><div class="ttdeci">int countr_zero(T Val)</div><div class="ttdoc">Count number of 0's from the least significant bit to the most stopping at the first 1.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00215">bit.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00313">MathExtras.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00264">MathExtras.h:264</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b804856a2e313abeef6f32c3c6f61eb"><div class="ttname"><a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a></div><div class="ttdeci">void reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC, MachineOptimizationRemarkEmitter &amp;MORE, MachineOptimizationRemarkMissed &amp;R)</div><div class="ttdoc">Report an ISel error as a missed optimization remark to the LLVMContext's diagnostic stream.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00273">Utils.cpp:273</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::RecurKind::Xor</a></div><div class="ttdeci">@ Xor</div><div class="ttdoc">Bitwise or logical XOR of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_ae974a6e1e8d36c812c0f9199c88c3d4f"><div class="ttname"><a href="namespacellvm.html#ae974a6e1e8d36c812c0f9199c88c3d4f">llvm::createRISCVInstructionSelector</a></div><div class="ttdeci">InstructionSelector * createRISCVInstructionSelector(const RISCVTargetMachine &amp;TM, RISCVSubtarget &amp;Subtarget, RISCVRegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstructionSelector_8cpp_source.html#l01327">RISCVInstructionSelector.cpp:1327</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00860">BitVector.h:860</a></div></div>
<div class="ttc" id="aregcomp_8c_html_ace441594c4bd8da94fd64b1c612ca948"><div class="ttname"><a href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a></div><div class="ttdeci">#define MORE()</div><div class="ttdef"><b>Definition:</b> <a href="regcomp_8c_source.html#l00252">regcomp.c:252</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html_ac67bca6c764da76f5e152330d92ed916"><div class="ttname"><a href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">llvm::KnownBits::Zero</a></div><div class="ttdeci">APInt Zero</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00024">KnownBits.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1MIPatternMatch_1_1And_html"><div class="ttname"><a href="structllvm_1_1MIPatternMatch_1_1And.html">llvm::MIPatternMatch::And</a></div><div class="ttdoc">Matching combinators.</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00273">MIPatternMatch.h:273</a></div></div>
<div class="ttc" id="astructllvm_1_1MIPatternMatch_1_1Or_html"><div class="ttname"><a href="structllvm_1_1MIPatternMatch_1_1Or.html">llvm::MIPatternMatch::Or</a></div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00292">MIPatternMatch.h:292</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a15667eb123c1638704fe9cb7b2ac208b"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a15667eb123c1638704fe9cb7b2ac208b">llvm::MachinePointerInfo::getJumpTable</a></div><div class="ttdeci">static MachinePointerInfo getJumpTable(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a jump table entry.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01067">MachineOperand.cpp:1067</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_aa70144cee705b3f0db7f53ff3bf004e9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">llvm::MachinePointerInfo::getGOT</a></div><div class="ttdeci">static MachinePointerInfo getGOT(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a GOT entry.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01071">MachineOperand.cpp:1071</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00113">TargetLowering.h:113</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html">llvm::RISCVRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8h_source.html#l00023">RISCVRegisterInfo.h:23</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:53:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
