<div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="f5b3fe9b-0ba5-481d-b8cb-61964eac8a89" class="confluenceTable"><colgroup><col style="width: 157.0px;"/><col style="width: 119.0px;"/><col style="width: 175.0px;"/><col style="width: 89.0px;"/><col style="width: 194.0px;"/><col style="width: 211.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>RTL Date</strong></p></th><th class="confluenceTh"><p><strong>Ncore</strong></p></th><th class="confluenceTh"><p><strong>Config</strong></p></th><th class="confluenceTh"><p><strong>Synth Flow</strong></p></th><th class="confluenceTh"><p><strong>Run significance. </strong></p></th><th class="confluenceTh"><p><strong>Summary</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/nxp/nxp_ncore3p6_rc5_rtl092923_rtla/top_metrics.html" rel="nofollow">09-29-2023 RC5</a></p></td><td class="confluenceTd"><p>3.6</p></td><td class="confluenceTd"><p>nxp cfg v12 (RC/V1_9.11)</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><ol start="1"><li><p>DMI timing is clean.</p></li><li><p>Gen_wrapper is failing reg2reg</p></li></ol></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/nxp/nxp_ncore3p6_stable_build11788_rtl112923/top_metrics.html" rel="nofollow">11-29-2023</a> (Post RC9 Stable build) </p></td><td class="confluenceTd"><p>3.6 </p></td><td class="confluenceTd"><p>nxp cfg v12</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>These runs are mainly to check generated clock and updated MCP constraints for data memory</p></td><td class="confluenceTd"><p>Constraints got applied properly. No from/to data memory violations. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/nxp/nxp_Ncore_3.6.0-10153_rtl121223/top_metrics.html" rel="nofollow">12-12-2023 </a>(Ncore_3.6.0-10153)</p></td><td class="confluenceTd"><p>3.6 Release</p></td><td class="confluenceTd"><p>nxp cfg v12</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Generated clock &amp; MCP constraints for data memory. Run is with auto floorplan.</p></td><td class="confluenceTd"><p>12/17/2023: Synthesis with 1.3G, %ULVT, No MBit and Automobile SRAMs.  DMI timing violations are due to XOR chain in CCP. Area numbers shared below.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/nxp/nxp_Ncore_3.6.0-10153_rtl121223_withULVT/top_metrics.html" rel="nofollow">12-12-2023 </a>(Ncore_3.6.0-10153)</p></td><td class="confluenceTd"><p>3.6 Release</p></td><td class="confluenceTd"><p>nxp cfg v12</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Same as above + 10% ULVT and enabled MBit.</p></td><td class="confluenceTd"><p>12/20/2023: DMI timing is clean. Gen_wrapper has few flop2flop violations due to complex XOR chain in CCP. From/To data memory timing is clean. </p></td></tr></tbody></table></div><p><strong>Area Metrics </strong>(from 3.6.0 rel and <em>without Multibit cells)</em></p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="2176678b-c389-4e6c-afcd-641f51d6aca3" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>Total Cells</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Macros</strong></p></td></tr><tr><td class="confluenceTd"><p>aiu_top_a</p></td><td class="confluenceTd"><p>505511</p></td><td class="confluenceTd"><p>140556</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>aiu_top_b</p></td><td class="confluenceTd"><p>504431</p></td><td class="confluenceTd"><p>140560</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>config_dii_a</p></td><td class="confluenceTd"><p>108980</p></td><td class="confluenceTd"><p>37122</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>csr_network_a</p></td><td class="confluenceTd"><p>41487</p></td><td class="confluenceTd"><p>21125</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>491446</p></td><td class="confluenceTd"><p>103945</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p>dii_top_a</p></td><td class="confluenceTd"><p>372069</p></td><td class="confluenceTd"><p>119683</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dii_top_b</p></td><td class="confluenceTd"><p>324193</p></td><td class="confluenceTd"><p>112769</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>1239435</p></td><td class="confluenceTd"><p>422396</p></td><td class="confluenceTd"><p>34</p></td></tr><tr><td class="confluenceTd"><p>dn_a</p></td><td class="confluenceTd"><p>417321</p></td><td class="confluenceTd"><p>197454</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dve_a</p></td><td class="confluenceTd"><p>58286</p></td><td class="confluenceTd"><p>21808</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p>fsc_a</p></td><td class="confluenceTd"><p>802</p></td><td class="confluenceTd"><p>321</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>grb_a</p></td><td class="confluenceTd"><p>112</p></td><td class="confluenceTd"><p>51</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>312899</p></td><td class="confluenceTd"><p>68922</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_b</p></td><td class="confluenceTd"><p>202307</p></td><td class="confluenceTd"><p>56631</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_c</p></td><td class="confluenceTd"><p>274373</p></td><td class="confluenceTd"><p>64412</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_d</p></td><td class="confluenceTd"><p>250853</p></td><td class="confluenceTd"><p>61730</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_e</p></td><td class="confluenceTd"><p>329328</p></td><td class="confluenceTd"><p>71168</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p>ndn1_a</p></td><td class="confluenceTd"><p>150231</p></td><td class="confluenceTd"><p>80955</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn2_a</p></td><td class="confluenceTd"><p>90418</p></td><td class="confluenceTd"><p>46666</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn3_a</p></td><td class="confluenceTd"><p>14144</p></td><td class="confluenceTd"><p>8672</p></td><td class="confluenceTd"><p>0</p></td></tr></tbody></table></div><p />