$date
	Thu Oct 14 23:19:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bin_7seg_disp_test $end
$var wire 8 ! z [7:0] $end
$var reg 5 " count [4:0] $end
$scope module c1 $end
$var wire 4 # DATA [3:0] $end
$var wire 1 $ MODE $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$var reg 1 ) dp $end
$var reg 1 * e $end
$var reg 1 + f $end
$var reg 1 , g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
0(
0'
0&
0%
0$
b0 #
b0 "
b1 !
$end
#100
1,
1+
1*
1(
1%
b10011111 !
b1 #
b1 "
#200
0+
0*
0(
1'
0%
b100011 !
b10 #
b10 "
#300
0,
1+
1*
0'
b1101 !
b11 #
b11 "
#400
0+
1(
1%
b10011001 !
b100 #
b100 "
#500
0(
1&
0%
b1001001 !
b101 #
b101 "
#600
0*
b1000001 !
b110 #
b110 "
#700
1,
1+
1*
1(
0&
b11111 !
b111 #
b111 "
#800
0,
0+
0*
0(
b1 !
b1000 #
b1000 "
#900
1*
1(
b11001 !
b1001 #
b1001 "
#1000
0*
b10001 !
b1010 #
b1010 "
#1100
0(
1&
1%
b11000001 !
b1011 #
b1011 "
#1200
1,
1'
0%
b1100011 !
b1100 #
b1100 "
#1300
0,
1+
0'
0&
1%
b10000101 !
b1101 #
b1101 "
#1400
0+
1'
1&
0%
b1100001 !
b1110 #
b1110 "
#1500
1(
b1110001 !
b1111 #
b1111 "
#1600
0(
0'
0&
b1 !
1$
b0 #
b10000 "
#1700
1,
1+
1*
1(
1%
b10011111 !
b1 #
b10001 "
#1800
0+
0*
0(
1'
0%
b100011 !
b10 #
b10010 "
#1900
0,
1+
1*
0'
b1101 !
b11 #
b10011 "
#2000
0+
1(
1%
b10011001 !
b100 #
b10100 "
#2100
0(
1&
0%
b1001001 !
b101 #
b10101 "
#2200
0*
b1000001 !
b110 #
b10110 "
#2300
1,
1+
1*
1(
0&
b11111 !
b111 #
b10111 "
#2400
0)
0,
0+
0*
0(
b0 !
b1000 #
b11000 "
#2500
1,
1+
1*
1(
b11110 !
b1001 #
b11001 "
#2600
0,
0+
0*
0(
1&
b1000000 !
b1010 #
b11010 "
#2700
1*
b1001000 !
b1011 #
b11011 "
#2800
1(
0&
1%
b10011000 !
b1100 #
b11100 "
#2900
1+
0(
0%
b1100 !
b1101 #
b11101 "
#3000
1,
0+
0*
1'
b100010 !
b1110 #
b11110 "
#3100
1+
1*
1(
0'
1%
b10011110 !
b1111 #
b11111 "
#3200
