
mini_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bcc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08007d6c  08007d6c  00008d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008098  08008098  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008098  08008098  00009098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080a0  080080a0  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080a0  080080a0  000090a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080a4  080080a4  000090a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080080a8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c6c  20000060  08008108  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ccc  08008108  0000accc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bc6c  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004387  00000000  00000000  00025cfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  0002a088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000137a  00000000  00000000  0002b978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000196df  00000000  00000000  0002ccf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba71  00000000  00000000  000463d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b9d4  00000000  00000000  00061e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd816  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e04  00000000  00000000  000fd85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00104660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d54 	.word	0x08007d54

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08007d54 	.word	0x08007d54

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <core_init>:
uint8_t core_msg_head = 0;                           // 입력 위치
uint8_t core_msg_tail = 0;                           // 출력 위치
uint8_t Login = 0;


void core_init(){
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0

	MFRC522_Init();
 80005c0:	f000 fb98 	bl	8000cf4 <MFRC522_Init>
	UIDManager_Init();
 80005c4:	f000 fd3a 	bl	800103c <UIDManager_Init>
	Motor_Sleep();
 80005c8:	f000 fac2 	bl	8000b50 <Motor_Sleep>

	HAL_TIM_Base_Start(&htim2);
 80005cc:	4803      	ldr	r0, [pc, #12]	@ (80005dc <core_init+0x20>)
 80005ce:	f003 fa6b 	bl	8003aa8 <HAL_TIM_Base_Start>
	reset_ir_state();
 80005d2:	f000 f8f7 	bl	80007c4 <reset_ir_state>
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	2000016c 	.word	0x2000016c

080005e0 <core_update>:



void core_update(){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0
    if (core_msg_head == core_msg_tail) return; // 큐 비어있음
 80005e6:	4b37      	ldr	r3, [pc, #220]	@ (80006c4 <core_update+0xe4>)
 80005e8:	781a      	ldrb	r2, [r3, #0]
 80005ea:	4b37      	ldr	r3, [pc, #220]	@ (80006c8 <core_update+0xe8>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d064      	beq.n	80006bc <core_update+0xdc>
    uint8_t *msg = core_msg_queue;
 80005f2:	4b36      	ldr	r3, [pc, #216]	@ (80006cc <core_update+0xec>)
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24

    char buf[32];
    sprintf(buf, "msg[0]: 0x%02X\r\n", msg[0]);
 80005f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	461a      	mov	r2, r3
 80005fc:	463b      	mov	r3, r7
 80005fe:	4934      	ldr	r1, [pc, #208]	@ (80006d0 <core_update+0xf0>)
 8000600:	4618      	mov	r0, r3
 8000602:	f006 fef7 	bl	80073f4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8000606:	463b      	mov	r3, r7
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fde9 	bl	80001e0 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	b29a      	uxth	r2, r3
 8000612:	4639      	mov	r1, r7
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	482e      	ldr	r0, [pc, #184]	@ (80006d4 <core_update+0xf4>)
 800061a:	f003 fd45 	bl	80040a8 <HAL_UART_Transmit>

    // === 메시지 해석 및 처리 ===
    switch (msg[0]) {
 800061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b03      	cmp	r3, #3
 8000624:	d00c      	beq.n	8000640 <core_update+0x60>
 8000626:	2b03      	cmp	r3, #3
 8000628:	dc33      	bgt.n	8000692 <core_update+0xb2>
 800062a:	2b01      	cmp	r3, #1
 800062c:	d002      	beq.n	8000634 <core_update+0x54>
 800062e:	2b02      	cmp	r3, #2
 8000630:	d003      	beq.n	800063a <core_update+0x5a>
        	// 버튼 5 누를 시 로그아웃

        	break;

        default:
        	break;
 8000632:	e02e      	b.n	8000692 <core_update+0xb2>
        	Motor_Awake();
 8000634:	f000 fa98 	bl	8000b68 <Motor_Awake>
        	break;
 8000638:	e02e      	b.n	8000698 <core_update+0xb8>
        	Motor_Sleep();
 800063a:	f000 fa89 	bl	8000b50 <Motor_Sleep>
        	break;
 800063e:	e02b      	b.n	8000698 <core_update+0xb8>
        	uint8_t cmd = getIRCMD();
 8000640:	f000 f8b4 	bl	80007ac <getIRCMD>
 8000644:	4603      	mov	r3, r0
 8000646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        	if 		(cmd == IRCMD1) 	setRotateLeft();
 800064a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800064e:	2b0c      	cmp	r3, #12
 8000650:	d102      	bne.n	8000658 <core_update+0x78>
 8000652:	f000 fa13 	bl	8000a7c <setRotateLeft>
        	break;
 8000656:	e01e      	b.n	8000696 <core_update+0xb6>
        	else if	(cmd == IRCMD2) 	setRotateRight();
 8000658:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800065c:	2b18      	cmp	r3, #24
 800065e:	d102      	bne.n	8000666 <core_update+0x86>
 8000660:	f000 fa00 	bl	8000a64 <setRotateRight>
        	break;
 8000664:	e017      	b.n	8000696 <core_update+0xb6>
        	else if	(cmd == IRCMD3) 	MotorOnOffToggle();
 8000666:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800066a:	2b5e      	cmp	r3, #94	@ 0x5e
 800066c:	d102      	bne.n	8000674 <core_update+0x94>
 800066e:	f000 fa11 	bl	8000a94 <MotorOnOffToggle>
        	break;
 8000672:	e010      	b.n	8000696 <core_update+0xb6>
        	else if (cmd == IRCMD4)		{
 8000674:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000678:	2b08      	cmp	r3, #8
 800067a:	d103      	bne.n	8000684 <core_update+0xa4>
        		setUIDMgrMode(2);
 800067c:	2002      	movs	r0, #2
 800067e:	f000 fcb9 	bl	8000ff4 <setUIDMgrMode>
        	break;
 8000682:	e008      	b.n	8000696 <core_update+0xb6>
        	else if (cmd == IRCMD5)		Logout();
 8000684:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000688:	2b1c      	cmp	r3, #28
 800068a:	d104      	bne.n	8000696 <core_update+0xb6>
 800068c:	f000 f826 	bl	80006dc <Logout>
        	break;
 8000690:	e001      	b.n	8000696 <core_update+0xb6>
        	break;
 8000692:	bf00      	nop
 8000694:	e000      	b.n	8000698 <core_update+0xb8>
        	break;
 8000696:	bf00      	nop
    }

    // 큐 인덱스 갱신
    core_msg_tail = (core_msg_tail + 1) % MAX_MSG_QUEUE;
 8000698:	4b0b      	ldr	r3, [pc, #44]	@ (80006c8 <core_update+0xe8>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	1c5a      	adds	r2, r3, #1
 800069e:	4b0e      	ldr	r3, [pc, #56]	@ (80006d8 <core_update+0xf8>)
 80006a0:	fb83 1302 	smull	r1, r3, r3, r2
 80006a4:	10d9      	asrs	r1, r3, #3
 80006a6:	17d3      	asrs	r3, r2, #31
 80006a8:	1ac9      	subs	r1, r1, r3
 80006aa:	460b      	mov	r3, r1
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	440b      	add	r3, r1
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	1ad1      	subs	r1, r2, r3
 80006b4:	b2ca      	uxtb	r2, r1
 80006b6:	4b04      	ldr	r3, [pc, #16]	@ (80006c8 <core_update+0xe8>)
 80006b8:	701a      	strb	r2, [r3, #0]
 80006ba:	e000      	b.n	80006be <core_update+0xde>
    if (core_msg_head == core_msg_tail) return; // 큐 비어있음
 80006bc:	bf00      	nop


}
 80006be:	3728      	adds	r7, #40	@ 0x28
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000090 	.word	0x20000090
 80006c8:	20000091 	.word	0x20000091
 80006cc:	2000007c 	.word	0x2000007c
 80006d0:	08007d6c 	.word	0x08007d6c
 80006d4:	200001b4 	.word	0x200001b4
 80006d8:	66666667 	.word	0x66666667

080006dc <Logout>:

void Logout(){
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	Motor_Sleep();
 80006e0:	f000 fa36 	bl	8000b50 <Motor_Sleep>
	HAL_UART_Transmit(&huart2, (uint8_t*)"Logout\r\n", strlen("Logout\r\n"), HAL_MAX_DELAY);
 80006e4:	f04f 33ff 	mov.w	r3, #4294967295
 80006e8:	2208      	movs	r2, #8
 80006ea:	4903      	ldr	r1, [pc, #12]	@ (80006f8 <Logout+0x1c>)
 80006ec:	4803      	ldr	r0, [pc, #12]	@ (80006fc <Logout+0x20>)
 80006ee:	f003 fcdb 	bl	80040a8 <HAL_UART_Transmit>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08007d80 	.word	0x08007d80
 80006fc:	200001b4 	.word	0x200001b4

08000700 <Core_PostMsg>:
void Core_PostMsg(uint8_t msg_type) {
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	71fb      	strb	r3, [r7, #7]
    core_msg_queue[core_msg_head] = msg_type;
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <Core_PostMsg+0x44>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	4619      	mov	r1, r3
 8000710:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <Core_PostMsg+0x48>)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	5453      	strb	r3, [r2, r1]
    core_msg_head = (core_msg_head + 1) % MAX_MSG_QUEUE;
 8000716:	4b0b      	ldr	r3, [pc, #44]	@ (8000744 <Core_PostMsg+0x44>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	1c5a      	adds	r2, r3, #1
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <Core_PostMsg+0x4c>)
 800071e:	fb83 1302 	smull	r1, r3, r3, r2
 8000722:	10d9      	asrs	r1, r3, #3
 8000724:	17d3      	asrs	r3, r2, #31
 8000726:	1ac9      	subs	r1, r1, r3
 8000728:	460b      	mov	r3, r1
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	440b      	add	r3, r1
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	1ad1      	subs	r1, r2, r3
 8000732:	b2ca      	uxtb	r2, r1
 8000734:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <Core_PostMsg+0x44>)
 8000736:	701a      	strb	r2, [r3, #0]
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	20000090 	.word	0x20000090
 8000748:	2000007c 	.word	0x2000007c
 800074c:	66666667 	.word	0x66666667

08000750 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) // Blue Button
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000760:	d10a      	bne.n	8000778 <HAL_GPIO_EXTI_Callback+0x28>
    {
    	setUIDMgrMode(1);
 8000762:	2001      	movs	r0, #1
 8000764:	f000 fc46 	bl	8000ff4 <setUIDMgrMode>
       HAL_UART_Transmit(&huart2, (uint8_t*)"Delete Mode: Please tag your card\r\n", strlen("Delete Mode: Please tag your card\r\n"), HAL_MAX_DELAY);
 8000768:	f04f 33ff 	mov.w	r3, #4294967295
 800076c:	2223      	movs	r2, #35	@ 0x23
 800076e:	4907      	ldr	r1, [pc, #28]	@ (800078c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000770:	4807      	ldr	r0, [pc, #28]	@ (8000790 <HAL_GPIO_EXTI_Callback+0x40>)
 8000772:	f003 fc99 	bl	80040a8 <HAL_UART_Transmit>
    }
    else if (GPIO_Pin == GPIO_PIN_10) {
    	irCallBack();
    }

}
 8000776:	e005      	b.n	8000784 <HAL_GPIO_EXTI_Callback+0x34>
    else if (GPIO_Pin == GPIO_PIN_10) {
 8000778:	88fb      	ldrh	r3, [r7, #6]
 800077a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800077e:	d101      	bne.n	8000784 <HAL_GPIO_EXTI_Callback+0x34>
    	irCallBack();
 8000780:	f000 f83c 	bl	80007fc <irCallBack>
}
 8000784:	bf00      	nop
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	08007d8c 	.word	0x08007d8c
 8000790:	200001b4 	.word	0x200001b4

08000794 <isIRKeyReady>:
extern UART_HandleTypeDef huart2;


uint8_t cmd;

uint8_t isIRKeyReady(){	return ir_key_ready; }
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
 8000798:	4b03      	ldr	r3, [pc, #12]	@ (80007a8 <isIRKeyReady+0x14>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	20000099 	.word	0x20000099

080007ac <getIRCMD>:

uint8_t getIRCMD(){
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	return cmd;
 80007b0:	4b03      	ldr	r3, [pc, #12]	@ (80007c0 <getIRCMD+0x14>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	200000a0 	.word	0x200000a0

080007c4 <reset_ir_state>:


void reset_ir_state(void) {
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  ir_data = 0;
 80007c8:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <reset_ir_state+0x28>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
  bit_cnt = 0;
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <reset_ir_state+0x2c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
  receiving = 0;
 80007d4:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <reset_ir_state+0x30>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
  ir_key_ready = 0;
 80007da:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <reset_ir_state+0x34>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000094 	.word	0x20000094
 80007f0:	20000098 	.word	0x20000098
 80007f4:	2000009a 	.word	0x2000009a
 80007f8:	20000099 	.word	0x20000099

080007fc <irCallBack>:
void irCallBack(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0




			uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8000802:	4b3b      	ldr	r3, [pc, #236]	@ (80008f0 <irCallBack+0xf4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000808:	607b      	str	r3, [r7, #4]
	        uint32_t duration = (now - last_time);
 800080a:	4b3a      	ldr	r3, [pc, #232]	@ (80008f4 <irCallBack+0xf8>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	603b      	str	r3, [r7, #0]
	        last_time = now;
 8000814:	4a37      	ldr	r2, [pc, #220]	@ (80008f4 <irCallBack+0xf8>)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	6013      	str	r3, [r2, #0]

	    		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_SET){
 800081a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800081e:	4836      	ldr	r0, [pc, #216]	@ (80008f8 <irCallBack+0xfc>)
 8000820:	f002 f902 	bl	8002a28 <HAL_GPIO_ReadPin>
 8000824:	4603      	mov	r3, r0
 8000826:	2b01      	cmp	r3, #1
 8000828:	d05c      	beq.n	80008e4 <irCallBack+0xe8>
	    		}




	        if (!receiving) {
 800082a:	4b34      	ldr	r3, [pc, #208]	@ (80008fc <irCallBack+0x100>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11f      	bne.n	8000874 <irCallBack+0x78>
	        	if (getUIDMgrMode()) return;
 8000834:	f000 fbd2 	bl	8000fdc <getUIDMgrMode>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d154      	bne.n	80008e8 <irCallBack+0xec>

	          if (duration >= LEADER_MIN && duration <= LEADER_MAX) {
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	f640 52ab 	movw	r2, #3499	@ 0xdab
 8000844:	4293      	cmp	r3, r2
 8000846:	d950      	bls.n	80008ea <irCallBack+0xee>
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	f241 527c 	movw	r2, #5500	@ 0x157c
 800084e:	4293      	cmp	r3, r2
 8000850:	d84b      	bhi.n	80008ea <irCallBack+0xee>
	        	HAL_UART_Transmit(&huart2, (uint8_t*)"IR!!\r\n", strlen("IR!!\r\n"), HAL_MAX_DELAY);
 8000852:	f04f 33ff 	mov.w	r3, #4294967295
 8000856:	2206      	movs	r2, #6
 8000858:	4929      	ldr	r1, [pc, #164]	@ (8000900 <irCallBack+0x104>)
 800085a:	482a      	ldr	r0, [pc, #168]	@ (8000904 <irCallBack+0x108>)
 800085c:	f003 fc24 	bl	80040a8 <HAL_UART_Transmit>
	            receiving = 1;
 8000860:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <irCallBack+0x100>)
 8000862:	2201      	movs	r2, #1
 8000864:	701a      	strb	r2, [r3, #0]
	            bit_cnt = 0;
 8000866:	4b28      	ldr	r3, [pc, #160]	@ (8000908 <irCallBack+0x10c>)
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]
	            ir_data = 0;
 800086c:	4b27      	ldr	r3, [pc, #156]	@ (800090c <irCallBack+0x110>)
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	e03a      	b.n	80008ea <irCallBack+0xee>
	          }
	        }
	    	else {
	          if (duration >= BIT0_MIN && duration <= BIT0_MAX) {
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	f5b3 7fb6 	cmp.w	r3, #364	@ 0x16c
 800087a:	d90a      	bls.n	8000892 <irCallBack+0x96>
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	f240 22fd 	movw	r2, #765	@ 0x2fd
 8000882:	4293      	cmp	r3, r2
 8000884:	d805      	bhi.n	8000892 <irCallBack+0x96>
	            ir_data >>= 1;
 8000886:	4b21      	ldr	r3, [pc, #132]	@ (800090c <irCallBack+0x110>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	085b      	lsrs	r3, r3, #1
 800088c:	4a1f      	ldr	r2, [pc, #124]	@ (800090c <irCallBack+0x110>)
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	e017      	b.n	80008c2 <irCallBack+0xc6>
	          }
	    			else if (duration >= BIT1_MIN && duration <= BIT1_MAX) {
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	f240 526d 	movw	r2, #1389	@ 0x56d
 8000898:	4293      	cmp	r3, r2
 800089a:	d910      	bls.n	80008be <irCallBack+0xc2>
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d80b      	bhi.n	80008be <irCallBack+0xc2>
	            ir_data >>= 1;
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <irCallBack+0x110>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	085b      	lsrs	r3, r3, #1
 80008ac:	4a17      	ldr	r2, [pc, #92]	@ (800090c <irCallBack+0x110>)
 80008ae:	6013      	str	r3, [r2, #0]
	            ir_data |= 0x80000000;
 80008b0:	4b16      	ldr	r3, [pc, #88]	@ (800090c <irCallBack+0x110>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008b8:	4a14      	ldr	r2, [pc, #80]	@ (800090c <irCallBack+0x110>)
 80008ba:	6013      	str	r3, [r2, #0]
 80008bc:	e001      	b.n	80008c2 <irCallBack+0xc6>
	          }
	    			else {
	            reset_ir_state();
 80008be:	f7ff ff81 	bl	80007c4 <reset_ir_state>
	          }

	          if (++bit_cnt == 32) {
 80008c2:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <irCallBack+0x10c>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	3301      	adds	r3, #1
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	4a0e      	ldr	r2, [pc, #56]	@ (8000908 <irCallBack+0x10c>)
 80008ce:	4619      	mov	r1, r3
 80008d0:	7011      	strb	r1, [r2, #0]
 80008d2:	2b20      	cmp	r3, #32
 80008d4:	d109      	bne.n	80008ea <irCallBack+0xee>
	            ir_key_ready = 1;
 80008d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000910 <irCallBack+0x114>)
 80008d8:	2201      	movs	r2, #1
 80008da:	701a      	strb	r2, [r3, #0]
	            receiving = 0;
 80008dc:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <irCallBack+0x100>)
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	e002      	b.n	80008ea <irCallBack+0xee>
	    			return;
 80008e4:	bf00      	nop
 80008e6:	e000      	b.n	80008ea <irCallBack+0xee>
	        	if (getUIDMgrMode()) return;
 80008e8:	bf00      	nop
	          }
	        }
}
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2000016c 	.word	0x2000016c
 80008f4:	2000009c 	.word	0x2000009c
 80008f8:	40020400 	.word	0x40020400
 80008fc:	2000009a 	.word	0x2000009a
 8000900:	08007db0 	.word	0x08007db0
 8000904:	200001b4 	.word	0x200001b4
 8000908:	20000098 	.word	0x20000098
 800090c:	20000094 	.word	0x20000094
 8000910:	20000099 	.word	0x20000099

08000914 <decode>:


uint8_t decode(void) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b090      	sub	sp, #64	@ 0x40
 8000918:	af00      	add	r7, sp, #0
  char msg[64];
  snprintf(msg, sizeof(msg), "Received: 0x%08X\r\n", ir_data);
 800091a:	4b1a      	ldr	r3, [pc, #104]	@ (8000984 <decode+0x70>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4638      	mov	r0, r7
 8000920:	4a19      	ldr	r2, [pc, #100]	@ (8000988 <decode+0x74>)
 8000922:	2140      	movs	r1, #64	@ 0x40
 8000924:	f006 fd30 	bl	8007388 <sniprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000928:	463b      	mov	r3, r7
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fc58 	bl	80001e0 <strlen>
 8000930:	4603      	mov	r3, r0
 8000932:	b29a      	uxth	r2, r3
 8000934:	4639      	mov	r1, r7
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	4814      	ldr	r0, [pc, #80]	@ (800098c <decode+0x78>)
 800093c:	f003 fbb4 	bl	80040a8 <HAL_UART_Transmit>

  cmd = (ir_data >> 16) & 0xFF;
 8000940:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <decode+0x70>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	0c1b      	lsrs	r3, r3, #16
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <decode+0x7c>)
 800094a:	701a      	strb	r2, [r3, #0]

	sprintf(msg, "CMD=0x%02X\r\n", cmd);
 800094c:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <decode+0x7c>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	461a      	mov	r2, r3
 8000952:	463b      	mov	r3, r7
 8000954:	490f      	ldr	r1, [pc, #60]	@ (8000994 <decode+0x80>)
 8000956:	4618      	mov	r0, r3
 8000958:	f006 fd4c 	bl	80073f4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800095c:	463b      	mov	r3, r7
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fc3e 	bl	80001e0 <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	4639      	mov	r1, r7
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	4807      	ldr	r0, [pc, #28]	@ (800098c <decode+0x78>)
 8000970:	f003 fb9a 	bl	80040a8 <HAL_UART_Transmit>
  reset_ir_state();
 8000974:	f7ff ff26 	bl	80007c4 <reset_ir_state>
	return cmd;
 8000978:	4b05      	ldr	r3, [pc, #20]	@ (8000990 <decode+0x7c>)
 800097a:	781b      	ldrb	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	3740      	adds	r7, #64	@ 0x40
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000094 	.word	0x20000094
 8000988:	08007db8 	.word	0x08007db8
 800098c:	200001b4 	.word	0x200001b4
 8000990:	200000a0 	.word	0x200000a0
 8000994:	08007dcc 	.word	0x08007dcc

08000998 <stepMotor>:
  {0, 1, 0, 0},
  {0, 0, 1, 0},
  {0, 0, 0, 1}
};

void stepMotor(int step) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, stepSeq[step][0]);
 80009a0:	4a15      	ldr	r2, [pc, #84]	@ (80009f8 <stepMotor+0x60>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80009a8:	461a      	mov	r2, r3
 80009aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ae:	4813      	ldr	r0, [pc, #76]	@ (80009fc <stepMotor+0x64>)
 80009b0:	f002 f852 	bl	8002a58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, stepSeq[step][1]);
 80009b4:	4a10      	ldr	r2, [pc, #64]	@ (80009f8 <stepMotor+0x60>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4413      	add	r3, r2
 80009bc:	785b      	ldrb	r3, [r3, #1]
 80009be:	461a      	mov	r2, r3
 80009c0:	2108      	movs	r1, #8
 80009c2:	480f      	ldr	r0, [pc, #60]	@ (8000a00 <stepMotor+0x68>)
 80009c4:	f002 f848 	bl	8002a58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, stepSeq[step][2]);
 80009c8:	4a0b      	ldr	r2, [pc, #44]	@ (80009f8 <stepMotor+0x60>)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	4413      	add	r3, r2
 80009d0:	789b      	ldrb	r3, [r3, #2]
 80009d2:	461a      	mov	r2, r3
 80009d4:	2120      	movs	r1, #32
 80009d6:	480a      	ldr	r0, [pc, #40]	@ (8000a00 <stepMotor+0x68>)
 80009d8:	f002 f83e 	bl	8002a58 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, stepSeq[step][3]);
 80009dc:	4a06      	ldr	r2, [pc, #24]	@ (80009f8 <stepMotor+0x60>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	4413      	add	r3, r2
 80009e4:	78db      	ldrb	r3, [r3, #3]
 80009e6:	461a      	mov	r2, r3
 80009e8:	2110      	movs	r1, #16
 80009ea:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <stepMotor+0x68>)
 80009ec:	f002 f834 	bl	8002a58 <HAL_GPIO_WritePin>
}
 80009f0:	bf00      	nop
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	08007fac 	.word	0x08007fac
 80009fc:	40020000 	.word	0x40020000
 8000a00:	40020400 	.word	0x40020400

08000a04 <rotateLeft>:

int stepPos = 0;
volatile int moveDirection = 0;


void rotateLeft(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  stepPos--;
 8000a08:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <rotateLeft+0x2c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <rotateLeft+0x2c>)
 8000a10:	6013      	str	r3, [r2, #0]
  if (stepPos < 0) stepPos = 3;
 8000a12:	4b07      	ldr	r3, [pc, #28]	@ (8000a30 <rotateLeft+0x2c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	da02      	bge.n	8000a20 <rotateLeft+0x1c>
 8000a1a:	4b05      	ldr	r3, [pc, #20]	@ (8000a30 <rotateLeft+0x2c>)
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	601a      	str	r2, [r3, #0]
  stepMotor(stepPos);
 8000a20:	4b03      	ldr	r3, [pc, #12]	@ (8000a30 <rotateLeft+0x2c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ffb7 	bl	8000998 <stepMotor>
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	200000a4 	.word	0x200000a4

08000a34 <rotateRight>:

void rotateRight(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  stepPos++;
 8000a38:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <rotateRight+0x2c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <rotateRight+0x2c>)
 8000a40:	6013      	str	r3, [r2, #0]
  if (stepPos > 3) stepPos = 0;
 8000a42:	4b07      	ldr	r3, [pc, #28]	@ (8000a60 <rotateRight+0x2c>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b03      	cmp	r3, #3
 8000a48:	dd02      	ble.n	8000a50 <rotateRight+0x1c>
 8000a4a:	4b05      	ldr	r3, [pc, #20]	@ (8000a60 <rotateRight+0x2c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
  stepMotor(stepPos);
 8000a50:	4b03      	ldr	r3, [pc, #12]	@ (8000a60 <rotateRight+0x2c>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff ff9f 	bl	8000998 <stepMotor>
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200000a4 	.word	0x200000a4

08000a64 <setRotateRight>:

void setRotateRight(){
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
	motorRotation = RIGHT;
 8000a68:	4b03      	ldr	r3, [pc, #12]	@ (8000a78 <setRotateRight+0x14>)
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	701a      	strb	r2, [r3, #0]
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	200000a1 	.word	0x200000a1

08000a7c <setRotateLeft>:
void setRotateLeft(){
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
	motorRotation = LEFT;
 8000a80:	4b03      	ldr	r3, [pc, #12]	@ (8000a90 <setRotateLeft+0x14>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	701a      	strb	r2, [r3, #0]
}
 8000a86:	bf00      	nop
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	200000a1 	.word	0x200000a1

08000a94 <MotorOnOffToggle>:



void MotorOnOffToggle(){
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0

	isIdle = !isIdle;
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MotorOnOffToggle+0x68>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	bf0c      	ite	eq
 8000aa0:	2301      	moveq	r3, #1
 8000aa2:	2300      	movne	r3, #0
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MotorOnOffToggle+0x68>)
 8000aaa:	701a      	strb	r2, [r3, #0]
	if (isIdle) HAL_UART_Transmit(&huart2, (uint8_t*)"Motor Idle\r\n", strlen("Motor Idle\r\n"), HAL_MAX_DELAY);
 8000aac:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MotorOnOffToggle+0x68>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d007      	beq.n	8000ac4 <MotorOnOffToggle+0x30>
 8000ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ab8:	220c      	movs	r2, #12
 8000aba:	4911      	ldr	r1, [pc, #68]	@ (8000b00 <MotorOnOffToggle+0x6c>)
 8000abc:	4811      	ldr	r0, [pc, #68]	@ (8000b04 <MotorOnOffToggle+0x70>)
 8000abe:	f003 faf3 	bl	80040a8 <HAL_UART_Transmit>
 8000ac2:	e006      	b.n	8000ad2 <MotorOnOffToggle+0x3e>
	else 		HAL_UART_Transmit(&huart2, (uint8_t*)"Motor run\r\n", strlen("Motor run\r\n"), HAL_MAX_DELAY);
 8000ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac8:	220b      	movs	r2, #11
 8000aca:	490f      	ldr	r1, [pc, #60]	@ (8000b08 <MotorOnOffToggle+0x74>)
 8000acc:	480d      	ldr	r0, [pc, #52]	@ (8000b04 <MotorOnOffToggle+0x70>)
 8000ace:	f003 faeb 	bl	80040a8 <HAL_UART_Transmit>
	if (doSleep) HAL_UART_Transmit(&huart2, (uint8_t*)"Motor Sleep\r\n", strlen("Motor Sleep\r\n"), HAL_MAX_DELAY);
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MotorOnOffToggle+0x78>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d007      	beq.n	8000aea <MotorOnOffToggle+0x56>
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295
 8000ade:	220d      	movs	r2, #13
 8000ae0:	490b      	ldr	r1, [pc, #44]	@ (8000b10 <MotorOnOffToggle+0x7c>)
 8000ae2:	4808      	ldr	r0, [pc, #32]	@ (8000b04 <MotorOnOffToggle+0x70>)
 8000ae4:	f003 fae0 	bl	80040a8 <HAL_UART_Transmit>
	else 		HAL_UART_Transmit(&huart2, (uint8_t*)"Motor awake\r\n", strlen("Motor awake\r\n"), HAL_MAX_DELAY);

}
 8000ae8:	e006      	b.n	8000af8 <MotorOnOffToggle+0x64>
	else 		HAL_UART_Transmit(&huart2, (uint8_t*)"Motor awake\r\n", strlen("Motor awake\r\n"), HAL_MAX_DELAY);
 8000aea:	f04f 33ff 	mov.w	r3, #4294967295
 8000aee:	220d      	movs	r2, #13
 8000af0:	4908      	ldr	r1, [pc, #32]	@ (8000b14 <MotorOnOffToggle+0x80>)
 8000af2:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <MotorOnOffToggle+0x70>)
 8000af4:	f003 fad8 	bl	80040a8 <HAL_UART_Transmit>
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200000a2 	.word	0x200000a2
 8000b00:	08007ddc 	.word	0x08007ddc
 8000b04:	200001b4 	.word	0x200001b4
 8000b08:	08007dec 	.word	0x08007dec
 8000b0c:	200000a3 	.word	0x200000a3
 8000b10:	08007df8 	.word	0x08007df8
 8000b14:	08007e08 	.word	0x08007e08

08000b18 <Run_Motor>:
void Run_Motor(){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0




	if (isIdle || doSleep)	return;
 8000b1c:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <Run_Motor+0x2c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d10d      	bne.n	8000b40 <Run_Motor+0x28>
 8000b24:	4b08      	ldr	r3, [pc, #32]	@ (8000b48 <Run_Motor+0x30>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d109      	bne.n	8000b40 <Run_Motor+0x28>


	if (motorRotation == LEFT)	rotateLeft();
 8000b2c:	4b07      	ldr	r3, [pc, #28]	@ (8000b4c <Run_Motor+0x34>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d102      	bne.n	8000b3a <Run_Motor+0x22>
 8000b34:	f7ff ff66 	bl	8000a04 <rotateLeft>
 8000b38:	e003      	b.n	8000b42 <Run_Motor+0x2a>
	else						rotateRight();
 8000b3a:	f7ff ff7b 	bl	8000a34 <rotateRight>
 8000b3e:	e000      	b.n	8000b42 <Run_Motor+0x2a>
	if (isIdle || doSleep)	return;
 8000b40:	bf00      	nop

}
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	200000a2 	.word	0x200000a2
 8000b48:	200000a3 	.word	0x200000a3
 8000b4c:	200000a1 	.word	0x200000a1

08000b50 <Motor_Sleep>:
void Motor_Sleep(){
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
	doSleep = 1;
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <Motor_Sleep+0x14>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	200000a3 	.word	0x200000a3

08000b68 <Motor_Awake>:
void Motor_Awake(){
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
	isIdle = 1;
 8000b6c:	4b05      	ldr	r3, [pc, #20]	@ (8000b84 <Motor_Awake+0x1c>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
	doSleep = 0;
 8000b72:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <Motor_Awake+0x20>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	200000a2 	.word	0x200000a2
 8000b88:	200000a3 	.word	0x200000a3

08000b8c <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af02      	add	r7, sp, #8
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 8000b96:	f107 020f 	add.w	r2, r7, #15
 8000b9a:	1df9      	adds	r1, r7, #7
 8000b9c:	2364      	movs	r3, #100	@ 0x64
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <RC522_SPI_Transfer+0x28>)
 8000ba4:	f002 fcab 	bl	80034fe <HAL_SPI_TransmitReceive>

	return rx_data;
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3710      	adds	r7, #16
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000114 	.word	0x20000114

08000bb8 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	460a      	mov	r2, r1
 8000bc2:	71fb      	strb	r3, [r7, #7]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2140      	movs	r1, #64	@ 0x40
 8000bcc:	480c      	ldr	r0, [pc, #48]	@ (8000c00 <Write_MFRC522+0x48>)
 8000bce:	f001 ff43 	bl	8002a58 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff ffd4 	bl	8000b8c <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8000be4:	79bb      	ldrb	r3, [r7, #6]
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff ffd0 	bl	8000b8c <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000bec:	2201      	movs	r2, #1
 8000bee:	2140      	movs	r1, #64	@ 0x40
 8000bf0:	4803      	ldr	r0, [pc, #12]	@ (8000c00 <Write_MFRC522+0x48>)
 8000bf2:	f001 ff31 	bl	8002a58 <HAL_GPIO_WritePin>
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40020400 	.word	0x40020400

08000c04 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2140      	movs	r1, #64	@ 0x40
 8000c12:	4810      	ldr	r0, [pc, #64]	@ (8000c54 <Read_MFRC522+0x50>)
 8000c14:	f001 ff20 	bl	8002a58 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 8000c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	b25b      	sxtb	r3, r3
 8000c20:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000c24:	b25b      	sxtb	r3, r3
 8000c26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c2a:	b25b      	sxtb	r3, r3
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff ffac 	bl	8000b8c <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff ffa9 	bl	8000b8c <RC522_SPI_Transfer>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	73fb      	strb	r3, [r7, #15]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2140      	movs	r1, #64	@ 0x40
 8000c42:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <Read_MFRC522+0x50>)
 8000c44:	f001 ff08 	bl	8002a58 <HAL_GPIO_WritePin>

	return val;
 8000c48:	7bfb      	ldrb	r3, [r7, #15]

}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40020400 	.word	0x40020400

08000c58 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	460a      	mov	r2, r1
 8000c62:	71fb      	strb	r3, [r7, #7]
 8000c64:	4613      	mov	r3, r2
 8000c66:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f7ff ffca 	bl	8000c04 <Read_MFRC522>
 8000c70:	4603      	mov	r3, r0
 8000c72:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8000c74:	7bfa      	ldrb	r2, [r7, #15]
 8000c76:	79bb      	ldrb	r3, [r7, #6]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	4611      	mov	r1, r2
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff99 	bl	8000bb8 <Write_MFRC522>
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b084      	sub	sp, #16
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	460a      	mov	r2, r1
 8000c98:	71fb      	strb	r3, [r7, #7]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ffaf 	bl	8000c04 <Read_MFRC522>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8000caa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000cae:	43db      	mvns	r3, r3
 8000cb0:	b25a      	sxtb	r2, r3
 8000cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	79fb      	ldrb	r3, [r7, #7]
 8000cbe:	4611      	mov	r1, r2
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff79 	bl	8000bb8 <Write_MFRC522>
}
 8000cc6:	bf00      	nop
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8000cd2:	2014      	movs	r0, #20
 8000cd4:	f7ff ff96 	bl	8000c04 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8000cd8:	2103      	movs	r1, #3
 8000cda:	2014      	movs	r0, #20
 8000cdc:	f7ff ffbc 	bl	8000c58 <SetBitMask>
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8000ce8:	210f      	movs	r1, #15
 8000cea:	2001      	movs	r0, #1
 8000cec:	f7ff ff64 	bl	8000bb8 <Write_MFRC522>
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2140      	movs	r1, #64	@ 0x40
 8000cfc:	4813      	ldr	r0, [pc, #76]	@ (8000d4c <MFRC522_Init+0x58>)
 8000cfe:	f001 feab 	bl	8002a58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d08:	4811      	ldr	r0, [pc, #68]	@ (8000d50 <MFRC522_Init+0x5c>)
 8000d0a:	f001 fea5 	bl	8002a58 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8000d0e:	f7ff ffe9 	bl	8000ce4 <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8000d12:	218d      	movs	r1, #141	@ 0x8d
 8000d14:	202a      	movs	r0, #42	@ 0x2a
 8000d16:	f7ff ff4f 	bl	8000bb8 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8000d1a:	213e      	movs	r1, #62	@ 0x3e
 8000d1c:	202b      	movs	r0, #43	@ 0x2b
 8000d1e:	f7ff ff4b 	bl	8000bb8 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 8000d22:	211e      	movs	r1, #30
 8000d24:	202d      	movs	r0, #45	@ 0x2d
 8000d26:	f7ff ff47 	bl	8000bb8 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	202c      	movs	r0, #44	@ 0x2c
 8000d2e:	f7ff ff43 	bl	8000bb8 <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8000d32:	2140      	movs	r1, #64	@ 0x40
 8000d34:	2015      	movs	r0, #21
 8000d36:	f7ff ff3f 	bl	8000bb8 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8000d3a:	213d      	movs	r1, #61	@ 0x3d
 8000d3c:	2011      	movs	r0, #17
 8000d3e:	f7ff ff3b 	bl	8000bb8 <Write_MFRC522>

	AntennaOn();
 8000d42:	f7ff ffc4 	bl	8000cce <AntennaOn>
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40020000 	.word	0x40020000

08000d54 <MFRC522_ToCard>:
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen,
                     uchar *backData, uint *backLen)
{
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	4603      	mov	r3, r0
 8000d60:	73fb      	strb	r3, [r7, #15]
 8000d62:	4613      	mov	r3, r2
 8000d64:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8000d66:	2302      	movs	r3, #2
 8000d68:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0, waitIRq = 0, n, lastBits;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	77bb      	strb	r3, [r7, #30]
 8000d6e:	2300      	movs	r3, #0
 8000d70:	777b      	strb	r3, [r7, #29]
    uint i;

    switch (command)
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	2b0c      	cmp	r3, #12
 8000d76:	d006      	beq.n	8000d86 <MFRC522_ToCard+0x32>
 8000d78:	2b0e      	cmp	r3, #14
 8000d7a:	d109      	bne.n	8000d90 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:
            irqEn = 0x12;
 8000d7c:	2312      	movs	r3, #18
 8000d7e:	77bb      	strb	r3, [r7, #30]
            waitIRq = 0x10;  // IdleIRq
 8000d80:	2310      	movs	r3, #16
 8000d82:	777b      	strb	r3, [r7, #29]
            break;
 8000d84:	e005      	b.n	8000d92 <MFRC522_ToCard+0x3e>
        case PCD_TRANSCEIVE:
            irqEn = 0x77;
 8000d86:	2377      	movs	r3, #119	@ 0x77
 8000d88:	77bb      	strb	r3, [r7, #30]
            waitIRq = 0x30;  // RxIRq | IdleIrq
 8000d8a:	2330      	movs	r3, #48	@ 0x30
 8000d8c:	777b      	strb	r3, [r7, #29]
            break;
 8000d8e:	e000      	b.n	8000d92 <MFRC522_ToCard+0x3e>
        default:
            break;
 8000d90:	bf00      	nop
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);
 8000d92:	7fbb      	ldrb	r3, [r7, #30]
 8000d94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	2002      	movs	r0, #2
 8000d9e:	f7ff ff0b 	bl	8000bb8 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);
 8000da2:	2180      	movs	r1, #128	@ 0x80
 8000da4:	2004      	movs	r0, #4
 8000da6:	f7ff ff72 	bl	8000c8e <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);
 8000daa:	2180      	movs	r1, #128	@ 0x80
 8000dac:	200a      	movs	r0, #10
 8000dae:	f7ff ff53 	bl	8000c58 <SetBitMask>
    Write_MFRC522(CommandReg, PCD_IDLE);
 8000db2:	2100      	movs	r1, #0
 8000db4:	2001      	movs	r0, #1
 8000db6:	f7ff feff 	bl	8000bb8 <Write_MFRC522>

    for (i = 0; i < sendLen; i++)
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61bb      	str	r3, [r7, #24]
 8000dbe:	e00a      	b.n	8000dd6 <MFRC522_ToCard+0x82>
        Write_MFRC522(FIFODataReg, sendData[i]);
 8000dc0:	68ba      	ldr	r2, [r7, #8]
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	2009      	movs	r0, #9
 8000dcc:	f7ff fef4 	bl	8000bb8 <Write_MFRC522>
    for (i = 0; i < sendLen; i++)
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	61bb      	str	r3, [r7, #24]
 8000dd6:	7bbb      	ldrb	r3, [r7, #14]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d3f0      	bcc.n	8000dc0 <MFRC522_ToCard+0x6c>

    Write_MFRC522(CommandReg, command);
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	4619      	mov	r1, r3
 8000de2:	2001      	movs	r0, #1
 8000de4:	f7ff fee8 	bl	8000bb8 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	2b0c      	cmp	r3, #12
 8000dec:	d103      	bne.n	8000df6 <MFRC522_ToCard+0xa2>
        SetBitMask(BitFramingReg, 0x80);
 8000dee:	2180      	movs	r1, #128	@ 0x80
 8000df0:	200d      	movs	r0, #13
 8000df2:	f7ff ff31 	bl	8000c58 <SetBitMask>

    // ??
    i = 5000;
 8000df6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000dfa:	61bb      	str	r3, [r7, #24]
    do {
        n = Read_MFRC522(CommIrqReg);
 8000dfc:	2004      	movs	r0, #4
 8000dfe:	f7ff ff01 	bl	8000c04 <Read_MFRC522>
 8000e02:	4603      	mov	r3, r0
 8000e04:	773b      	strb	r3, [r7, #28]
        i--;
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	61bb      	str	r3, [r7, #24]
    } while (i && !(n & waitIRq) && !(n & 0x01));
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d00a      	beq.n	8000e28 <MFRC522_ToCard+0xd4>
 8000e12:	7f3a      	ldrb	r2, [r7, #28]
 8000e14:	7f7b      	ldrb	r3, [r7, #29]
 8000e16:	4013      	ands	r3, r2
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d104      	bne.n	8000e28 <MFRC522_ToCard+0xd4>
 8000e1e:	7f3b      	ldrb	r3, [r7, #28]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d0e9      	beq.n	8000dfc <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);
 8000e28:	2180      	movs	r1, #128	@ 0x80
 8000e2a:	200d      	movs	r0, #13
 8000e2c:	f7ff ff2f 	bl	8000c8e <ClearBitMask>

    if (i != 0)
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d04d      	beq.n	8000ed2 <MFRC522_ToCard+0x17e>
    {
        if (!(Read_MFRC522(ErrorReg) & 0x1B))
 8000e36:	2006      	movs	r0, #6
 8000e38:	f7ff fee4 	bl	8000c04 <Read_MFRC522>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	f003 031b 	and.w	r3, r3, #27
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d143      	bne.n	8000ece <MFRC522_ToCard+0x17a>
        {
            status = MI_OK;
 8000e46:	2300      	movs	r3, #0
 8000e48:	77fb      	strb	r3, [r7, #31]
            if (n & 0x01)  // IdleIrq
 8000e4a:	7f3b      	ldrb	r3, [r7, #28]
 8000e4c:	f003 0301 	and.w	r3, r3, #1
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MFRC522_ToCard+0x104>
                status = MI_NOTAGERR;
 8000e54:	2301      	movs	r3, #1
 8000e56:	77fb      	strb	r3, [r7, #31]

            if (command == PCD_TRANSCEIVE)
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	2b0c      	cmp	r3, #12
 8000e5c:	d139      	bne.n	8000ed2 <MFRC522_ToCard+0x17e>
            {
                n = Read_MFRC522(FIFOLevelReg);
 8000e5e:	200a      	movs	r0, #10
 8000e60:	f7ff fed0 	bl	8000c04 <Read_MFRC522>
 8000e64:	4603      	mov	r3, r0
 8000e66:	773b      	strb	r3, [r7, #28]
                lastBits = Read_MFRC522(ControlReg) & 0x07;
 8000e68:	200c      	movs	r0, #12
 8000e6a:	f7ff fecb 	bl	8000c04 <Read_MFRC522>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	f003 0307 	and.w	r3, r3, #7
 8000e74:	75fb      	strb	r3, [r7, #23]
                *backLen = lastBits ? (n - 1)*8 + lastBits : n*8;
 8000e76:	7dfb      	ldrb	r3, [r7, #23]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d006      	beq.n	8000e8a <MFRC522_ToCard+0x136>
 8000e7c:	7f3b      	ldrb	r3, [r7, #28]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	00da      	lsls	r2, r3, #3
 8000e82:	7dfb      	ldrb	r3, [r7, #23]
 8000e84:	4413      	add	r3, r2
 8000e86:	461a      	mov	r2, r3
 8000e88:	e002      	b.n	8000e90 <MFRC522_ToCard+0x13c>
 8000e8a:	7f3b      	ldrb	r3, [r7, #28]
 8000e8c:	00db      	lsls	r3, r3, #3
 8000e8e:	461a      	mov	r2, r3
 8000e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e92:	601a      	str	r2, [r3, #0]

                if (n == 0) n = 1;
 8000e94:	7f3b      	ldrb	r3, [r7, #28]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <MFRC522_ToCard+0x14a>
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	773b      	strb	r3, [r7, #28]
                if (n > MAX_LEN) n = MAX_LEN;
 8000e9e:	7f3b      	ldrb	r3, [r7, #28]
 8000ea0:	2b10      	cmp	r3, #16
 8000ea2:	d901      	bls.n	8000ea8 <MFRC522_ToCard+0x154>
 8000ea4:	2310      	movs	r3, #16
 8000ea6:	773b      	strb	r3, [r7, #28]

                for (i = 0; i < n; i++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	61bb      	str	r3, [r7, #24]
 8000eac:	e00a      	b.n	8000ec4 <MFRC522_ToCard+0x170>
                    backData[i] = Read_MFRC522(FIFODataReg);
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	18d4      	adds	r4, r2, r3
 8000eb4:	2009      	movs	r0, #9
 8000eb6:	f7ff fea5 	bl	8000c04 <Read_MFRC522>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	7023      	strb	r3, [r4, #0]
                for (i = 0; i < n; i++)
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	61bb      	str	r3, [r7, #24]
 8000ec4:	7f3b      	ldrb	r3, [r7, #28]
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d3f0      	bcc.n	8000eae <MFRC522_ToCard+0x15a>
 8000ecc:	e001      	b.n	8000ed2 <MFRC522_ToCard+0x17e>
            }
        }
        else status = MI_ERR;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	77fb      	strb	r3, [r7, #31]
    }
    return status;
 8000ed2:	7ffb      	ldrb	r3, [r7, #31]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3724      	adds	r7, #36	@ 0x24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd90      	pop	{r4, r7, pc}

08000edc <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	71fb      	strb	r3, [r7, #7]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8000ee8:	2107      	movs	r1, #7
 8000eea:	200d      	movs	r0, #13
 8000eec:	f7ff fe64 	bl	8000bb8 <Write_MFRC522>

	TagType[0] = reqMode;
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	79fa      	ldrb	r2, [r7, #7]
 8000ef4:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8000ef6:	f107 0308 	add.w	r3, r7, #8
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	2201      	movs	r2, #1
 8000f00:	6839      	ldr	r1, [r7, #0]
 8000f02:	200c      	movs	r0, #12
 8000f04:	f7ff ff26 	bl	8000d54 <MFRC522_ToCard>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d102      	bne.n	8000f18 <MFRC522_Request+0x3c>
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	2b10      	cmp	r3, #16
 8000f16:	d001      	beq.n	8000f1c <MFRC522_Request+0x40>
	{
		status = MI_ERR;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	73fb      	strb	r3, [r7, #15]
	}




	return status;
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08e      	sub	sp, #56	@ 0x38
 8000f2c:	af02      	add	r7, sp, #8
 8000f2e:	6078      	str	r0, [r7, #4]
    uchar status;
    uint unLen;
    uchar i, serNumCheck = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    Write_MFRC522(BitFramingReg, 0x00);  // TxLastBists = 0
 8000f36:	2100      	movs	r1, #0
 8000f38:	200d      	movs	r0, #13
 8000f3a:	f7ff fe3d 	bl	8000bb8 <Write_MFRC522>
    serNum[0] = PICC_ANTICOLL;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2293      	movs	r2, #147	@ 0x93
 8000f42:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3301      	adds	r3, #1
 8000f48:	2220      	movs	r2, #32
 8000f4a:	701a      	strb	r2, [r3, #0]

    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8000f4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2202      	movs	r2, #2
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	200c      	movs	r0, #12
 8000f5a:	f7ff fefb 	bl	8000d54 <MFRC522_ToCard>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		char msg[32];
		// sprintf(msg, "UID bits: %d\r\n", unLen);
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000f64:	f107 0308 	add.w	r3, r7, #8
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff f939 	bl	80001e0 <strlen>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	f107 0108 	add.w	r1, r7, #8
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7a:	4817      	ldr	r0, [pc, #92]	@ (8000fd8 <MFRC522_Anticoll+0xb0>)
 8000f7c:	f003 f894 	bl	80040a8 <HAL_UART_Transmit>

    if (status == MI_OK)
 8000f80:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d120      	bne.n	8000fca <MFRC522_Anticoll+0xa2>
    {
        // UID = 5??? (0~3 : UID, 4 : ?????)
        for (i = 0; i < 4; i++)
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000f8e:	e00e      	b.n	8000fae <MFRC522_Anticoll+0x86>
        {
            serNumCheck ^= serNum[i];
 8000f90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4413      	add	r3, r2
 8000f98:	781a      	ldrb	r2, [r3, #0]
 8000f9a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f9e:	4053      	eors	r3, r2
 8000fa0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        for (i = 0; i < 4; i++)
 8000fa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000fa8:	3301      	adds	r3, #1
 8000faa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000fae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d9ec      	bls.n	8000f90 <MFRC522_Anticoll+0x68>
        }
        if (serNumCheck != serNum[4])
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	3304      	adds	r3, #4
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d002      	beq.n	8000fca <MFRC522_Anticoll+0xa2>
        {
            status = MI_ERR;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }
    return status;
 8000fca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3730      	adds	r7, #48	@ 0x30
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200001b4 	.word	0x200001b4

08000fdc <getUIDMgrMode>:

uint8_t uid_cache[MAX_UID_COUNT][UID_LENGTH];
int uid_cache_count = 0;
uint8_t Mode = 0;

uint8_t getUIDMgrMode() {
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
    return Mode;
 8000fe0:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <getUIDMgrMode+0x14>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000110 	.word	0x20000110

08000ff4 <setUIDMgrMode>:

void setUIDMgrMode(uint8_t mode) {
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
    Mode = mode;
 8000ffe:	4a04      	ldr	r2, [pc, #16]	@ (8001010 <setUIDMgrMode+0x1c>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	7013      	strb	r3, [r2, #0]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000110 	.word	0x20000110

08001014 <GetFlashAddress>:

static uint32_t GetFlashAddress(uint16_t index) {
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	80fb      	strh	r3, [r7, #6]
    return FLASH_UID_BASE_ADDR + (index * UID_TOTAL_LENGTH);
 800101e:	88fa      	ldrh	r2, [r7, #6]
 8001020:	4613      	mov	r3, r2
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	4413      	add	r3, r2
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800102c:	f503 23c0 	add.w	r3, r3, #393216	@ 0x60000
}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <UIDManager_Init>:

void UIDManager_Init(void) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
    uid_cache_count = 0;
 8001042:	4b24      	ldr	r3, [pc, #144]	@ (80010d4 <UIDManager_Init+0x98>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < MAX_UID_COUNT; i++) {
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	e039      	b.n	80010c2 <UIDManager_Init+0x86>
        uint32_t addr = GetFlashAddress(i);
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	b29b      	uxth	r3, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ffde 	bl	8001014 <GetFlashAddress>
 8001058:	60b8      	str	r0, [r7, #8]
        uint8_t *flash_ptr = (uint8_t*)addr;
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	607b      	str	r3, [r7, #4]

        if (flash_ptr[0] == 0xA5) {
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2ba5      	cmp	r3, #165	@ 0xa5
 8001064:	d12a      	bne.n	80010bc <UIDManager_Init+0x80>
            uint8_t *uid_data = &flash_ptr[1];
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3301      	adds	r3, #1
 800106a:	603b      	str	r3, [r7, #0]
            int is_zero = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	613b      	str	r3, [r7, #16]

            for (int j = 0; j < UID_LENGTH; j++) {
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e00b      	b.n	800108e <UIDManager_Init+0x52>
                if (uid_data[j] != 0x00) {
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	683a      	ldr	r2, [r7, #0]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d002      	beq.n	8001088 <UIDManager_Init+0x4c>
                    is_zero = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
                    break;
 8001086:	e005      	b.n	8001094 <UIDManager_Init+0x58>
            for (int j = 0; j < UID_LENGTH; j++) {
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	3301      	adds	r3, #1
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2b04      	cmp	r3, #4
 8001092:	ddf0      	ble.n	8001076 <UIDManager_Init+0x3a>
                }
            }

            if (!is_zero) {
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d110      	bne.n	80010bc <UIDManager_Init+0x80>
                memcpy(uid_cache[uid_cache_count], uid_data, UID_LENGTH);
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <UIDManager_Init+0x98>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	4613      	mov	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	4a0c      	ldr	r2, [pc, #48]	@ (80010d8 <UIDManager_Init+0x9c>)
 80010a6:	4413      	add	r3, r2
 80010a8:	2205      	movs	r2, #5
 80010aa:	6839      	ldr	r1, [r7, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f006 fa07 	bl	80074c0 <memcpy>
                uid_cache_count++;
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <UIDManager_Init+0x98>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	3301      	adds	r3, #1
 80010b8:	4a06      	ldr	r2, [pc, #24]	@ (80010d4 <UIDManager_Init+0x98>)
 80010ba:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < MAX_UID_COUNT; i++) {
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	2b13      	cmp	r3, #19
 80010c6:	ddc2      	ble.n	800104e <UIDManager_Init+0x12>
            }
        }
    }
}
 80010c8:	bf00      	nop
 80010ca:	bf00      	nop
 80010cc:	3718      	adds	r7, #24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	2000010c 	.word	0x2000010c
 80010d8:	200000a8 	.word	0x200000a8

080010dc <UIDManager_IsRegistered>:

int UIDManager_IsRegistered(uint8_t *uid) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < uid_cache_count; i++) {
 80010e4:	2300      	movs	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	e012      	b.n	8001110 <UIDManager_IsRegistered+0x34>
        if (memcmp(uid_cache[i], uid, UID_LENGTH) == 0) {
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	4613      	mov	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	4a0c      	ldr	r2, [pc, #48]	@ (8001124 <UIDManager_IsRegistered+0x48>)
 80010f4:	4413      	add	r3, r2
 80010f6:	2205      	movs	r2, #5
 80010f8:	6879      	ldr	r1, [r7, #4]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f006 f99c 	bl	8007438 <memcmp>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <UIDManager_IsRegistered+0x2e>
            return 1;
 8001106:	2301      	movs	r3, #1
 8001108:	e008      	b.n	800111c <UIDManager_IsRegistered+0x40>
    for (int i = 0; i < uid_cache_count; i++) {
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	3301      	adds	r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <UIDManager_IsRegistered+0x4c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	429a      	cmp	r2, r3
 8001118:	dbe7      	blt.n	80010ea <UIDManager_IsRegistered+0xe>
        }
    }
    return 0;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	200000a8 	.word	0x200000a8
 8001128:	2000010c 	.word	0x2000010c

0800112c <UIDManager_SaveUID>:

void UIDManager_SaveUID(uint8_t *uid) {
 800112c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001130:	b0a7      	sub	sp, #156	@ 0x9c
 8001132:	af06      	add	r7, sp, #24
 8001134:	6078      	str	r0, [r7, #4]
    if (UIDManager_IsRegistered(uid)) return;
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff ffd0 	bl	80010dc <UIDManager_IsRegistered>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	f040 8106 	bne.w	8001350 <UIDManager_SaveUID+0x224>

    HAL_FLASH_Unlock();
 8001144:	f001 f85a 	bl	80021fc <HAL_FLASH_Unlock>

    int saved = 0;
 8001148:	2300      	movs	r3, #0
 800114a:	67fb      	str	r3, [r7, #124]	@ 0x7c

    // 우선 사용 가능한 공간(0xFF 또는 0x00)을 찾는다
    for (int i = 0; i < MAX_UID_COUNT; i++) {
 800114c:	2300      	movs	r3, #0
 800114e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001150:	e050      	b.n	80011f4 <UIDManager_SaveUID+0xc8>
        uint32_t addr = GetFlashAddress(i);
 8001152:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001154:	b29b      	uxth	r3, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ff5c 	bl	8001014 <GetFlashAddress>
 800115c:	66b8      	str	r0, [r7, #104]	@ 0x68
        uint8_t *flash_ptr = (uint8_t*)addr;
 800115e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001160:	667b      	str	r3, [r7, #100]	@ 0x64

        if (flash_ptr[0] == 0xFF || flash_ptr[0] == 0x00) {
 8001162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2bff      	cmp	r3, #255	@ 0xff
 8001168:	d003      	beq.n	8001172 <UIDManager_SaveUID+0x46>
 800116a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d13d      	bne.n	80011ee <UIDManager_SaveUID+0xc2>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, 0xA5) != HAL_OK) break;
 8001172:	f04f 02a5 	mov.w	r2, #165	@ 0xa5
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800117c:	2000      	movs	r0, #0
 800117e:	f000 ffeb 	bl	8002158 <HAL_FLASH_Program>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d139      	bne.n	80011fc <UIDManager_SaveUID+0xd0>
            for (int j = 0; j < UID_LENGTH; j++) {
 8001188:	2300      	movs	r3, #0
 800118a:	677b      	str	r3, [r7, #116]	@ 0x74
 800118c:	e016      	b.n	80011bc <UIDManager_SaveUID+0x90>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + 1 + j, uid[j]) != HAL_OK) break;
 800118e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001192:	4413      	add	r3, r2
 8001194:	1c59      	adds	r1, r3, #1
 8001196:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2200      	movs	r2, #0
 80011a2:	4698      	mov	r8, r3
 80011a4:	4691      	mov	r9, r2
 80011a6:	4642      	mov	r2, r8
 80011a8:	464b      	mov	r3, r9
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 ffd4 	bl	8002158 <HAL_FLASH_Program>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d106      	bne.n	80011c4 <UIDManager_SaveUID+0x98>
            for (int j = 0; j < UID_LENGTH; j++) {
 80011b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011b8:	3301      	adds	r3, #1
 80011ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80011bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80011be:	2b04      	cmp	r3, #4
 80011c0:	dde5      	ble.n	800118e <UIDManager_SaveUID+0x62>
 80011c2:	e000      	b.n	80011c6 <UIDManager_SaveUID+0x9a>
                if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + 1 + j, uid[j]) != HAL_OK) break;
 80011c4:	bf00      	nop
            }

            memcpy(uid_cache[uid_cache_count], uid, UID_LENGTH);
 80011c6:	4b65      	ldr	r3, [pc, #404]	@ (800135c <UIDManager_SaveUID+0x230>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	4613      	mov	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	4a63      	ldr	r2, [pc, #396]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80011d2:	4413      	add	r3, r2
 80011d4:	2205      	movs	r2, #5
 80011d6:	6879      	ldr	r1, [r7, #4]
 80011d8:	4618      	mov	r0, r3
 80011da:	f006 f971 	bl	80074c0 <memcpy>
            uid_cache_count++;
 80011de:	4b5f      	ldr	r3, [pc, #380]	@ (800135c <UIDManager_SaveUID+0x230>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a5d      	ldr	r2, [pc, #372]	@ (800135c <UIDManager_SaveUID+0x230>)
 80011e6:	6013      	str	r3, [r2, #0]
            saved = 1;
 80011e8:	2301      	movs	r3, #1
 80011ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
            void UIDManager_Init(void);
            break;
 80011ec:	e007      	b.n	80011fe <UIDManager_SaveUID+0xd2>
    for (int i = 0; i < MAX_UID_COUNT; i++) {
 80011ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011f0:	3301      	adds	r3, #1
 80011f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80011f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80011f6:	2b13      	cmp	r3, #19
 80011f8:	ddab      	ble.n	8001152 <UIDManager_SaveUID+0x26>
 80011fa:	e000      	b.n	80011fe <UIDManager_SaveUID+0xd2>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, 0xA5) != HAL_OK) break;
 80011fc:	bf00      	nop
        }
    }

    // 저장 실패 시 전체 erase 후 다시 시도
    if (!saved) {
 80011fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001200:	2b00      	cmp	r3, #0
 8001202:	d143      	bne.n	800128c <UIDManager_SaveUID+0x160>
        FLASH_EraseInitTypeDef eraseInit;
        uint32_t pageError = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]

        eraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
        eraseInit.Sector = FLASH_SECTOR_7;
 800120c:	2307      	movs	r3, #7
 800120e:	617b      	str	r3, [r7, #20]
        eraseInit.NbSectors = 1;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
        eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001214:	2302      	movs	r3, #2
 8001216:	61fb      	str	r3, [r7, #28]

        if (HAL_FLASHEx_Erase(&eraseInit, &pageError) == HAL_OK) {
 8001218:	f107 0208 	add.w	r2, r7, #8
 800121c:	f107 030c 	add.w	r3, r7, #12
 8001220:	4611      	mov	r1, r2
 8001222:	4618      	mov	r0, r3
 8001224:	f001 f95c 	bl	80024e0 <HAL_FLASHEx_Erase>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d12e      	bne.n	800128c <UIDManager_SaveUID+0x160>
            uint32_t addr = GetFlashAddress(0);
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fef0 	bl	8001014 <GetFlashAddress>
 8001234:	6638      	str	r0, [r7, #96]	@ 0x60
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, 0xA5);
 8001236:	f04f 02a5 	mov.w	r2, #165	@ 0xa5
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001240:	2000      	movs	r0, #0
 8001242:	f000 ff89 	bl	8002158 <HAL_FLASH_Program>
            for (int j = 0; j < UID_LENGTH; j++) {
 8001246:	2300      	movs	r3, #0
 8001248:	673b      	str	r3, [r7, #112]	@ 0x70
 800124a:	e013      	b.n	8001274 <UIDManager_SaveUID+0x148>
                HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + 1 + j, uid[j]);
 800124c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800124e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001250:	4413      	add	r3, r2
 8001252:	1c59      	adds	r1, r3, #1
 8001254:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	2200      	movs	r2, #0
 8001260:	461c      	mov	r4, r3
 8001262:	4615      	mov	r5, r2
 8001264:	4622      	mov	r2, r4
 8001266:	462b      	mov	r3, r5
 8001268:	2000      	movs	r0, #0
 800126a:	f000 ff75 	bl	8002158 <HAL_FLASH_Program>
            for (int j = 0; j < UID_LENGTH; j++) {
 800126e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001270:	3301      	adds	r3, #1
 8001272:	673b      	str	r3, [r7, #112]	@ 0x70
 8001274:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001276:	2b04      	cmp	r3, #4
 8001278:	dde8      	ble.n	800124c <UIDManager_SaveUID+0x120>
            }
            memcpy(uid_cache[0], uid, UID_LENGTH);
 800127a:	4b39      	ldr	r3, [pc, #228]	@ (8001360 <UIDManager_SaveUID+0x234>)
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	6810      	ldr	r0, [r2, #0]
 8001280:	6018      	str	r0, [r3, #0]
 8001282:	7912      	ldrb	r2, [r2, #4]
 8001284:	711a      	strb	r2, [r3, #4]
            uid_cache_count = 1;
 8001286:	4b35      	ldr	r3, [pc, #212]	@ (800135c <UIDManager_SaveUID+0x230>)
 8001288:	2201      	movs	r2, #1
 800128a:	601a      	str	r2, [r3, #0]
        }
    }

    HAL_FLASH_Lock();
 800128c:	f000 ffd8 	bl	8002240 <HAL_FLASH_Lock>

    // 캐시 출력
    char msg[64];
    HAL_UART_Transmit(&huart2, (uint8_t*)"=== UID Cache ===\r\n", strlen("=== UID Cache ===\r\n"), HAL_MAX_DELAY);
 8001290:	f04f 33ff 	mov.w	r3, #4294967295
 8001294:	2213      	movs	r2, #19
 8001296:	4933      	ldr	r1, [pc, #204]	@ (8001364 <UIDManager_SaveUID+0x238>)
 8001298:	4833      	ldr	r0, [pc, #204]	@ (8001368 <UIDManager_SaveUID+0x23c>)
 800129a:	f002 ff05 	bl	80040a8 <HAL_UART_Transmit>
    for (int i = 0; i < uid_cache_count; i++) {
 800129e:	2300      	movs	r3, #0
 80012a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80012a2:	e048      	b.n	8001336 <UIDManager_SaveUID+0x20a>
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
                 i,
                 uid_cache[i][0],
 80012a4:	492e      	ldr	r1, [pc, #184]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80012a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012a8:	4613      	mov	r3, r2
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	440b      	add	r3, r1
 80012b0:	781b      	ldrb	r3, [r3, #0]
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
 80012b2:	461c      	mov	r4, r3
                 uid_cache[i][1],
 80012b4:	492a      	ldr	r1, [pc, #168]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80012b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012b8:	4613      	mov	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	3301      	adds	r3, #1
 80012c2:	781b      	ldrb	r3, [r3, #0]
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
 80012c4:	461d      	mov	r5, r3
                 uid_cache[i][2],
 80012c6:	4926      	ldr	r1, [pc, #152]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80012c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	440b      	add	r3, r1
 80012d2:	3302      	adds	r3, #2
 80012d4:	781b      	ldrb	r3, [r3, #0]
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
 80012d6:	461e      	mov	r6, r3
                 uid_cache[i][3],
 80012d8:	4921      	ldr	r1, [pc, #132]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80012da:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012dc:	4613      	mov	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4413      	add	r3, r2
 80012e2:	440b      	add	r3, r1
 80012e4:	3303      	adds	r3, #3
 80012e6:	781b      	ldrb	r3, [r3, #0]
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
 80012e8:	603b      	str	r3, [r7, #0]
                 uid_cache[i][4]);
 80012ea:	491d      	ldr	r1, [pc, #116]	@ (8001360 <UIDManager_SaveUID+0x234>)
 80012ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	440b      	add	r3, r1
 80012f6:	3304      	adds	r3, #4
 80012f8:	781b      	ldrb	r3, [r3, #0]
        snprintf(msg, sizeof(msg), "[%2d] %02X %02X %02X %02X %02X\r\n",
 80012fa:	f107 0020 	add.w	r0, r7, #32
 80012fe:	9304      	str	r3, [sp, #16]
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	9303      	str	r3, [sp, #12]
 8001304:	9602      	str	r6, [sp, #8]
 8001306:	9501      	str	r5, [sp, #4]
 8001308:	9400      	str	r4, [sp, #0]
 800130a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800130c:	4a17      	ldr	r2, [pc, #92]	@ (800136c <UIDManager_SaveUID+0x240>)
 800130e:	2140      	movs	r1, #64	@ 0x40
 8001310:	f006 f83a 	bl	8007388 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001314:	f107 0320 	add.w	r3, r7, #32
 8001318:	4618      	mov	r0, r3
 800131a:	f7fe ff61 	bl	80001e0 <strlen>
 800131e:	4603      	mov	r3, r0
 8001320:	b29a      	uxth	r2, r3
 8001322:	f107 0120 	add.w	r1, r7, #32
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	480f      	ldr	r0, [pc, #60]	@ (8001368 <UIDManager_SaveUID+0x23c>)
 800132c:	f002 febc 	bl	80040a8 <HAL_UART_Transmit>
    for (int i = 0; i < uid_cache_count; i++) {
 8001330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001332:	3301      	adds	r3, #1
 8001334:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <UIDManager_SaveUID+0x230>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800133c:	429a      	cmp	r2, r3
 800133e:	dbb1      	blt.n	80012a4 <UIDManager_SaveUID+0x178>
    }
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8001340:	f04f 33ff 	mov.w	r3, #4294967295
 8001344:	2202      	movs	r2, #2
 8001346:	490a      	ldr	r1, [pc, #40]	@ (8001370 <UIDManager_SaveUID+0x244>)
 8001348:	4807      	ldr	r0, [pc, #28]	@ (8001368 <UIDManager_SaveUID+0x23c>)
 800134a:	f002 fead 	bl	80040a8 <HAL_UART_Transmit>
 800134e:	e000      	b.n	8001352 <UIDManager_SaveUID+0x226>
    if (UIDManager_IsRegistered(uid)) return;
 8001350:	bf00      	nop
}
 8001352:	3784      	adds	r7, #132	@ 0x84
 8001354:	46bd      	mov	sp, r7
 8001356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800135a:	bf00      	nop
 800135c:	2000010c 	.word	0x2000010c
 8001360:	200000a8 	.word	0x200000a8
 8001364:	08007e18 	.word	0x08007e18
 8001368:	200001b4 	.word	0x200001b4
 800136c:	08007e2c 	.word	0x08007e2c
 8001370:	08007e50 	.word	0x08007e50

08001374 <UIDManager_DeleteUID>:

int UIDManager_DeleteUID(uint8_t *uid) {
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b08e      	sub	sp, #56	@ 0x38
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 800137c:	f000 ff3e 	bl	80021fc <HAL_FLASH_Unlock>

    // 1. 먼저 캐시에서 해당 UID를 찾고 삭제
    int found = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
    for (int k = 0; k < uid_cache_count; k++) {
 8001384:	2300      	movs	r3, #0
 8001386:	633b      	str	r3, [r7, #48]	@ 0x30
 8001388:	e035      	b.n	80013f6 <UIDManager_DeleteUID+0x82>
        if (memcmp(uid_cache[k], uid, UID_LENGTH) == 0) {
 800138a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	4a5b      	ldr	r2, [pc, #364]	@ (8001500 <UIDManager_DeleteUID+0x18c>)
 8001394:	4413      	add	r3, r2
 8001396:	2205      	movs	r2, #5
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	4618      	mov	r0, r3
 800139c:	f006 f84c 	bl	8007438 <memcmp>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d124      	bne.n	80013f0 <UIDManager_DeleteUID+0x7c>
            for (int m = k; m < uid_cache_count - 1; m++) {
 80013a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013aa:	e013      	b.n	80013d4 <UIDManager_DeleteUID+0x60>
                memcpy(uid_cache[m], uid_cache[m + 1], UID_LENGTH);
 80013ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	4a52      	ldr	r2, [pc, #328]	@ (8001500 <UIDManager_DeleteUID+0x18c>)
 80013b6:	1898      	adds	r0, r3, r2
 80013b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ba:	1c5a      	adds	r2, r3, #1
 80013bc:	4613      	mov	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	4a4f      	ldr	r2, [pc, #316]	@ (8001500 <UIDManager_DeleteUID+0x18c>)
 80013c4:	4413      	add	r3, r2
 80013c6:	2205      	movs	r2, #5
 80013c8:	4619      	mov	r1, r3
 80013ca:	f006 f879 	bl	80074c0 <memcpy>
            for (int m = k; m < uid_cache_count - 1; m++) {
 80013ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d0:	3301      	adds	r3, #1
 80013d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001504 <UIDManager_DeleteUID+0x190>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	3b01      	subs	r3, #1
 80013da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013dc:	429a      	cmp	r2, r3
 80013de:	dbe5      	blt.n	80013ac <UIDManager_DeleteUID+0x38>
            }
            uid_cache_count--;
 80013e0:	4b48      	ldr	r3, [pc, #288]	@ (8001504 <UIDManager_DeleteUID+0x190>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3b01      	subs	r3, #1
 80013e6:	4a47      	ldr	r2, [pc, #284]	@ (8001504 <UIDManager_DeleteUID+0x190>)
 80013e8:	6013      	str	r3, [r2, #0]
            found = 1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80013ee:	e007      	b.n	8001400 <UIDManager_DeleteUID+0x8c>
    for (int k = 0; k < uid_cache_count; k++) {
 80013f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013f2:	3301      	adds	r3, #1
 80013f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80013f6:	4b43      	ldr	r3, [pc, #268]	@ (8001504 <UIDManager_DeleteUID+0x190>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013fc:	429a      	cmp	r2, r3
 80013fe:	dbc4      	blt.n	800138a <UIDManager_DeleteUID+0x16>
        }
    }

    if (!found) {
 8001400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001402:	2b00      	cmp	r3, #0
 8001404:	d103      	bne.n	800140e <UIDManager_DeleteUID+0x9a>
        HAL_FLASH_Lock();
 8001406:	f000 ff1b 	bl	8002240 <HAL_FLASH_Lock>
        return 0; // UID not found
 800140a:	2300      	movs	r3, #0
 800140c:	e074      	b.n	80014f8 <UIDManager_DeleteUID+0x184>

    // 2. UID 저장 영역이 포함된 섹터를 지움
    FLASH_EraseInitTypeDef eraseInit;
    uint32_t sectorError;

    eraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
    eraseInit.Sector    = FLASH_SECTOR_7;  // FLASH_UID_BASE_ADDR이 속한 섹터 번호로 변경
 8001412:	2307      	movs	r3, #7
 8001414:	617b      	str	r3, [r7, #20]
    eraseInit.NbSectors = 1;
 8001416:	2301      	movs	r3, #1
 8001418:	61bb      	str	r3, [r7, #24]
    eraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3; // 2.7~3.6V
 800141a:	2302      	movs	r3, #2
 800141c:	61fb      	str	r3, [r7, #28]

    if (HAL_FLASHEx_Erase(&eraseInit, &sectorError) != HAL_OK) {
 800141e:	f107 0208 	add.w	r2, r7, #8
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	4611      	mov	r1, r2
 8001428:	4618      	mov	r0, r3
 800142a:	f001 f859 	bl	80024e0 <HAL_FLASHEx_Erase>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d00a      	beq.n	800144a <UIDManager_DeleteUID+0xd6>
        HAL_UART_Transmit(&huart2, (uint8_t*)"Flash erase fail\r\n", strlen("Flash erase fail\r\n"), HAL_MAX_DELAY);
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
 8001438:	2212      	movs	r2, #18
 800143a:	4933      	ldr	r1, [pc, #204]	@ (8001508 <UIDManager_DeleteUID+0x194>)
 800143c:	4833      	ldr	r0, [pc, #204]	@ (800150c <UIDManager_DeleteUID+0x198>)
 800143e:	f002 fe33 	bl	80040a8 <HAL_UART_Transmit>
        HAL_FLASH_Lock();
 8001442:	f000 fefd 	bl	8002240 <HAL_FLASH_Lock>
        return 0;
 8001446:	2300      	movs	r3, #0
 8001448:	e056      	b.n	80014f8 <UIDManager_DeleteUID+0x184>
    }

    // 3. 캐시에 남아있는 UID들을 다시 Flash에 저장
    for (int i = 0; i < uid_cache_count; i++) {
 800144a:	2300      	movs	r3, #0
 800144c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800144e:	e04b      	b.n	80014e8 <UIDManager_DeleteUID+0x174>
        uint32_t addr = GetFlashAddress(i);
 8001450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001452:	b29b      	uxth	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fddd 	bl	8001014 <GetFlashAddress>
 800145a:	6238      	str	r0, [r7, #32]

        // UID 마킹 바이트(0xA5) 먼저 저장
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr, 0xA5) != HAL_OK) {
 800145c:	f04f 02a5 	mov.w	r2, #165	@ 0xa5
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	6a39      	ldr	r1, [r7, #32]
 8001466:	2000      	movs	r0, #0
 8001468:	f000 fe76 	bl	8002158 <HAL_FLASH_Program>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <UIDManager_DeleteUID+0x114>
            HAL_UART_Transmit(&huart2, (uint8_t*)"Flash write fail\r\n", strlen("Flash write fail\r\n"), HAL_MAX_DELAY);
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	2212      	movs	r2, #18
 8001478:	4925      	ldr	r1, [pc, #148]	@ (8001510 <UIDManager_DeleteUID+0x19c>)
 800147a:	4824      	ldr	r0, [pc, #144]	@ (800150c <UIDManager_DeleteUID+0x198>)
 800147c:	f002 fe14 	bl	80040a8 <HAL_UART_Transmit>
            HAL_FLASH_Lock();
 8001480:	f000 fede 	bl	8002240 <HAL_FLASH_Lock>
            return 0;
 8001484:	2300      	movs	r3, #0
 8001486:	e037      	b.n	80014f8 <UIDManager_DeleteUID+0x184>
        }

        // UID 본문 저장
        for (int b = 0; b < UID_LENGTH; b++) {
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
 800148c:	e026      	b.n	80014dc <UIDManager_DeleteUID+0x168>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + 1 + b, uid_cache[i][b]) != HAL_OK) {
 800148e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	4413      	add	r3, r2
 8001494:	1c59      	adds	r1, r3, #1
 8001496:	481a      	ldr	r0, [pc, #104]	@ (8001500 <UIDManager_DeleteUID+0x18c>)
 8001498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	18c2      	adds	r2, r0, r3
 80014a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a4:	4413      	add	r3, r2
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	2200      	movs	r2, #0
 80014ac:	461c      	mov	r4, r3
 80014ae:	4615      	mov	r5, r2
 80014b0:	4622      	mov	r2, r4
 80014b2:	462b      	mov	r3, r5
 80014b4:	2000      	movs	r0, #0
 80014b6:	f000 fe4f 	bl	8002158 <HAL_FLASH_Program>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00a      	beq.n	80014d6 <UIDManager_DeleteUID+0x162>
                HAL_UART_Transmit(&huart2, (uint8_t*)"Flash write fail\r\n", strlen("Flash write fail\r\n"), HAL_MAX_DELAY);
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	2212      	movs	r2, #18
 80014c6:	4912      	ldr	r1, [pc, #72]	@ (8001510 <UIDManager_DeleteUID+0x19c>)
 80014c8:	4810      	ldr	r0, [pc, #64]	@ (800150c <UIDManager_DeleteUID+0x198>)
 80014ca:	f002 fded 	bl	80040a8 <HAL_UART_Transmit>
                HAL_FLASH_Lock();
 80014ce:	f000 feb7 	bl	8002240 <HAL_FLASH_Lock>
                return 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e010      	b.n	80014f8 <UIDManager_DeleteUID+0x184>
        for (int b = 0; b < UID_LENGTH; b++) {
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	3301      	adds	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
 80014dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014de:	2b04      	cmp	r3, #4
 80014e0:	ddd5      	ble.n	800148e <UIDManager_DeleteUID+0x11a>
    for (int i = 0; i < uid_cache_count; i++) {
 80014e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014e4:	3301      	adds	r3, #1
 80014e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014e8:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <UIDManager_DeleteUID+0x190>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014ee:	429a      	cmp	r2, r3
 80014f0:	dbae      	blt.n	8001450 <UIDManager_DeleteUID+0xdc>
            }
        }
    }

    HAL_FLASH_Lock();
 80014f2:	f000 fea5 	bl	8002240 <HAL_FLASH_Lock>
    return 1;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3738      	adds	r7, #56	@ 0x38
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001500:	200000a8 	.word	0x200000a8
 8001504:	2000010c 	.word	0x2000010c
 8001508:	08007e54 	.word	0x08007e54
 800150c:	200001b4 	.word	0x200001b4
 8001510:	08007e68 	.word	0x08007e68

08001514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001518:	f000 fc9a 	bl	8001e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800151c:	f000 f848 	bl	80015b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001520:	f000 f95c 	bl	80017dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001524:	f000 f930 	bl	8001788 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001528:	f000 f8ac 	bl	8001684 <MX_SPI1_Init>
  MX_TIM2_Init();
 800152c:	f000 f8e0 	bl	80016f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  core_init();
 8001530:	f7ff f844 	bl	80005bc <core_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001534:	f003 f9a8 	bl	8004888 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001538:	4a11      	ldr	r2, [pc, #68]	@ (8001580 <main+0x6c>)
 800153a:	2100      	movs	r1, #0
 800153c:	4811      	ldr	r0, [pc, #68]	@ (8001584 <main+0x70>)
 800153e:	f003 f9ed 	bl	800491c <osThreadNew>
 8001542:	4603      	mov	r3, r0
 8001544:	4a10      	ldr	r2, [pc, #64]	@ (8001588 <main+0x74>)
 8001546:	6013      	str	r3, [r2, #0]

  /* creation of Motor */
  MotorHandle = osThreadNew(StartTask03, NULL, &Motor_attributes);
 8001548:	4a10      	ldr	r2, [pc, #64]	@ (800158c <main+0x78>)
 800154a:	2100      	movs	r1, #0
 800154c:	4810      	ldr	r0, [pc, #64]	@ (8001590 <main+0x7c>)
 800154e:	f003 f9e5 	bl	800491c <osThreadNew>
 8001552:	4603      	mov	r3, r0
 8001554:	4a0f      	ldr	r2, [pc, #60]	@ (8001594 <main+0x80>)
 8001556:	6013      	str	r3, [r2, #0]

  /* creation of IR */
  IRHandle = osThreadNew(StartTask04, NULL, &IR_attributes);
 8001558:	4a0f      	ldr	r2, [pc, #60]	@ (8001598 <main+0x84>)
 800155a:	2100      	movs	r1, #0
 800155c:	480f      	ldr	r0, [pc, #60]	@ (800159c <main+0x88>)
 800155e:	f003 f9dd 	bl	800491c <osThreadNew>
 8001562:	4603      	mov	r3, r0
 8001564:	4a0e      	ldr	r2, [pc, #56]	@ (80015a0 <main+0x8c>)
 8001566:	6013      	str	r3, [r2, #0]

  /* creation of RC552 */
  RC552Handle = osThreadNew(StartTask05, NULL, &RC552_attributes);
 8001568:	4a0e      	ldr	r2, [pc, #56]	@ (80015a4 <main+0x90>)
 800156a:	2100      	movs	r1, #0
 800156c:	480e      	ldr	r0, [pc, #56]	@ (80015a8 <main+0x94>)
 800156e:	f003 f9d5 	bl	800491c <osThreadNew>
 8001572:	4603      	mov	r3, r0
 8001574:	4a0d      	ldr	r2, [pc, #52]	@ (80015ac <main+0x98>)
 8001576:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001578:	f003 f9aa 	bl	80048d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <main+0x68>
 8001580:	08007fbc 	.word	0x08007fbc
 8001584:	08001931 	.word	0x08001931
 8001588:	200001fc 	.word	0x200001fc
 800158c:	08007fe0 	.word	0x08007fe0
 8001590:	0800195d 	.word	0x0800195d
 8001594:	20000200 	.word	0x20000200
 8001598:	08008004 	.word	0x08008004
 800159c:	08001975 	.word	0x08001975
 80015a0:	20000204 	.word	0x20000204
 80015a4:	08008028 	.word	0x08008028
 80015a8:	080019b5 	.word	0x080019b5
 80015ac:	20000208 	.word	0x20000208

080015b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b094      	sub	sp, #80	@ 0x50
 80015b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015b6:	f107 0320 	add.w	r3, r7, #32
 80015ba:	2230      	movs	r2, #48	@ 0x30
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f005 ff4a 	bl	8007458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	4b28      	ldr	r3, [pc, #160]	@ (800167c <SystemClock_Config+0xcc>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	4a27      	ldr	r2, [pc, #156]	@ (800167c <SystemClock_Config+0xcc>)
 80015de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015e4:	4b25      	ldr	r3, [pc, #148]	@ (800167c <SystemClock_Config+0xcc>)
 80015e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <SystemClock_Config+0xd0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <SystemClock_Config+0xd0>)
 80015fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <SystemClock_Config+0xd0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800160c:	2302      	movs	r3, #2
 800160e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001610:	2301      	movs	r3, #1
 8001612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001614:	2310      	movs	r3, #16
 8001616:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001618:	2302      	movs	r3, #2
 800161a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800161c:	2300      	movs	r3, #0
 800161e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001620:	2310      	movs	r3, #16
 8001622:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001624:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001628:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800162a:	2304      	movs	r3, #4
 800162c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800162e:	2304      	movs	r3, #4
 8001630:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001632:	f107 0320 	add.w	r3, r7, #32
 8001636:	4618      	mov	r0, r3
 8001638:	f001 fa40 	bl	8002abc <HAL_RCC_OscConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001642:	f000 fa7d 	bl	8001b40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001646:	230f      	movs	r3, #15
 8001648:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800164a:	2302      	movs	r3, #2
 800164c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001656:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800165c:	f107 030c 	add.w	r3, r7, #12
 8001660:	2102      	movs	r1, #2
 8001662:	4618      	mov	r0, r3
 8001664:	f001 fca2 	bl	8002fac <HAL_RCC_ClockConfig>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800166e:	f000 fa67 	bl	8001b40 <Error_Handler>
  }
}
 8001672:	bf00      	nop
 8001674:	3750      	adds	r7, #80	@ 0x50
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40023800 	.word	0x40023800
 8001680:	40007000 	.word	0x40007000

08001684 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001688:	4b17      	ldr	r3, [pc, #92]	@ (80016e8 <MX_SPI1_Init+0x64>)
 800168a:	4a18      	ldr	r2, [pc, #96]	@ (80016ec <MX_SPI1_Init+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <MX_SPI1_Init+0x64>)
 8001690:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001694:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <MX_SPI1_Init+0x64>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800169c:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <MX_SPI1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016b8:	2210      	movs	r2, #16
 80016ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016bc:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016be:	2200      	movs	r2, #0
 80016c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c8:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016d0:	220a      	movs	r2, #10
 80016d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016d4:	4804      	ldr	r0, [pc, #16]	@ (80016e8 <MX_SPI1_Init+0x64>)
 80016d6:	f001 fe89 	bl	80033ec <HAL_SPI_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016e0:	f000 fa2e 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000114 	.word	0x20000114
 80016ec:	40013000 	.word	0x40013000

080016f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_Init 0 */


  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f6:	f107 0308 	add.w	r3, r7, #8
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001704:	463b      	mov	r3, r7
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800170c:	4b1d      	ldr	r3, [pc, #116]	@ (8001784 <MX_TIM2_Init+0x94>)
 800170e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001712:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001714:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <MX_TIM2_Init+0x94>)
 8001716:	2253      	movs	r2, #83	@ 0x53
 8001718:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171a:	4b1a      	ldr	r3, [pc, #104]	@ (8001784 <MX_TIM2_Init+0x94>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001720:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <MX_TIM2_Init+0x94>)
 8001722:	f04f 32ff 	mov.w	r2, #4294967295
 8001726:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001728:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <MX_TIM2_Init+0x94>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <MX_TIM2_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001734:	4813      	ldr	r0, [pc, #76]	@ (8001784 <MX_TIM2_Init+0x94>)
 8001736:	f002 f967 	bl	8003a08 <HAL_TIM_Base_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001740:	f000 f9fe 	bl	8001b40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001748:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800174a:	f107 0308 	add.w	r3, r7, #8
 800174e:	4619      	mov	r1, r3
 8001750:	480c      	ldr	r0, [pc, #48]	@ (8001784 <MX_TIM2_Init+0x94>)
 8001752:	f002 fa03 	bl	8003b5c <HAL_TIM_ConfigClockSource>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800175c:	f000 f9f0 	bl	8001b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001760:	2300      	movs	r3, #0
 8001762:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001768:	463b      	mov	r3, r7
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_TIM2_Init+0x94>)
 800176e:	f002 fbdd 	bl	8003f2c <HAL_TIMEx_MasterConfigSynchronization>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001778:	f000 f9e2 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	2000016c 	.word	0x2000016c

08001788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 800178e:	4a12      	ldr	r2, [pc, #72]	@ (80017d8 <MX_USART2_UART_Init+0x50>)
 8001790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 8001794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017ac:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017ae:	220c      	movs	r2, #12
 80017b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b2:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017be:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <MX_USART2_UART_Init+0x4c>)
 80017c0:	f002 fc22 	bl	8004008 <HAL_UART_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ca:	f000 f9b9 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001b4 	.word	0x200001b4
 80017d8:	40004400 	.word	0x40004400

080017dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	@ 0x28
 80017e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	2200      	movs	r2, #0
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	609a      	str	r2, [r3, #8]
 80017ee:	60da      	str	r2, [r3, #12]
 80017f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001920 <MX_GPIO_Init+0x144>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fa:	4a49      	ldr	r2, [pc, #292]	@ (8001920 <MX_GPIO_Init+0x144>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6313      	str	r3, [r2, #48]	@ 0x30
 8001802:	4b47      	ldr	r3, [pc, #284]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	613b      	str	r3, [r7, #16]
 800180c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	4b43      	ldr	r3, [pc, #268]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a42      	ldr	r2, [pc, #264]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b40      	ldr	r3, [pc, #256]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	4b3c      	ldr	r3, [pc, #240]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	4a3b      	ldr	r2, [pc, #236]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6313      	str	r3, [r2, #48]	@ 0x30
 800183a:	4b39      	ldr	r3, [pc, #228]	@ (8001920 <MX_GPIO_Init+0x144>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	60bb      	str	r3, [r7, #8]
 8001844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b35      	ldr	r3, [pc, #212]	@ (8001920 <MX_GPIO_Init+0x144>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	4a34      	ldr	r2, [pc, #208]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001850:	f043 0302 	orr.w	r3, r3, #2
 8001854:	6313      	str	r3, [r2, #48]	@ 0x30
 8001856:	4b32      	ldr	r3, [pc, #200]	@ (8001920 <MX_GPIO_Init+0x144>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001868:	482e      	ldr	r0, [pc, #184]	@ (8001924 <MX_GPIO_Init+0x148>)
 800186a:	f001 f8f5 	bl	8002a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN4_Pin|IN2_Pin|IN3_Pin|SDA_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	2178      	movs	r1, #120	@ 0x78
 8001872:	482d      	ldr	r0, [pc, #180]	@ (8001928 <MX_GPIO_Init+0x14c>)
 8001874:	f001 f8f0 	bl	8002a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001878:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800187c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800187e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	4827      	ldr	r0, [pc, #156]	@ (800192c <MX_GPIO_Init+0x150>)
 8001890:	f000 ff46 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001894:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800189a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800189e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	4619      	mov	r1, r3
 80018aa:	481f      	ldr	r0, [pc, #124]	@ (8001928 <MX_GPIO_Init+0x14c>)
 80018ac:	f000 ff38 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_Pin */
  GPIO_InitStruct.Pin = IN1_Pin;
 80018b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4816      	ldr	r0, [pc, #88]	@ (8001924 <MX_GPIO_Init+0x148>)
 80018ca:	f000 ff29 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80018ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018d4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	480f      	ldr	r0, [pc, #60]	@ (8001924 <MX_GPIO_Init+0x148>)
 80018e6:	f000 ff1b 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN4_Pin IN2_Pin IN3_Pin SDA_Pin */
  GPIO_InitStruct.Pin = IN4_Pin|IN2_Pin|IN3_Pin|SDA_Pin;
 80018ea:	2378      	movs	r3, #120	@ 0x78
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ee:	2301      	movs	r3, #1
 80018f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4809      	ldr	r0, [pc, #36]	@ (8001928 <MX_GPIO_Init+0x14c>)
 8001902:	f000 ff0d 	bl	8002720 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2105      	movs	r1, #5
 800190a:	2028      	movs	r0, #40	@ 0x28
 800190c:	f000 fbed 	bl	80020ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001910:	2028      	movs	r0, #40	@ 0x28
 8001912:	f000 fc06 	bl	8002122 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001916:	bf00      	nop
 8001918:	3728      	adds	r7, #40	@ 0x28
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	40020000 	.word	0x40020000
 8001928:	40020400 	.word	0x40020400
 800192c:	40020800 	.word	0x40020800

08001930 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
HAL_UART_Transmit(&huart2, (uint8_t*)"Start Core\r\n", strlen("Start Core\r\n"), HAL_MAX_DELAY);
 8001938:	f04f 33ff 	mov.w	r3, #4294967295
 800193c:	220c      	movs	r2, #12
 800193e:	4905      	ldr	r1, [pc, #20]	@ (8001954 <StartDefaultTask+0x24>)
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <StartDefaultTask+0x28>)
 8001942:	f002 fbb1 	bl	80040a8 <HAL_UART_Transmit>
  for(;;)
  {
	core_update();
 8001946:	f7fe fe4b 	bl	80005e0 <core_update>
    osDelay(1);
 800194a:	2001      	movs	r0, #1
 800194c:	f003 f878 	bl	8004a40 <osDelay>
	core_update();
 8001950:	bf00      	nop
 8001952:	e7f8      	b.n	8001946 <StartDefaultTask+0x16>
 8001954:	08007e9c 	.word	0x08007e9c
 8001958:	200001b4 	.word	0x200001b4

0800195c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {

	Run_Motor();
 8001964:	f7ff f8d8 	bl	8000b18 <Run_Motor>
    osDelay(1);
 8001968:	2001      	movs	r0, #1
 800196a:	f003 f869 	bl	8004a40 <osDelay>
	Run_Motor();
 800196e:	bf00      	nop
 8001970:	e7f8      	b.n	8001964 <StartTask03+0x8>
	...

08001974 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {

	if (isIRKeyReady()) {
 800197c:	f7fe ff0a 	bl	8000794 <isIRKeyReady>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00d      	beq.n	80019a2 <StartTask04+0x2e>
		HAL_UART_Transmit(&huart2, (uint8_t*)"KeyReady\r\n", strlen("KeyReady\r\n"), HAL_MAX_DELAY);
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
 800198a:	220a      	movs	r2, #10
 800198c:	4907      	ldr	r1, [pc, #28]	@ (80019ac <StartTask04+0x38>)
 800198e:	4808      	ldr	r0, [pc, #32]	@ (80019b0 <StartTask04+0x3c>)
 8001990:	f002 fb8a 	bl	80040a8 <HAL_UART_Transmit>
		uint8_t cmd = decode();
 8001994:	f7fe ffbe 	bl	8000914 <decode>
 8001998:	4603      	mov	r3, r0
 800199a:	73fb      	strb	r3, [r7, #15]
		Core_PostMsg(RECEIVE_IR_SIG);
 800199c:	2003      	movs	r0, #3
 800199e:	f7fe feaf 	bl	8000700 <Core_PostMsg>


  	  }
    osDelay(1);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f003 f84c 	bl	8004a40 <osDelay>
	if (isIRKeyReady()) {
 80019a8:	e7e8      	b.n	800197c <StartTask04+0x8>
 80019aa:	bf00      	nop
 80019ac:	08007eac 	.word	0x08007eac
 80019b0:	200001b4 	.word	0x200001b4

080019b4 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 80019b4:	b5b0      	push	{r4, r5, r7, lr}
 80019b6:	b0a0      	sub	sp, #128	@ 0x80
 80019b8:	af04      	add	r7, sp, #16
 80019ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint8_t status;
	uint8_t str[16];
	uint8_t sNum[5];
	char *msg1 = "Reading From Card\r\n";
 80019bc:	4b56      	ldr	r3, [pc, #344]	@ (8001b18 <StartTask05+0x164>)
 80019be:	66fb      	str	r3, [r7, #108]	@ 0x6c
	char *msg2 = "Reading From Tag\r\n";
 80019c0:	4b56      	ldr	r3, [pc, #344]	@ (8001b1c <StartTask05+0x168>)
 80019c2:	66bb      	str	r3, [r7, #104]	@ 0x68
	char *msg3 = "Place card to read\r\n";
 80019c4:	4b56      	ldr	r3, [pc, #344]	@ (8001b20 <StartTask05+0x16c>)
 80019c6:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Infinite loop */
  for(;;)
  {

	  status = MFRC522_Request(PICC_REQIDL, str);
 80019c8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80019cc:	4619      	mov	r1, r3
 80019ce:	2026      	movs	r0, #38	@ 0x26
 80019d0:	f7ff fa84 	bl	8000edc <MFRC522_Request>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	  if (status != MI_OK) continue;
 80019da:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f040 8096 	bne.w	8001b10 <StartTask05+0x15c>

	  status = MFRC522_Anticoll(str);
 80019e4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fa9d 	bl	8000f28 <MFRC522_Anticoll>
 80019ee:	4603      	mov	r3, r0
 80019f0:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	  if (status != MI_OK) continue;
 80019f4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f040 808b 	bne.w	8001b14 <StartTask05+0x160>

	  memcpy(sNum, str, 5);
 80019fe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a02:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8001a06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a0a:	6018      	str	r0, [r3, #0]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	7019      	strb	r1, [r3, #0]

	  char uidMsg[64];
	  sprintf(uidMsg, "UID: %02X %02X %02X %02X %02X\r\n", str[0], str[1], str[2], str[3], str[4]);
 8001a10:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8001a14:	461c      	mov	r4, r3
 8001a16:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8001a1a:	461d      	mov	r5, r3
 8001a1c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8001a20:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8001a24:	f897 1054 	ldrb.w	r1, [r7, #84]	@ 0x54
 8001a28:	f107 0008 	add.w	r0, r7, #8
 8001a2c:	9102      	str	r1, [sp, #8]
 8001a2e:	9201      	str	r2, [sp, #4]
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	462b      	mov	r3, r5
 8001a34:	4622      	mov	r2, r4
 8001a36:	493b      	ldr	r1, [pc, #236]	@ (8001b24 <StartTask05+0x170>)
 8001a38:	f005 fcdc 	bl	80073f4 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)uidMsg, strlen(uidMsg), HAL_MAX_DELAY);
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7fe fbcd 	bl	80001e0 <strlen>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	f107 0108 	add.w	r1, r7, #8
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a52:	4835      	ldr	r0, [pc, #212]	@ (8001b28 <StartTask05+0x174>)
 8001a54:	f002 fb28 	bl	80040a8 <HAL_UART_Transmit>

	  if (getUIDMgrMode() == 1) {
 8001a58:	f7ff fac0 	bl	8000fdc <getUIDMgrMode>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d11a      	bne.n	8001a98 <StartTask05+0xe4>
		  setUIDMgrMode(0);
 8001a62:	2000      	movs	r0, #0
 8001a64:	f7ff fac6 	bl	8000ff4 <setUIDMgrMode>
	      if (UIDManager_DeleteUID(str)) {
 8001a68:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fc81 	bl	8001374 <UIDManager_DeleteUID>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <StartTask05+0xd4>
	          HAL_UART_Transmit(&huart2, (uint8_t*)"UID deleted successfully\r\n", strlen("UID deleted successfully\r\n"), HAL_MAX_DELAY);
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7c:	221a      	movs	r2, #26
 8001a7e:	492b      	ldr	r1, [pc, #172]	@ (8001b2c <StartTask05+0x178>)
 8001a80:	4829      	ldr	r0, [pc, #164]	@ (8001b28 <StartTask05+0x174>)
 8001a82:	f002 fb11 	bl	80040a8 <HAL_UART_Transmit>
 8001a86:	e03e      	b.n	8001b06 <StartTask05+0x152>

	      }
	      else {
	          HAL_UART_Transmit(&huart2, (uint8_t*)"Failed to delete (UID not found)\r\n", strlen("Failed to delete (UID not found)\r\n"), HAL_MAX_DELAY);
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8c:	2222      	movs	r2, #34	@ 0x22
 8001a8e:	4928      	ldr	r1, [pc, #160]	@ (8001b30 <StartTask05+0x17c>)
 8001a90:	4825      	ldr	r0, [pc, #148]	@ (8001b28 <StartTask05+0x174>)
 8001a92:	f002 fb09 	bl	80040a8 <HAL_UART_Transmit>
 8001a96:	e036      	b.n	8001b06 <StartTask05+0x152>
	      }
	  }
	  else if (getUIDMgrMode() == 2){
 8001a98:	f7ff faa0 	bl	8000fdc <getUIDMgrMode>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d117      	bne.n	8001ad2 <StartTask05+0x11e>
		  setUIDMgrMode(0);
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f7ff faa6 	bl	8000ff4 <setUIDMgrMode>
	      if (!UIDManager_IsRegistered(str)) {
 8001aa8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fb15 	bl	80010dc <UIDManager_IsRegistered>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d126      	bne.n	8001b06 <StartTask05+0x152>
	          UIDManager_SaveUID(str);
 8001ab8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff fb35 	bl	800112c <UIDManager_SaveUID>
	          HAL_UART_Transmit(&huart2, (uint8_t*)"UID registered successfully\r\n", strlen("UID registered successfully\r\n"), HAL_MAX_DELAY);
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	221d      	movs	r2, #29
 8001ac8:	491a      	ldr	r1, [pc, #104]	@ (8001b34 <StartTask05+0x180>)
 8001aca:	4817      	ldr	r0, [pc, #92]	@ (8001b28 <StartTask05+0x174>)
 8001acc:	f002 faec 	bl	80040a8 <HAL_UART_Transmit>
 8001ad0:	e019      	b.n	8001b06 <StartTask05+0x152>
	      }

	  }
	  else {
		  if (UIDManager_IsRegistered(str)){
 8001ad2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fb00 	bl	80010dc <UIDManager_IsRegistered>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00a      	beq.n	8001af8 <StartTask05+0x144>
			  Core_PostMsg(RFID_LOGIN);
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f7fe fe0c 	bl	8000700 <Core_PostMsg>
			  HAL_UART_Transmit(&huart2, (uint8_t*)"Login\r\n", strlen("Login\r\n"), HAL_MAX_DELAY);
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	2207      	movs	r2, #7
 8001aee:	4912      	ldr	r1, [pc, #72]	@ (8001b38 <StartTask05+0x184>)
 8001af0:	480d      	ldr	r0, [pc, #52]	@ (8001b28 <StartTask05+0x174>)
 8001af2:	f002 fad9 	bl	80040a8 <HAL_UART_Transmit>
 8001af6:	e006      	b.n	8001b06 <StartTask05+0x152>
		  }
		  else  {

			  HAL_UART_Transmit(&huart2, (uint8_t*)"unknown UID!!!!!\r\n", strlen("unknown UID!!!!!\r\n"), HAL_MAX_DELAY);
 8001af8:	f04f 33ff 	mov.w	r3, #4294967295
 8001afc:	2212      	movs	r2, #18
 8001afe:	490f      	ldr	r1, [pc, #60]	@ (8001b3c <StartTask05+0x188>)
 8001b00:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <StartTask05+0x174>)
 8001b02:	f002 fad1 	bl	80040a8 <HAL_UART_Transmit>
		  }


	  }

	  osDelay(500);
 8001b06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b0a:	f002 ff99 	bl	8004a40 <osDelay>
 8001b0e:	e75b      	b.n	80019c8 <StartTask05+0x14>
	  if (status != MI_OK) continue;
 8001b10:	bf00      	nop
 8001b12:	e759      	b.n	80019c8 <StartTask05+0x14>
	  if (status != MI_OK) continue;
 8001b14:	bf00      	nop
  {
 8001b16:	e757      	b.n	80019c8 <StartTask05+0x14>
 8001b18:	08007eb8 	.word	0x08007eb8
 8001b1c:	08007ecc 	.word	0x08007ecc
 8001b20:	08007ee0 	.word	0x08007ee0
 8001b24:	08007ef8 	.word	0x08007ef8
 8001b28:	200001b4 	.word	0x200001b4
 8001b2c:	08007f18 	.word	0x08007f18
 8001b30:	08007f34 	.word	0x08007f34
 8001b34:	08007f58 	.word	0x08007f58
 8001b38:	08007f78 	.word	0x08007f78
 8001b3c:	08007f80 	.word	0x08007f80

08001b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b44:	b672      	cpsid	i
}
 8001b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b48:	bf00      	nop
 8001b4a:	e7fd      	b.n	8001b48 <Error_Handler+0x8>

08001b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	4a11      	ldr	r2, [pc, #68]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	603b      	str	r3, [r7, #0]
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <HAL_MspInit+0x54>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	210f      	movs	r1, #15
 8001b8e:	f06f 0001 	mvn.w	r0, #1
 8001b92:	f000 faaa 	bl	80020ea <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 0314 	add.w	r3, r7, #20
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a19      	ldr	r2, [pc, #100]	@ (8001c28 <HAL_SPI_MspInit+0x84>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d12b      	bne.n	8001c1e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4a17      	ldr	r2, [pc, #92]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bd0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	4a10      	ldr	r2, [pc, #64]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <HAL_SPI_MspInit+0x88>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bfe:	23e0      	movs	r3, #224	@ 0xe0
 8001c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	2302      	movs	r3, #2
 8001c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c0e:	2305      	movs	r3, #5
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	4805      	ldr	r0, [pc, #20]	@ (8001c30 <HAL_SPI_MspInit+0x8c>)
 8001c1a:	f000 fd81 	bl	8002720 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c1e:	bf00      	nop
 8001c20:	3728      	adds	r7, #40	@ 0x28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40013000 	.word	0x40013000
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020000 	.word	0x40020000

08001c34 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c44:	d10d      	bne.n	8001c62 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <HAL_TIM_Base_MspInit+0x3c>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a08      	ldr	r2, [pc, #32]	@ (8001c70 <HAL_TIM_Base_MspInit+0x3c>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_TIM_Base_MspInit+0x3c>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40023800 	.word	0x40023800

08001c74 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	@ 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a19      	ldr	r2, [pc, #100]	@ (8001cf8 <HAL_UART_MspInit+0x84>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d12b      	bne.n	8001cee <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9e:	4a17      	ldr	r2, [pc, #92]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b11      	ldr	r3, [pc, #68]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a10      	ldr	r2, [pc, #64]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cce:	230c      	movs	r3, #12
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cde:	2307      	movs	r3, #7
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4805      	ldr	r0, [pc, #20]	@ (8001d00 <HAL_UART_MspInit+0x8c>)
 8001cea:	f000 fd19 	bl	8002720 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001cee:	bf00      	nop
 8001cf0:	3728      	adds	r7, #40	@ 0x28
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40004400 	.word	0x40004400
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020000 	.word	0x40020000

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <NMI_Handler+0x4>

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d3e:	f000 f8d9 	bl	8001ef4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001d42:	f004 faa5 	bl	8006290 <xTaskGetSchedulerState>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d001      	beq.n	8001d50 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001d4c:	f005 f89c 	bl	8006e88 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001d58:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001d5c:	f000 fe96 	bl	8002a8c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d60:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d64:	f000 fe92 	bl	8002a8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <_sbrk+0x5c>)
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <_sbrk+0x60>)
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d80:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <_sbrk+0x64>)
 8001d8a:	4a12      	ldr	r2, [pc, #72]	@ (8001dd4 <_sbrk+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <_sbrk+0x64>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d207      	bcs.n	8001dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d9c:	f005 fb64 	bl	8007468 <__errno>
 8001da0:	4603      	mov	r3, r0
 8001da2:	220c      	movs	r2, #12
 8001da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e009      	b.n	8001dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	4a05      	ldr	r2, [pc, #20]	@ (8001dd0 <_sbrk+0x64>)
 8001dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	20020000 	.word	0x20020000
 8001dcc:	00000400 	.word	0x00000400
 8001dd0:	2000020c 	.word	0x2000020c
 8001dd4:	20004cd0 	.word	0x20004cd0

08001dd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <SystemInit+0x20>)
 8001dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001de2:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <SystemInit+0x20>)
 8001de4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001de8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dec:	bf00      	nop
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e00:	f7ff ffea 	bl	8001dd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e04:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e06:	490d      	ldr	r1, [pc, #52]	@ (8001e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e08:	4a0d      	ldr	r2, [pc, #52]	@ (8001e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e0c:	e002      	b.n	8001e14 <LoopCopyDataInit>

08001e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e12:	3304      	adds	r3, #4

08001e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e18:	d3f9      	bcc.n	8001e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e20:	e001      	b.n	8001e26 <LoopFillZerobss>

08001e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e24:	3204      	adds	r2, #4

08001e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e28:	d3fb      	bcc.n	8001e22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e2a:	f005 fb23 	bl	8007474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e2e:	f7ff fb71 	bl	8001514 <main>
  bx  lr    
 8001e32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e3c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001e40:	080080a8 	.word	0x080080a8
  ldr r2, =_sbss
 8001e44:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001e48:	20004ccc 	.word	0x20004ccc

08001e4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e4c:	e7fe      	b.n	8001e4c <ADC_IRQHandler>
	...

08001e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e54:	4b0e      	ldr	r3, [pc, #56]	@ (8001e90 <HAL_Init+0x40>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a0d      	ldr	r2, [pc, #52]	@ (8001e90 <HAL_Init+0x40>)
 8001e5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e60:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_Init+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0a      	ldr	r2, [pc, #40]	@ (8001e90 <HAL_Init+0x40>)
 8001e66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e6c:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <HAL_Init+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a07      	ldr	r2, [pc, #28]	@ (8001e90 <HAL_Init+0x40>)
 8001e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f000 f92b 	bl	80020d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e7e:	200f      	movs	r0, #15
 8001e80:	f000 f808 	bl	8001e94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e84:	f7ff fe62 	bl	8001b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40023c00 	.word	0x40023c00

08001e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ee8 <HAL_InitTick+0x54>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b12      	ldr	r3, [pc, #72]	@ (8001eec <HAL_InitTick+0x58>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 f943 	bl	800213e <HAL_SYSTICK_Config>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00e      	b.n	8001ee0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b0f      	cmp	r3, #15
 8001ec6:	d80a      	bhi.n	8001ede <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	6879      	ldr	r1, [r7, #4]
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f000 f90b 	bl	80020ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ed4:	4a06      	ldr	r2, [pc, #24]	@ (8001ef0 <HAL_InitTick+0x5c>)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
 8001edc:	e000      	b.n	8001ee0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000000 	.word	0x20000000
 8001eec:	20000008 	.word	0x20000008
 8001ef0:	20000004 	.word	0x20000004

08001ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef8:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_IncTick+0x20>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_IncTick+0x24>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4413      	add	r3, r2
 8001f04:	4a04      	ldr	r2, [pc, #16]	@ (8001f18 <HAL_IncTick+0x24>)
 8001f06:	6013      	str	r3, [r2, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008
 8001f18:	20000210 	.word	0x20000210

08001f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f20:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <HAL_GetTick+0x14>)
 8001f22:	681b      	ldr	r3, [r3, #0]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	20000210 	.word	0x20000210

08001f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f44:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <__NVIC_SetPriorityGrouping+0x44>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f50:	4013      	ands	r3, r2
 8001f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f66:	4a04      	ldr	r2, [pc, #16]	@ (8001f78 <__NVIC_SetPriorityGrouping+0x44>)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	60d3      	str	r3, [r2, #12]
}
 8001f6c:	bf00      	nop
 8001f6e:	3714      	adds	r7, #20
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	e000ed00 	.word	0xe000ed00

08001f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f80:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <__NVIC_GetPriorityGrouping+0x18>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	f003 0307 	and.w	r3, r3, #7
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	db0b      	blt.n	8001fc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	f003 021f 	and.w	r2, r3, #31
 8001fb0:	4907      	ldr	r1, [pc, #28]	@ (8001fd0 <__NVIC_EnableIRQ+0x38>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	095b      	lsrs	r3, r3, #5
 8001fb8:	2001      	movs	r0, #1
 8001fba:	fa00 f202 	lsl.w	r2, r0, r2
 8001fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000e100 	.word	0xe000e100

08001fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	6039      	str	r1, [r7, #0]
 8001fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	db0a      	blt.n	8001ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	490c      	ldr	r1, [pc, #48]	@ (8002020 <__NVIC_SetPriority+0x4c>)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	0112      	lsls	r2, r2, #4
 8001ff4:	b2d2      	uxtb	r2, r2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ffc:	e00a      	b.n	8002014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4908      	ldr	r1, [pc, #32]	@ (8002024 <__NVIC_SetPriority+0x50>)
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	3b04      	subs	r3, #4
 800200c:	0112      	lsls	r2, r2, #4
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	440b      	add	r3, r1
 8002012:	761a      	strb	r2, [r3, #24]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	e000e100 	.word	0xe000e100
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002028:	b480      	push	{r7}
 800202a:	b089      	sub	sp, #36	@ 0x24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f1c3 0307 	rsb	r3, r3, #7
 8002042:	2b04      	cmp	r3, #4
 8002044:	bf28      	it	cs
 8002046:	2304      	movcs	r3, #4
 8002048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3304      	adds	r3, #4
 800204e:	2b06      	cmp	r3, #6
 8002050:	d902      	bls.n	8002058 <NVIC_EncodePriority+0x30>
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	3b03      	subs	r3, #3
 8002056:	e000      	b.n	800205a <NVIC_EncodePriority+0x32>
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	f04f 32ff 	mov.w	r2, #4294967295
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43da      	mvns	r2, r3
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	401a      	ands	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002070:	f04f 31ff 	mov.w	r1, #4294967295
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa01 f303 	lsl.w	r3, r1, r3
 800207a:	43d9      	mvns	r1, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002080:	4313      	orrs	r3, r2
         );
}
 8002082:	4618      	mov	r0, r3
 8002084:	3724      	adds	r7, #36	@ 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
	...

08002090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020a0:	d301      	bcc.n	80020a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020a2:	2301      	movs	r3, #1
 80020a4:	e00f      	b.n	80020c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020a6:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <SysTick_Config+0x40>)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ae:	210f      	movs	r1, #15
 80020b0:	f04f 30ff 	mov.w	r0, #4294967295
 80020b4:	f7ff ff8e 	bl	8001fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <SysTick_Config+0x40>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020be:	4b04      	ldr	r3, [pc, #16]	@ (80020d0 <SysTick_Config+0x40>)
 80020c0:	2207      	movs	r2, #7
 80020c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	e000e010 	.word	0xe000e010

080020d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff29 	bl	8001f34 <__NVIC_SetPriorityGrouping>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b086      	sub	sp, #24
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	4603      	mov	r3, r0
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020fc:	f7ff ff3e 	bl	8001f7c <__NVIC_GetPriorityGrouping>
 8002100:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	68b9      	ldr	r1, [r7, #8]
 8002106:	6978      	ldr	r0, [r7, #20]
 8002108:	f7ff ff8e 	bl	8002028 <NVIC_EncodePriority>
 800210c:	4602      	mov	r2, r0
 800210e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002112:	4611      	mov	r1, r2
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff5d 	bl	8001fd4 <__NVIC_SetPriority>
}
 800211a:	bf00      	nop
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff31 	bl	8001f98 <__NVIC_EnableIRQ>
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ffa2 	bl	8002090 <SysTick_Config>
 800214c:	4603      	mov	r3, r0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
	...

08002158 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002166:	4b23      	ldr	r3, [pc, #140]	@ (80021f4 <HAL_FLASH_Program+0x9c>)
 8002168:	7e1b      	ldrb	r3, [r3, #24]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d101      	bne.n	8002172 <HAL_FLASH_Program+0x1a>
 800216e:	2302      	movs	r3, #2
 8002170:	e03b      	b.n	80021ea <HAL_FLASH_Program+0x92>
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_FLASH_Program+0x9c>)
 8002174:	2201      	movs	r2, #1
 8002176:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002178:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800217c:	f000 f870 	bl	8002260 <FLASH_WaitForLastOperation>
 8002180:	4603      	mov	r3, r0
 8002182:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002184:	7dfb      	ldrb	r3, [r7, #23]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d12b      	bne.n	80021e2 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d105      	bne.n	800219c <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002190:	783b      	ldrb	r3, [r7, #0]
 8002192:	4619      	mov	r1, r3
 8002194:	68b8      	ldr	r0, [r7, #8]
 8002196:	f000 f91b 	bl	80023d0 <FLASH_Program_Byte>
 800219a:	e016      	b.n	80021ca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d105      	bne.n	80021ae <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80021a2:	883b      	ldrh	r3, [r7, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	68b8      	ldr	r0, [r7, #8]
 80021a8:	f000 f8ee 	bl	8002388 <FLASH_Program_HalfWord>
 80021ac:	e00d      	b.n	80021ca <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d105      	bne.n	80021c0 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	4619      	mov	r1, r3
 80021b8:	68b8      	ldr	r0, [r7, #8]
 80021ba:	f000 f8c3 	bl	8002344 <FLASH_Program_Word>
 80021be:	e004      	b.n	80021ca <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80021c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021c4:	68b8      	ldr	r0, [r7, #8]
 80021c6:	f000 f88b 	bl	80022e0 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021ca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021ce:	f000 f847 	bl	8002260 <FLASH_WaitForLastOperation>
 80021d2:	4603      	mov	r3, r0
 80021d4:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80021d6:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_FLASH_Program+0xa0>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	4a07      	ldr	r2, [pc, #28]	@ (80021f8 <HAL_FLASH_Program+0xa0>)
 80021dc:	f023 0301 	bic.w	r3, r3, #1
 80021e0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021e2:	4b04      	ldr	r3, [pc, #16]	@ (80021f4 <HAL_FLASH_Program+0x9c>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	761a      	strb	r2, [r3, #24]

  return status;
 80021e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000214 	.word	0x20000214
 80021f8:	40023c00 	.word	0x40023c00

080021fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002202:	2300      	movs	r3, #0
 8002204:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <HAL_FLASH_Unlock+0x38>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	2b00      	cmp	r3, #0
 800220c:	da0b      	bge.n	8002226 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_FLASH_Unlock+0x38>)
 8002210:	4a09      	ldr	r2, [pc, #36]	@ (8002238 <HAL_FLASH_Unlock+0x3c>)
 8002212:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002214:	4b07      	ldr	r3, [pc, #28]	@ (8002234 <HAL_FLASH_Unlock+0x38>)
 8002216:	4a09      	ldr	r2, [pc, #36]	@ (800223c <HAL_FLASH_Unlock+0x40>)
 8002218:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_FLASH_Unlock+0x38>)
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	2b00      	cmp	r3, #0
 8002220:	da01      	bge.n	8002226 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002226:	79fb      	ldrb	r3, [r7, #7]
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	40023c00 	.word	0x40023c00
 8002238:	45670123 	.word	0x45670123
 800223c:	cdef89ab 	.word	0xcdef89ab

08002240 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002244:	4b05      	ldr	r3, [pc, #20]	@ (800225c <HAL_FLASH_Lock+0x1c>)
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	4a04      	ldr	r2, [pc, #16]	@ (800225c <HAL_FLASH_Lock+0x1c>)
 800224a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800224e:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40023c00 	.word	0x40023c00

08002260 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800226c:	4b1a      	ldr	r3, [pc, #104]	@ (80022d8 <FLASH_WaitForLastOperation+0x78>)
 800226e:	2200      	movs	r2, #0
 8002270:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002272:	f7ff fe53 	bl	8001f1c <HAL_GetTick>
 8002276:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002278:	e010      	b.n	800229c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002280:	d00c      	beq.n	800229c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d007      	beq.n	8002298 <FLASH_WaitForLastOperation+0x38>
 8002288:	f7ff fe48 	bl	8001f1c <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	429a      	cmp	r2, r3
 8002296:	d201      	bcs.n	800229c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e019      	b.n	80022d0 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800229c:	4b0f      	ldr	r3, [pc, #60]	@ (80022dc <FLASH_WaitForLastOperation+0x7c>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1e8      	bne.n	800227a <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80022a8:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <FLASH_WaitForLastOperation+0x7c>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d002      	beq.n	80022ba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80022b4:	4b09      	ldr	r3, [pc, #36]	@ (80022dc <FLASH_WaitForLastOperation+0x7c>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80022ba:	4b08      	ldr	r3, [pc, #32]	@ (80022dc <FLASH_WaitForLastOperation+0x7c>)
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80022c6:	f000 f8a5 	bl	8002414 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80022ce:	2300      	movs	r3, #0

}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20000214 	.word	0x20000214
 80022dc:	40023c00 	.word	0x40023c00

080022e0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022ec:	4b14      	ldr	r3, [pc, #80]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	4a13      	ldr	r2, [pc, #76]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 80022f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	4a10      	ldr	r2, [pc, #64]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 80022fe:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002302:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002304:	4b0e      	ldr	r3, [pc, #56]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	4a0d      	ldr	r2, [pc, #52]	@ (8002340 <FLASH_Program_DoubleWord+0x60>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002316:	f3bf 8f6f 	isb	sy
}
 800231a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 800231c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002320:	f04f 0200 	mov.w	r2, #0
 8002324:	f04f 0300 	mov.w	r3, #0
 8002328:	000a      	movs	r2, r1
 800232a:	2300      	movs	r3, #0
 800232c:	68f9      	ldr	r1, [r7, #12]
 800232e:	3104      	adds	r1, #4
 8002330:	4613      	mov	r3, r2
 8002332:	600b      	str	r3, [r1, #0]
}
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40023c00 	.word	0x40023c00

08002344 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800234e:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <FLASH_Program_Word+0x40>)
 8002350:	691b      	ldr	r3, [r3, #16]
 8002352:	4a0c      	ldr	r2, [pc, #48]	@ (8002384 <FLASH_Program_Word+0x40>)
 8002354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002358:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <FLASH_Program_Word+0x40>)
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	4a09      	ldr	r2, [pc, #36]	@ (8002384 <FLASH_Program_Word+0x40>)
 8002360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002364:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002366:	4b07      	ldr	r3, [pc, #28]	@ (8002384 <FLASH_Program_Word+0x40>)
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	4a06      	ldr	r2, [pc, #24]	@ (8002384 <FLASH_Program_Word+0x40>)
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	601a      	str	r2, [r3, #0]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	40023c00 	.word	0x40023c00

08002388 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002394:	4b0d      	ldr	r3, [pc, #52]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	4a0c      	ldr	r2, [pc, #48]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 800239a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800239e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80023a0:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	4a09      	ldr	r2, [pc, #36]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 80023a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023ac:	4b07      	ldr	r3, [pc, #28]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 80023ae:	691b      	ldr	r3, [r3, #16]
 80023b0:	4a06      	ldr	r2, [pc, #24]	@ (80023cc <FLASH_Program_HalfWord+0x44>)
 80023b2:	f043 0301 	orr.w	r3, r3, #1
 80023b6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	887a      	ldrh	r2, [r7, #2]
 80023bc:	801a      	strh	r2, [r3, #0]
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40023c00 	.word	0x40023c00

080023d0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	460b      	mov	r3, r1
 80023da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80023e8:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023ea:	4a09      	ldr	r2, [pc, #36]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023f0:	4b07      	ldr	r3, [pc, #28]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	4a06      	ldr	r2, [pc, #24]	@ (8002410 <FLASH_Program_Byte+0x40>)
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	78fa      	ldrb	r2, [r7, #3]
 8002400:	701a      	strb	r2, [r3, #0]
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40023c00 	.word	0x40023c00

08002414 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002418:	4b2f      	ldr	r3, [pc, #188]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f003 0310 	and.w	r3, r3, #16
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002424:	4b2d      	ldr	r3, [pc, #180]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	f043 0310 	orr.w	r3, r3, #16
 800242c:	4a2b      	ldr	r2, [pc, #172]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 800242e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002430:	4b29      	ldr	r3, [pc, #164]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002432:	2210      	movs	r2, #16
 8002434:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002436:	4b28      	ldr	r3, [pc, #160]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 0320 	and.w	r3, r3, #32
 800243e:	2b00      	cmp	r3, #0
 8002440:	d008      	beq.n	8002454 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002442:	4b26      	ldr	r3, [pc, #152]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	f043 0308 	orr.w	r3, r3, #8
 800244a:	4a24      	ldr	r2, [pc, #144]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 800244c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800244e:	4b22      	ldr	r3, [pc, #136]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002450:	2220      	movs	r2, #32
 8002452:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002454:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245c:	2b00      	cmp	r3, #0
 800245e:	d008      	beq.n	8002472 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002460:	4b1e      	ldr	r3, [pc, #120]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	4a1c      	ldr	r2, [pc, #112]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 800246a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800246c:	4b1a      	ldr	r3, [pc, #104]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 800246e:	2240      	movs	r2, #64	@ 0x40
 8002470:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002472:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800247a:	2b00      	cmp	r3, #0
 800247c:	d008      	beq.n	8002490 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800247e:	4b17      	ldr	r3, [pc, #92]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f043 0302 	orr.w	r3, r3, #2
 8002486:	4a15      	ldr	r2, [pc, #84]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 8002488:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800248a:	4b13      	ldr	r3, [pc, #76]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 800248c:	2280      	movs	r2, #128	@ 0x80
 800248e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002490:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002498:	2b00      	cmp	r3, #0
 800249a:	d009      	beq.n	80024b0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 800249e:	69db      	ldr	r3, [r3, #28]
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	4a0d      	ldr	r2, [pc, #52]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 80024a6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 80024aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024ae:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80024b0:	4b09      	ldr	r3, [pc, #36]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80024bc:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 80024be:	69db      	ldr	r3, [r3, #28]
 80024c0:	f043 0320 	orr.w	r3, r3, #32
 80024c4:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <FLASH_SetErrorCode+0xc8>)
 80024c6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80024c8:	4b03      	ldr	r3, [pc, #12]	@ (80024d8 <FLASH_SetErrorCode+0xc4>)
 80024ca:	2202      	movs	r2, #2
 80024cc:	60da      	str	r2, [r3, #12]
  }
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	40023c00 	.word	0x40023c00
 80024dc:	20000214 	.word	0x20000214

080024e0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80024ee:	4b31      	ldr	r3, [pc, #196]	@ (80025b4 <HAL_FLASHEx_Erase+0xd4>)
 80024f0:	7e1b      	ldrb	r3, [r3, #24]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d101      	bne.n	80024fa <HAL_FLASHEx_Erase+0x1a>
 80024f6:	2302      	movs	r3, #2
 80024f8:	e058      	b.n	80025ac <HAL_FLASHEx_Erase+0xcc>
 80024fa:	4b2e      	ldr	r3, [pc, #184]	@ (80025b4 <HAL_FLASHEx_Erase+0xd4>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002500:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002504:	f7ff feac 	bl	8002260 <FLASH_WaitForLastOperation>
 8002508:	4603      	mov	r3, r0
 800250a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d148      	bne.n	80025a4 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d115      	bne.n	800254e <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	b2da      	uxtb	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	4619      	mov	r1, r3
 800252e:	4610      	mov	r0, r2
 8002530:	f000 f844 	bl	80025bc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002534:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002538:	f7ff fe92 	bl	8002260 <FLASH_WaitForLastOperation>
 800253c:	4603      	mov	r3, r0
 800253e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002540:	4b1d      	ldr	r3, [pc, #116]	@ (80025b8 <HAL_FLASHEx_Erase+0xd8>)
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	4a1c      	ldr	r2, [pc, #112]	@ (80025b8 <HAL_FLASHEx_Erase+0xd8>)
 8002546:	f023 0304 	bic.w	r3, r3, #4
 800254a:	6113      	str	r3, [r2, #16]
 800254c:	e028      	b.n	80025a0 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	60bb      	str	r3, [r7, #8]
 8002554:	e01c      	b.n	8002590 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	4619      	mov	r1, r3
 800255e:	68b8      	ldr	r0, [r7, #8]
 8002560:	f000 f850 	bl	8002604 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002564:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002568:	f7ff fe7a 	bl	8002260 <FLASH_WaitForLastOperation>
 800256c:	4603      	mov	r3, r0
 800256e:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002570:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <HAL_FLASHEx_Erase+0xd8>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	4a10      	ldr	r2, [pc, #64]	@ (80025b8 <HAL_FLASHEx_Erase+0xd8>)
 8002576:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 800257a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	601a      	str	r2, [r3, #0]
          break;
 8002588:	e00a      	b.n	80025a0 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	3301      	adds	r3, #1
 800258e:	60bb      	str	r3, [r7, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4413      	add	r3, r2
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	429a      	cmp	r2, r3
 800259e:	d3da      	bcc.n	8002556 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80025a0:	f000 f878 	bl	8002694 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_FLASHEx_Erase+0xd4>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	761a      	strb	r2, [r3, #24]

  return status;
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20000214 	.word	0x20000214
 80025b8:	40023c00 	.word	0x40023c00

080025bc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	4603      	mov	r3, r0
 80025c4:	6039      	str	r1, [r7, #0]
 80025c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80025c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <FLASH_MassErase+0x44>)
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <FLASH_MassErase+0x44>)
 80025ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80025d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <FLASH_MassErase+0x44>)
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	4a09      	ldr	r2, [pc, #36]	@ (8002600 <FLASH_MassErase+0x44>)
 80025da:	f043 0304 	orr.w	r3, r3, #4
 80025de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80025e0:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <FLASH_MassErase+0x44>)
 80025e2:	691a      	ldr	r2, [r3, #16]
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	4313      	orrs	r3, r2
 80025ea:	4a05      	ldr	r2, [pc, #20]	@ (8002600 <FLASH_MassErase+0x44>)
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f0:	6113      	str	r3, [r2, #16]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40023c00 	.word	0x40023c00

08002604 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002614:	78fb      	ldrb	r3, [r7, #3]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d102      	bne.n	8002620 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	e010      	b.n	8002642 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002620:	78fb      	ldrb	r3, [r7, #3]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d103      	bne.n	800262e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002626:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	e009      	b.n	8002642 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800262e:	78fb      	ldrb	r3, [r7, #3]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d103      	bne.n	800263c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002634:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002638:	60fb      	str	r3, [r7, #12]
 800263a:	e002      	b.n	8002642 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800263c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002640:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002642:	4b13      	ldr	r3, [pc, #76]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	4a12      	ldr	r2, [pc, #72]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002648:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800264c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800264e:	4b10      	ldr	r3, [pc, #64]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	490f      	ldr	r1, [pc, #60]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4313      	orrs	r3, r2
 8002658:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800265a:	4b0d      	ldr	r3, [pc, #52]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	4a0c      	ldr	r2, [pc, #48]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002660:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002664:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002666:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002668:	691a      	ldr	r2, [r3, #16]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	4313      	orrs	r3, r2
 8002670:	4a07      	ldr	r2, [pc, #28]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002678:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	4a04      	ldr	r2, [pc, #16]	@ (8002690 <FLASH_Erase_Sector+0x8c>)
 800267e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002682:	6113      	str	r3, [r2, #16]
}
 8002684:	bf00      	nop
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	40023c00 	.word	0x40023c00

08002694 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002698:	4b20      	ldr	r3, [pc, #128]	@ (800271c <FLASH_FlushCaches+0x88>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d017      	beq.n	80026d4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80026a4:	4b1d      	ldr	r3, [pc, #116]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a1c      	ldr	r2, [pc, #112]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80026ae:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80026b0:	4b1a      	ldr	r3, [pc, #104]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a19      	ldr	r2, [pc, #100]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026ba:	6013      	str	r3, [r2, #0]
 80026bc:	4b17      	ldr	r3, [pc, #92]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a16      	ldr	r2, [pc, #88]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80026c6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026c8:	4b14      	ldr	r3, [pc, #80]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a13      	ldr	r2, [pc, #76]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026d2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80026d4:	4b11      	ldr	r3, [pc, #68]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d017      	beq.n	8002710 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80026e0:	4b0e      	ldr	r3, [pc, #56]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a0d      	ldr	r2, [pc, #52]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80026ea:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80026ec:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0a      	ldr	r2, [pc, #40]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b08      	ldr	r3, [pc, #32]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a07      	ldr	r2, [pc, #28]	@ (800271c <FLASH_FlushCaches+0x88>)
 80026fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002702:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002704:	4b05      	ldr	r3, [pc, #20]	@ (800271c <FLASH_FlushCaches+0x88>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a04      	ldr	r2, [pc, #16]	@ (800271c <FLASH_FlushCaches+0x88>)
 800270a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800270e:	6013      	str	r3, [r2, #0]
  }
}
 8002710:	bf00      	nop
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	40023c00 	.word	0x40023c00

08002720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002720:	b480      	push	{r7}
 8002722:	b089      	sub	sp, #36	@ 0x24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800272e:	2300      	movs	r3, #0
 8002730:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002732:	2300      	movs	r3, #0
 8002734:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002736:	2300      	movs	r3, #0
 8002738:	61fb      	str	r3, [r7, #28]
 800273a:	e159      	b.n	80029f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800273c:	2201      	movs	r2, #1
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	4013      	ands	r3, r2
 800274e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	429a      	cmp	r2, r3
 8002756:	f040 8148 	bne.w	80029ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0303 	and.w	r3, r3, #3
 8002762:	2b01      	cmp	r3, #1
 8002764:	d005      	beq.n	8002772 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800276e:	2b02      	cmp	r3, #2
 8002770:	d130      	bne.n	80027d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	2203      	movs	r2, #3
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4013      	ands	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027a8:	2201      	movs	r2, #1
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	091b      	lsrs	r3, r3, #4
 80027be:	f003 0201 	and.w	r2, r3, #1
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0303 	and.w	r3, r3, #3
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d017      	beq.n	8002810 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	2203      	movs	r2, #3
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	4013      	ands	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4313      	orrs	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f003 0303 	and.w	r3, r3, #3
 8002818:	2b02      	cmp	r3, #2
 800281a:	d123      	bne.n	8002864 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	08da      	lsrs	r2, r3, #3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3208      	adds	r2, #8
 8002824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002828:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	220f      	movs	r2, #15
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	691a      	ldr	r2, [r3, #16]
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	08da      	lsrs	r2, r3, #3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3208      	adds	r2, #8
 800285e:	69b9      	ldr	r1, [r7, #24]
 8002860:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	2203      	movs	r2, #3
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 0203 	and.w	r2, r3, #3
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4313      	orrs	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80a2 	beq.w	80029ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	4b57      	ldr	r3, [pc, #348]	@ (8002a08 <HAL_GPIO_Init+0x2e8>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	4a56      	ldr	r2, [pc, #344]	@ (8002a08 <HAL_GPIO_Init+0x2e8>)
 80028b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028b6:	4b54      	ldr	r3, [pc, #336]	@ (8002a08 <HAL_GPIO_Init+0x2e8>)
 80028b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028c2:	4a52      	ldr	r2, [pc, #328]	@ (8002a0c <HAL_GPIO_Init+0x2ec>)
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	089b      	lsrs	r3, r3, #2
 80028c8:	3302      	adds	r3, #2
 80028ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	220f      	movs	r2, #15
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4013      	ands	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a49      	ldr	r2, [pc, #292]	@ (8002a10 <HAL_GPIO_Init+0x2f0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d019      	beq.n	8002922 <HAL_GPIO_Init+0x202>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a48      	ldr	r2, [pc, #288]	@ (8002a14 <HAL_GPIO_Init+0x2f4>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d013      	beq.n	800291e <HAL_GPIO_Init+0x1fe>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a47      	ldr	r2, [pc, #284]	@ (8002a18 <HAL_GPIO_Init+0x2f8>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d00d      	beq.n	800291a <HAL_GPIO_Init+0x1fa>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a46      	ldr	r2, [pc, #280]	@ (8002a1c <HAL_GPIO_Init+0x2fc>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d007      	beq.n	8002916 <HAL_GPIO_Init+0x1f6>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a45      	ldr	r2, [pc, #276]	@ (8002a20 <HAL_GPIO_Init+0x300>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d101      	bne.n	8002912 <HAL_GPIO_Init+0x1f2>
 800290e:	2304      	movs	r3, #4
 8002910:	e008      	b.n	8002924 <HAL_GPIO_Init+0x204>
 8002912:	2307      	movs	r3, #7
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x204>
 8002916:	2303      	movs	r3, #3
 8002918:	e004      	b.n	8002924 <HAL_GPIO_Init+0x204>
 800291a:	2302      	movs	r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x204>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <HAL_GPIO_Init+0x204>
 8002922:	2300      	movs	r3, #0
 8002924:	69fa      	ldr	r2, [r7, #28]
 8002926:	f002 0203 	and.w	r2, r2, #3
 800292a:	0092      	lsls	r2, r2, #2
 800292c:	4093      	lsls	r3, r2
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002934:	4935      	ldr	r1, [pc, #212]	@ (8002a0c <HAL_GPIO_Init+0x2ec>)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3302      	adds	r3, #2
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002942:	4b38      	ldr	r3, [pc, #224]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002966:	4a2f      	ldr	r2, [pc, #188]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800296c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002990:	4a24      	ldr	r2, [pc, #144]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002996:	4b23      	ldr	r3, [pc, #140]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	43db      	mvns	r3, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4013      	ands	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ba:	4a1a      	ldr	r2, [pc, #104]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c0:	4b18      	ldr	r3, [pc, #96]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029e4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3301      	adds	r3, #1
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	2b0f      	cmp	r3, #15
 80029f4:	f67f aea2 	bls.w	800273c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3724      	adds	r7, #36	@ 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40013800 	.word	0x40013800
 8002a10:	40020000 	.word	0x40020000
 8002a14:	40020400 	.word	0x40020400
 8002a18:	40020800 	.word	0x40020800
 8002a1c:	40020c00 	.word	0x40020c00
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40013c00 	.word	0x40013c00

08002a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	887b      	ldrh	r3, [r7, #2]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d002      	beq.n	8002a46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a40:	2301      	movs	r3, #1
 8002a42:	73fb      	strb	r3, [r7, #15]
 8002a44:	e001      	b.n	8002a4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a46:	2300      	movs	r3, #0
 8002a48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	807b      	strh	r3, [r7, #2]
 8002a64:	4613      	mov	r3, r2
 8002a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a68:	787b      	ldrb	r3, [r7, #1]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a6e:	887a      	ldrh	r2, [r7, #2]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a74:	e003      	b.n	8002a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a76:	887b      	ldrh	r3, [r7, #2]
 8002a78:	041a      	lsls	r2, r3, #16
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	619a      	str	r2, [r3, #24]
}
 8002a7e:	bf00      	nop
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
	...

08002a8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a96:	4b08      	ldr	r3, [pc, #32]	@ (8002ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a98:	695a      	ldr	r2, [r3, #20]
 8002a9a:	88fb      	ldrh	r3, [r7, #6]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002aa2:	4a05      	ldr	r2, [pc, #20]	@ (8002ab8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa4:	88fb      	ldrh	r3, [r7, #6]
 8002aa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002aa8:	88fb      	ldrh	r3, [r7, #6]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fd fe50 	bl	8000750 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40013c00 	.word	0x40013c00

08002abc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e267      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d075      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ada:	4b88      	ldr	r3, [pc, #544]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d00c      	beq.n	8002b00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ae6:	4b85      	ldr	r3, [pc, #532]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d112      	bne.n	8002b18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002af2:	4b82      	ldr	r3, [pc, #520]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002afa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002afe:	d10b      	bne.n	8002b18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b00:	4b7e      	ldr	r3, [pc, #504]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d05b      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x108>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d157      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e242      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b20:	d106      	bne.n	8002b30 <HAL_RCC_OscConfig+0x74>
 8002b22:	4b76      	ldr	r3, [pc, #472]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a75      	ldr	r2, [pc, #468]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e01d      	b.n	8002b6c <HAL_RCC_OscConfig+0xb0>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x98>
 8002b3a:	4b70      	ldr	r3, [pc, #448]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	4b6d      	ldr	r3, [pc, #436]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a6c      	ldr	r2, [pc, #432]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e00b      	b.n	8002b6c <HAL_RCC_OscConfig+0xb0>
 8002b54:	4b69      	ldr	r3, [pc, #420]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a68      	ldr	r2, [pc, #416]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	4b66      	ldr	r3, [pc, #408]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a65      	ldr	r2, [pc, #404]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d013      	beq.n	8002b9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b74:	f7ff f9d2 	bl	8001f1c <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b7c:	f7ff f9ce 	bl	8001f1c <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b64      	cmp	r3, #100	@ 0x64
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e207      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0xc0>
 8002b9a:	e014      	b.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f9be 	bl	8001f1c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7ff f9ba 	bl	8001f1c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	@ 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e1f3      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	4b51      	ldr	r3, [pc, #324]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0xe8>
 8002bc2:	e000      	b.n	8002bc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d063      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bd2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bde:	4b47      	ldr	r3, [pc, #284]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d11c      	bne.n	8002c24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bea:	4b44      	ldr	r3, [pc, #272]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d116      	bne.n	8002c24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf6:	4b41      	ldr	r3, [pc, #260]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_RCC_OscConfig+0x152>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d001      	beq.n	8002c0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e1c7      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	4937      	ldr	r1, [pc, #220]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c22:	e03a      	b.n	8002c9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d020      	beq.n	8002c6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c2c:	4b34      	ldr	r3, [pc, #208]	@ (8002d00 <HAL_RCC_OscConfig+0x244>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c32:	f7ff f973 	bl	8001f1c <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c38:	e008      	b.n	8002c4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c3a:	f7ff f96f 	bl	8001f1c <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e1a8      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0f0      	beq.n	8002c3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c58:	4b28      	ldr	r3, [pc, #160]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	4925      	ldr	r1, [pc, #148]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	600b      	str	r3, [r1, #0]
 8002c6c:	e015      	b.n	8002c9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c6e:	4b24      	ldr	r3, [pc, #144]	@ (8002d00 <HAL_RCC_OscConfig+0x244>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c74:	f7ff f952 	bl	8001f1c <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c7c:	f7ff f94e 	bl	8001f1c <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e187      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0308 	and.w	r3, r3, #8
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d036      	beq.n	8002d14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d016      	beq.n	8002cdc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cae:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <HAL_RCC_OscConfig+0x248>)
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f7ff f932 	bl	8001f1c <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cbc:	f7ff f92e 	bl	8001f1c <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e167      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cce:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_RCC_OscConfig+0x240>)
 8002cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x200>
 8002cda:	e01b      	b.n	8002d14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cdc:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <HAL_RCC_OscConfig+0x248>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce2:	f7ff f91b 	bl	8001f1c <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ce8:	e00e      	b.n	8002d08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cea:	f7ff f917 	bl	8001f1c <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d907      	bls.n	8002d08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e150      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	42470000 	.word	0x42470000
 8002d04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d08:	4b88      	ldr	r3, [pc, #544]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1ea      	bne.n	8002cea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 8097 	beq.w	8002e50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d26:	4b81      	ldr	r3, [pc, #516]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10f      	bne.n	8002d52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60bb      	str	r3, [r7, #8]
 8002d36:	4b7d      	ldr	r3, [pc, #500]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d42:	4b7a      	ldr	r3, [pc, #488]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4a:	60bb      	str	r3, [r7, #8]
 8002d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d52:	4b77      	ldr	r3, [pc, #476]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d118      	bne.n	8002d90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d5e:	4b74      	ldr	r3, [pc, #464]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a73      	ldr	r2, [pc, #460]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6a:	f7ff f8d7 	bl	8001f1c <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d72:	f7ff f8d3 	bl	8001f1c <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e10c      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d84:	4b6a      	ldr	r3, [pc, #424]	@ (8002f30 <HAL_RCC_OscConfig+0x474>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0f0      	beq.n	8002d72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d106      	bne.n	8002da6 <HAL_RCC_OscConfig+0x2ea>
 8002d98:	4b64      	ldr	r3, [pc, #400]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9c:	4a63      	ldr	r2, [pc, #396]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da4:	e01c      	b.n	8002de0 <HAL_RCC_OscConfig+0x324>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b05      	cmp	r3, #5
 8002dac:	d10c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x30c>
 8002dae:	4b5f      	ldr	r3, [pc, #380]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db2:	4a5e      	ldr	r2, [pc, #376]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dba:	4b5c      	ldr	r3, [pc, #368]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	4a5b      	ldr	r2, [pc, #364]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc6:	e00b      	b.n	8002de0 <HAL_RCC_OscConfig+0x324>
 8002dc8:	4b58      	ldr	r3, [pc, #352]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dcc:	4a57      	ldr	r2, [pc, #348]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dce:	f023 0301 	bic.w	r3, r3, #1
 8002dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd4:	4b55      	ldr	r3, [pc, #340]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd8:	4a54      	ldr	r2, [pc, #336]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002dda:	f023 0304 	bic.w	r3, r3, #4
 8002dde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d015      	beq.n	8002e14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de8:	f7ff f898 	bl	8001f1c <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7ff f894 	bl	8001f1c <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e0cb      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e06:	4b49      	ldr	r3, [pc, #292]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0ee      	beq.n	8002df0 <HAL_RCC_OscConfig+0x334>
 8002e12:	e014      	b.n	8002e3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e14:	f7ff f882 	bl	8001f1c <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e1a:	e00a      	b.n	8002e32 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1c:	f7ff f87e 	bl	8001f1c <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e0b5      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e32:	4b3e      	ldr	r3, [pc, #248]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1ee      	bne.n	8002e1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e44:	4b39      	ldr	r3, [pc, #228]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	4a38      	ldr	r2, [pc, #224]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 80a1 	beq.w	8002f9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e5a:	4b34      	ldr	r3, [pc, #208]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b08      	cmp	r3, #8
 8002e64:	d05c      	beq.n	8002f20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d141      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e6e:	4b31      	ldr	r3, [pc, #196]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e74:	f7ff f852 	bl	8001f1c <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e7c:	f7ff f84e 	bl	8001f1c <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e087      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e8e:	4b27      	ldr	r3, [pc, #156]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69da      	ldr	r2, [r3, #28]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	019b      	lsls	r3, r3, #6
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb0:	085b      	lsrs	r3, r3, #1
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	041b      	lsls	r3, r3, #16
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebc:	061b      	lsls	r3, r3, #24
 8002ebe:	491b      	ldr	r1, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eca:	f7ff f827 	bl	8001f1c <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed0:	e008      	b.n	8002ee4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed2:	f7ff f823 	bl	8001f1c <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e05c      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee4:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d0f0      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x416>
 8002ef0:	e054      	b.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_RCC_OscConfig+0x478>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef8:	f7ff f810 	bl	8001f1c <HAL_GetTick>
 8002efc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7ff f80c 	bl	8001f1c <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e045      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f12:	4b06      	ldr	r3, [pc, #24]	@ (8002f2c <HAL_RCC_OscConfig+0x470>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1f0      	bne.n	8002f00 <HAL_RCC_OscConfig+0x444>
 8002f1e:	e03d      	b.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e038      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40007000 	.word	0x40007000
 8002f34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ec>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d028      	beq.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d121      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d11a      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f68:	4013      	ands	r3, r2
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d111      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	085b      	lsrs	r3, r3, #1
 8002f80:	3b01      	subs	r3, #1
 8002f82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d107      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800

08002fac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0cc      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b68      	ldr	r3, [pc, #416]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d90c      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b65      	ldr	r3, [pc, #404]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b63      	ldr	r3, [pc, #396]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0b8      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d020      	beq.n	8003036 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003000:	4b59      	ldr	r3, [pc, #356]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a58      	ldr	r2, [pc, #352]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800300a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003018:	4b53      	ldr	r3, [pc, #332]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4a52      	ldr	r2, [pc, #328]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003022:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003024:	4b50      	ldr	r3, [pc, #320]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	494d      	ldr	r1, [pc, #308]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d044      	beq.n	80030cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304a:	4b47      	ldr	r3, [pc, #284]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d119      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e07f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d003      	beq.n	800306a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003066:	2b03      	cmp	r3, #3
 8003068:	d107      	bne.n	800307a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800306a:	4b3f      	ldr	r3, [pc, #252]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d109      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e06f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307a:	4b3b      	ldr	r3, [pc, #236]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d101      	bne.n	800308a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e067      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800308a:	4b37      	ldr	r3, [pc, #220]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f023 0203 	bic.w	r2, r3, #3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	4934      	ldr	r1, [pc, #208]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	4313      	orrs	r3, r2
 800309a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800309c:	f7fe ff3e 	bl	8001f1c <HAL_GetTick>
 80030a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a2:	e00a      	b.n	80030ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030a4:	f7fe ff3a 	bl	8001f1c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e04f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 020c 	and.w	r2, r3, #12
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d1eb      	bne.n	80030a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030cc:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0307 	and.w	r3, r3, #7
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d20c      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030da:	4b22      	ldr	r3, [pc, #136]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	b2d2      	uxtb	r2, r2
 80030e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e2:	4b20      	ldr	r3, [pc, #128]	@ (8003164 <HAL_RCC_ClockConfig+0x1b8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e032      	b.n	800315a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003100:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	4916      	ldr	r1, [pc, #88]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800311e:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	490e      	ldr	r1, [pc, #56]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800312e:	4313      	orrs	r3, r2
 8003130:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003132:	f000 f821 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 8003136:	4602      	mov	r2, r0
 8003138:	4b0b      	ldr	r3, [pc, #44]	@ (8003168 <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	490a      	ldr	r1, [pc, #40]	@ (800316c <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	5ccb      	ldrb	r3, [r1, r3]
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	4a09      	ldr	r2, [pc, #36]	@ (8003170 <HAL_RCC_ClockConfig+0x1c4>)
 800314c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800314e:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <HAL_RCC_ClockConfig+0x1c8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe fe9e 	bl	8001e94 <HAL_InitTick>

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40023c00 	.word	0x40023c00
 8003168:	40023800 	.word	0x40023800
 800316c:	0800804c 	.word	0x0800804c
 8003170:	20000000 	.word	0x20000000
 8003174:	20000004 	.word	0x20000004

08003178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800317c:	b094      	sub	sp, #80	@ 0x50
 800317e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003188:	2300      	movs	r3, #0
 800318a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003190:	4b79      	ldr	r3, [pc, #484]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d00d      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x40>
 800319c:	2b08      	cmp	r3, #8
 800319e:	f200 80e1 	bhi.w	8003364 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0x34>
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d003      	beq.n	80031b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80031aa:	e0db      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031ac:	4b73      	ldr	r3, [pc, #460]	@ (800337c <HAL_RCC_GetSysClockFreq+0x204>)
 80031ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b0:	e0db      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031b2:	4b73      	ldr	r3, [pc, #460]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x208>)
 80031b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031b6:	e0d8      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d063      	beq.n	8003296 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	099b      	lsrs	r3, r3, #6
 80031d4:	2200      	movs	r2, #0
 80031d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031e2:	2300      	movs	r3, #0
 80031e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80031e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031ea:	4622      	mov	r2, r4
 80031ec:	462b      	mov	r3, r5
 80031ee:	f04f 0000 	mov.w	r0, #0
 80031f2:	f04f 0100 	mov.w	r1, #0
 80031f6:	0159      	lsls	r1, r3, #5
 80031f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031fc:	0150      	lsls	r0, r2, #5
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4621      	mov	r1, r4
 8003204:	1a51      	subs	r1, r2, r1
 8003206:	6139      	str	r1, [r7, #16]
 8003208:	4629      	mov	r1, r5
 800320a:	eb63 0301 	sbc.w	r3, r3, r1
 800320e:	617b      	str	r3, [r7, #20]
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800321c:	4659      	mov	r1, fp
 800321e:	018b      	lsls	r3, r1, #6
 8003220:	4651      	mov	r1, sl
 8003222:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003226:	4651      	mov	r1, sl
 8003228:	018a      	lsls	r2, r1, #6
 800322a:	4651      	mov	r1, sl
 800322c:	ebb2 0801 	subs.w	r8, r2, r1
 8003230:	4659      	mov	r1, fp
 8003232:	eb63 0901 	sbc.w	r9, r3, r1
 8003236:	f04f 0200 	mov.w	r2, #0
 800323a:	f04f 0300 	mov.w	r3, #0
 800323e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003242:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003246:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800324a:	4690      	mov	r8, r2
 800324c:	4699      	mov	r9, r3
 800324e:	4623      	mov	r3, r4
 8003250:	eb18 0303 	adds.w	r3, r8, r3
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	462b      	mov	r3, r5
 8003258:	eb49 0303 	adc.w	r3, r9, r3
 800325c:	60fb      	str	r3, [r7, #12]
 800325e:	f04f 0200 	mov.w	r2, #0
 8003262:	f04f 0300 	mov.w	r3, #0
 8003266:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800326a:	4629      	mov	r1, r5
 800326c:	024b      	lsls	r3, r1, #9
 800326e:	4621      	mov	r1, r4
 8003270:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003274:	4621      	mov	r1, r4
 8003276:	024a      	lsls	r2, r1, #9
 8003278:	4610      	mov	r0, r2
 800327a:	4619      	mov	r1, r3
 800327c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800327e:	2200      	movs	r2, #0
 8003280:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003282:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003284:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003288:	f7fd f802 	bl	8000290 <__aeabi_uldivmod>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4613      	mov	r3, r2
 8003292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003294:	e058      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003296:	4b38      	ldr	r3, [pc, #224]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	099b      	lsrs	r3, r3, #6
 800329c:	2200      	movs	r2, #0
 800329e:	4618      	mov	r0, r3
 80032a0:	4611      	mov	r1, r2
 80032a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032a6:	623b      	str	r3, [r7, #32]
 80032a8:	2300      	movs	r3, #0
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032b0:	4642      	mov	r2, r8
 80032b2:	464b      	mov	r3, r9
 80032b4:	f04f 0000 	mov.w	r0, #0
 80032b8:	f04f 0100 	mov.w	r1, #0
 80032bc:	0159      	lsls	r1, r3, #5
 80032be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032c2:	0150      	lsls	r0, r2, #5
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4641      	mov	r1, r8
 80032ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80032ce:	4649      	mov	r1, r9
 80032d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032e8:	ebb2 040a 	subs.w	r4, r2, sl
 80032ec:	eb63 050b 	sbc.w	r5, r3, fp
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	00eb      	lsls	r3, r5, #3
 80032fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032fe:	00e2      	lsls	r2, r4, #3
 8003300:	4614      	mov	r4, r2
 8003302:	461d      	mov	r5, r3
 8003304:	4643      	mov	r3, r8
 8003306:	18e3      	adds	r3, r4, r3
 8003308:	603b      	str	r3, [r7, #0]
 800330a:	464b      	mov	r3, r9
 800330c:	eb45 0303 	adc.w	r3, r5, r3
 8003310:	607b      	str	r3, [r7, #4]
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800331e:	4629      	mov	r1, r5
 8003320:	028b      	lsls	r3, r1, #10
 8003322:	4621      	mov	r1, r4
 8003324:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003328:	4621      	mov	r1, r4
 800332a:	028a      	lsls	r2, r1, #10
 800332c:	4610      	mov	r0, r2
 800332e:	4619      	mov	r1, r3
 8003330:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003332:	2200      	movs	r2, #0
 8003334:	61bb      	str	r3, [r7, #24]
 8003336:	61fa      	str	r2, [r7, #28]
 8003338:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800333c:	f7fc ffa8 	bl	8000290 <__aeabi_uldivmod>
 8003340:	4602      	mov	r2, r0
 8003342:	460b      	mov	r3, r1
 8003344:	4613      	mov	r3, r2
 8003346:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003348:	4b0b      	ldr	r3, [pc, #44]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	0c1b      	lsrs	r3, r3, #16
 800334e:	f003 0303 	and.w	r3, r3, #3
 8003352:	3301      	adds	r3, #1
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003358:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800335a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003360:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003362:	e002      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b05      	ldr	r3, [pc, #20]	@ (800337c <HAL_RCC_GetSysClockFreq+0x204>)
 8003366:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800336a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800336c:	4618      	mov	r0, r3
 800336e:	3750      	adds	r7, #80	@ 0x50
 8003370:	46bd      	mov	sp, r7
 8003372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800
 800337c:	00f42400 	.word	0x00f42400
 8003380:	007a1200 	.word	0x007a1200

08003384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003388:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <HAL_RCC_GetHCLKFreq+0x14>)
 800338a:	681b      	ldr	r3, [r3, #0]
}
 800338c:	4618      	mov	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	20000000 	.word	0x20000000

0800339c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033a0:	f7ff fff0 	bl	8003384 <HAL_RCC_GetHCLKFreq>
 80033a4:	4602      	mov	r2, r0
 80033a6:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	0a9b      	lsrs	r3, r3, #10
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	4903      	ldr	r1, [pc, #12]	@ (80033c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033b2:	5ccb      	ldrb	r3, [r1, r3]
 80033b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40023800 	.word	0x40023800
 80033c0:	0800805c 	.word	0x0800805c

080033c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033c8:	f7ff ffdc 	bl	8003384 <HAL_RCC_GetHCLKFreq>
 80033cc:	4602      	mov	r2, r0
 80033ce:	4b05      	ldr	r3, [pc, #20]	@ (80033e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	0b5b      	lsrs	r3, r3, #13
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	4903      	ldr	r1, [pc, #12]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033da:	5ccb      	ldrb	r3, [r1, r3]
 80033dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40023800 	.word	0x40023800
 80033e8:	0800805c 	.word	0x0800805c

080033ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e07b      	b.n	80034f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	2b00      	cmp	r3, #0
 8003404:	d108      	bne.n	8003418 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800340e:	d009      	beq.n	8003424 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]
 8003416:	e005      	b.n	8003424 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d106      	bne.n	8003444 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7fe fbb0 	bl	8001ba4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2202      	movs	r2, #2
 8003448:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800345a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800346c:	431a      	orrs	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	431a      	orrs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	431a      	orrs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003494:	431a      	orrs	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a8:	ea42 0103 	orr.w	r1, r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	0c1b      	lsrs	r3, r3, #16
 80034c2:	f003 0104 	and.w	r1, r3, #4
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	f003 0210 	and.w	r2, r3, #16
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	69da      	ldr	r2, [r3, #28]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b08a      	sub	sp, #40	@ 0x28
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
 800350a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800350c:	2301      	movs	r3, #1
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003510:	f7fe fd04 	bl	8001f1c <HAL_GetTick>
 8003514:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800351c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003524:	887b      	ldrh	r3, [r7, #2]
 8003526:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003528:	7ffb      	ldrb	r3, [r7, #31]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d00c      	beq.n	8003548 <HAL_SPI_TransmitReceive+0x4a>
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003534:	d106      	bne.n	8003544 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d102      	bne.n	8003544 <HAL_SPI_TransmitReceive+0x46>
 800353e:	7ffb      	ldrb	r3, [r7, #31]
 8003540:	2b04      	cmp	r3, #4
 8003542:	d001      	beq.n	8003548 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003544:	2302      	movs	r3, #2
 8003546:	e17f      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d005      	beq.n	800355a <HAL_SPI_TransmitReceive+0x5c>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d002      	beq.n	800355a <HAL_SPI_TransmitReceive+0x5c>
 8003554:	887b      	ldrh	r3, [r7, #2]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e174      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <HAL_SPI_TransmitReceive+0x6e>
 8003568:	2302      	movs	r3, #2
 800356a:	e16d      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b04      	cmp	r3, #4
 800357e:	d003      	beq.n	8003588 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2205      	movs	r2, #5
 8003584:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	887a      	ldrh	r2, [r7, #2]
 800359e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	68ba      	ldr	r2, [r7, #8]
 80035a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	887a      	ldrh	r2, [r7, #2]
 80035aa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	887a      	ldrh	r2, [r7, #2]
 80035b0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c8:	2b40      	cmp	r3, #64	@ 0x40
 80035ca:	d007      	beq.n	80035dc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035e4:	d17e      	bne.n	80036e4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <HAL_SPI_TransmitReceive+0xf6>
 80035ee:	8afb      	ldrh	r3, [r7, #22]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d16c      	bne.n	80036ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f8:	881a      	ldrh	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003604:	1c9a      	adds	r2, r3, #2
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800360e:	b29b      	uxth	r3, r3
 8003610:	3b01      	subs	r3, #1
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003618:	e059      	b.n	80036ce <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b02      	cmp	r3, #2
 8003626:	d11b      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x162>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d016      	beq.n	8003660 <HAL_SPI_TransmitReceive+0x162>
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	2b01      	cmp	r3, #1
 8003636:	d113      	bne.n	8003660 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363c:	881a      	ldrh	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003648:	1c9a      	adds	r2, r3, #2
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b01      	cmp	r3, #1
 800366c:	d119      	bne.n	80036a2 <HAL_SPI_TransmitReceive+0x1a4>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003672:	b29b      	uxth	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	d014      	beq.n	80036a2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68da      	ldr	r2, [r3, #12]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003682:	b292      	uxth	r2, r2
 8003684:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368a:	1c9a      	adds	r2, r3, #2
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800369e:	2301      	movs	r3, #1
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036a2:	f7fe fc3b 	bl	8001f1c <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	6a3b      	ldr	r3, [r7, #32]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d80d      	bhi.n	80036ce <HAL_SPI_TransmitReceive+0x1d0>
 80036b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b8:	d009      	beq.n	80036ce <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e0bc      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1a0      	bne.n	800361a <HAL_SPI_TransmitReceive+0x11c>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d19b      	bne.n	800361a <HAL_SPI_TransmitReceive+0x11c>
 80036e2:	e082      	b.n	80037ea <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d002      	beq.n	80036f2 <HAL_SPI_TransmitReceive+0x1f4>
 80036ec:	8afb      	ldrh	r3, [r7, #22]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d171      	bne.n	80037d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	330c      	adds	r3, #12
 80036fc:	7812      	ldrb	r2, [r2, #0]
 80036fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003704:	1c5a      	adds	r2, r3, #1
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003718:	e05d      	b.n	80037d6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b02      	cmp	r3, #2
 8003726:	d11c      	bne.n	8003762 <HAL_SPI_TransmitReceive+0x264>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d017      	beq.n	8003762 <HAL_SPI_TransmitReceive+0x264>
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	2b01      	cmp	r3, #1
 8003736:	d114      	bne.n	8003762 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	330c      	adds	r3, #12
 8003742:	7812      	ldrb	r2, [r2, #0]
 8003744:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	1c5a      	adds	r2, r3, #1
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800375e:	2300      	movs	r3, #0
 8003760:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b01      	cmp	r3, #1
 800376e:	d119      	bne.n	80037a4 <HAL_SPI_TransmitReceive+0x2a6>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d014      	beq.n	80037a4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003784:	b2d2      	uxtb	r2, r2
 8003786:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800378c:	1c5a      	adds	r2, r3, #1
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003796:	b29b      	uxth	r3, r3
 8003798:	3b01      	subs	r3, #1
 800379a:	b29a      	uxth	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037a0:	2301      	movs	r3, #1
 80037a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037a4:	f7fe fbba 	bl	8001f1c <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	6a3b      	ldr	r3, [r7, #32]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d803      	bhi.n	80037bc <HAL_SPI_TransmitReceive+0x2be>
 80037b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ba:	d102      	bne.n	80037c2 <HAL_SPI_TransmitReceive+0x2c4>
 80037bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e038      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037da:	b29b      	uxth	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d19c      	bne.n	800371a <HAL_SPI_TransmitReceive+0x21c>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d197      	bne.n	800371a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037ea:	6a3a      	ldr	r2, [r7, #32]
 80037ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f8b6 	bl	8003960 <SPI_EndRxTxTransaction>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d008      	beq.n	800380c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2220      	movs	r2, #32
 80037fe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e01d      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10a      	bne.n	800382a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003814:	2300      	movs	r3, #0
 8003816:	613b      	str	r3, [r7, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	613b      	str	r3, [r7, #16]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	613b      	str	r3, [r7, #16]
 8003828:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003846:	2300      	movs	r3, #0
  }
}
 8003848:	4618      	mov	r0, r3
 800384a:	3728      	adds	r7, #40	@ 0x28
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	4613      	mov	r3, r2
 800385e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003860:	f7fe fb5c 	bl	8001f1c <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003868:	1a9b      	subs	r3, r3, r2
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	4413      	add	r3, r2
 800386e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003870:	f7fe fb54 	bl	8001f1c <HAL_GetTick>
 8003874:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003876:	4b39      	ldr	r3, [pc, #228]	@ (800395c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	015b      	lsls	r3, r3, #5
 800387c:	0d1b      	lsrs	r3, r3, #20
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	fb02 f303 	mul.w	r3, r2, r3
 8003884:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003886:	e055      	b.n	8003934 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d051      	beq.n	8003934 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003890:	f7fe fb44 	bl	8001f1c <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	69fa      	ldr	r2, [r7, #28]
 800389c:	429a      	cmp	r2, r3
 800389e:	d902      	bls.n	80038a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d13d      	bne.n	8003922 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038be:	d111      	bne.n	80038e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038c8:	d004      	beq.n	80038d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038d2:	d107      	bne.n	80038e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ec:	d10f      	bne.n	800390e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800390c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e018      	b.n	8003954 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d102      	bne.n	800392e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	61fb      	str	r3, [r7, #28]
 800392c:	e002      	b.n	8003934 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	3b01      	subs	r3, #1
 8003932:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	4013      	ands	r3, r2
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	429a      	cmp	r2, r3
 8003942:	bf0c      	ite	eq
 8003944:	2301      	moveq	r3, #1
 8003946:	2300      	movne	r3, #0
 8003948:	b2db      	uxtb	r3, r3
 800394a:	461a      	mov	r2, r3
 800394c:	79fb      	ldrb	r3, [r7, #7]
 800394e:	429a      	cmp	r2, r3
 8003950:	d19a      	bne.n	8003888 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3720      	adds	r7, #32
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	20000000 	.word	0x20000000

08003960 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af02      	add	r7, sp, #8
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2201      	movs	r2, #1
 8003974:	2102      	movs	r1, #2
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f7ff ff6a 	bl	8003850 <SPI_WaitFlagStateUntilTimeout>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d007      	beq.n	8003992 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003986:	f043 0220 	orr.w	r2, r3, #32
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e032      	b.n	80039f8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003992:	4b1b      	ldr	r3, [pc, #108]	@ (8003a00 <SPI_EndRxTxTransaction+0xa0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1b      	ldr	r2, [pc, #108]	@ (8003a04 <SPI_EndRxTxTransaction+0xa4>)
 8003998:	fba2 2303 	umull	r2, r3, r2, r3
 800399c:	0d5b      	lsrs	r3, r3, #21
 800399e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039b0:	d112      	bne.n	80039d8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2200      	movs	r2, #0
 80039ba:	2180      	movs	r1, #128	@ 0x80
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f7ff ff47 	bl	8003850 <SPI_WaitFlagStateUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d016      	beq.n	80039f6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039cc:	f043 0220 	orr.w	r2, r3, #32
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e00f      	b.n	80039f8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ee:	2b80      	cmp	r3, #128	@ 0x80
 80039f0:	d0f2      	beq.n	80039d8 <SPI_EndRxTxTransaction+0x78>
 80039f2:	e000      	b.n	80039f6 <SPI_EndRxTxTransaction+0x96>
        break;
 80039f4:	bf00      	nop
  }

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3718      	adds	r7, #24
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	20000000 	.word	0x20000000
 8003a04:	165e9f81 	.word	0x165e9f81

08003a08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e041      	b.n	8003a9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d106      	bne.n	8003a34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7fe f900 	bl	8001c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3304      	adds	r3, #4
 8003a44:	4619      	mov	r1, r3
 8003a46:	4610      	mov	r0, r2
 8003a48:	f000 f950 	bl	8003cec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d001      	beq.n	8003ac0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e03c      	b.n	8003b3a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a1e      	ldr	r2, [pc, #120]	@ (8003b48 <HAL_TIM_Base_Start+0xa0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d018      	beq.n	8003b04 <HAL_TIM_Base_Start+0x5c>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ada:	d013      	beq.n	8003b04 <HAL_TIM_Base_Start+0x5c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8003b4c <HAL_TIM_Base_Start+0xa4>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00e      	beq.n	8003b04 <HAL_TIM_Base_Start+0x5c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a19      	ldr	r2, [pc, #100]	@ (8003b50 <HAL_TIM_Base_Start+0xa8>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d009      	beq.n	8003b04 <HAL_TIM_Base_Start+0x5c>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a17      	ldr	r2, [pc, #92]	@ (8003b54 <HAL_TIM_Base_Start+0xac>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d004      	beq.n	8003b04 <HAL_TIM_Base_Start+0x5c>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a16      	ldr	r2, [pc, #88]	@ (8003b58 <HAL_TIM_Base_Start+0xb0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d111      	bne.n	8003b28 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b06      	cmp	r3, #6
 8003b14:	d010      	beq.n	8003b38 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f042 0201 	orr.w	r2, r2, #1
 8003b24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b26:	e007      	b.n	8003b38 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0201 	orr.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	40010000 	.word	0x40010000
 8003b4c:	40000400 	.word	0x40000400
 8003b50:	40000800 	.word	0x40000800
 8003b54:	40000c00 	.word	0x40000c00
 8003b58:	40014000 	.word	0x40014000

08003b5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_TIM_ConfigClockSource+0x1c>
 8003b74:	2302      	movs	r3, #2
 8003b76:	e0b4      	b.n	8003ce2 <HAL_TIM_ConfigClockSource+0x186>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68ba      	ldr	r2, [r7, #8]
 8003ba6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bb0:	d03e      	beq.n	8003c30 <HAL_TIM_ConfigClockSource+0xd4>
 8003bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bb6:	f200 8087 	bhi.w	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bbe:	f000 8086 	beq.w	8003cce <HAL_TIM_ConfigClockSource+0x172>
 8003bc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bc6:	d87f      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bc8:	2b70      	cmp	r3, #112	@ 0x70
 8003bca:	d01a      	beq.n	8003c02 <HAL_TIM_ConfigClockSource+0xa6>
 8003bcc:	2b70      	cmp	r3, #112	@ 0x70
 8003bce:	d87b      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bd0:	2b60      	cmp	r3, #96	@ 0x60
 8003bd2:	d050      	beq.n	8003c76 <HAL_TIM_ConfigClockSource+0x11a>
 8003bd4:	2b60      	cmp	r3, #96	@ 0x60
 8003bd6:	d877      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bd8:	2b50      	cmp	r3, #80	@ 0x50
 8003bda:	d03c      	beq.n	8003c56 <HAL_TIM_ConfigClockSource+0xfa>
 8003bdc:	2b50      	cmp	r3, #80	@ 0x50
 8003bde:	d873      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003be0:	2b40      	cmp	r3, #64	@ 0x40
 8003be2:	d058      	beq.n	8003c96 <HAL_TIM_ConfigClockSource+0x13a>
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d86f      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003be8:	2b30      	cmp	r3, #48	@ 0x30
 8003bea:	d064      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003bec:	2b30      	cmp	r3, #48	@ 0x30
 8003bee:	d86b      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bf0:	2b20      	cmp	r3, #32
 8003bf2:	d060      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d867      	bhi.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d05c      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003bfc:	2b10      	cmp	r3, #16
 8003bfe:	d05a      	beq.n	8003cb6 <HAL_TIM_ConfigClockSource+0x15a>
 8003c00:	e062      	b.n	8003cc8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c12:	f000 f96b 	bl	8003eec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68ba      	ldr	r2, [r7, #8]
 8003c2c:	609a      	str	r2, [r3, #8]
      break;
 8003c2e:	e04f      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c40:	f000 f954 	bl	8003eec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c52:	609a      	str	r2, [r3, #8]
      break;
 8003c54:	e03c      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c62:	461a      	mov	r2, r3
 8003c64:	f000 f8c8 	bl	8003df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2150      	movs	r1, #80	@ 0x50
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 f921 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003c74:	e02c      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c82:	461a      	mov	r2, r3
 8003c84:	f000 f8e7 	bl	8003e56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2160      	movs	r1, #96	@ 0x60
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f911 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003c94:	e01c      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	f000 f8a8 	bl	8003df8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2140      	movs	r1, #64	@ 0x40
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f901 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003cb4:	e00c      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	f000 f8f8 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003cc6:	e003      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ccc:	e000      	b.n	8003cd0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003cce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b085      	sub	sp, #20
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a37      	ldr	r2, [pc, #220]	@ (8003ddc <TIM_Base_SetConfig+0xf0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00f      	beq.n	8003d24 <TIM_Base_SetConfig+0x38>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0a:	d00b      	beq.n	8003d24 <TIM_Base_SetConfig+0x38>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a34      	ldr	r2, [pc, #208]	@ (8003de0 <TIM_Base_SetConfig+0xf4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d007      	beq.n	8003d24 <TIM_Base_SetConfig+0x38>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a33      	ldr	r2, [pc, #204]	@ (8003de4 <TIM_Base_SetConfig+0xf8>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d003      	beq.n	8003d24 <TIM_Base_SetConfig+0x38>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a32      	ldr	r2, [pc, #200]	@ (8003de8 <TIM_Base_SetConfig+0xfc>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d108      	bne.n	8003d36 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a28      	ldr	r2, [pc, #160]	@ (8003ddc <TIM_Base_SetConfig+0xf0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d01b      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d44:	d017      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a25      	ldr	r2, [pc, #148]	@ (8003de0 <TIM_Base_SetConfig+0xf4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d013      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a24      	ldr	r2, [pc, #144]	@ (8003de4 <TIM_Base_SetConfig+0xf8>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00f      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a23      	ldr	r2, [pc, #140]	@ (8003de8 <TIM_Base_SetConfig+0xfc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d00b      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a22      	ldr	r2, [pc, #136]	@ (8003dec <TIM_Base_SetConfig+0x100>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d007      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a21      	ldr	r2, [pc, #132]	@ (8003df0 <TIM_Base_SetConfig+0x104>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d003      	beq.n	8003d76 <TIM_Base_SetConfig+0x8a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a20      	ldr	r2, [pc, #128]	@ (8003df4 <TIM_Base_SetConfig+0x108>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d108      	bne.n	8003d88 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a0c      	ldr	r2, [pc, #48]	@ (8003ddc <TIM_Base_SetConfig+0xf0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d103      	bne.n	8003db6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	691a      	ldr	r2, [r3, #16]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f043 0204 	orr.w	r2, r3, #4
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	601a      	str	r2, [r3, #0]
}
 8003dce:	bf00      	nop
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40010000 	.word	0x40010000
 8003de0:	40000400 	.word	0x40000400
 8003de4:	40000800 	.word	0x40000800
 8003de8:	40000c00 	.word	0x40000c00
 8003dec:	40014000 	.word	0x40014000
 8003df0:	40014400 	.word	0x40014400
 8003df4:	40014800 	.word	0x40014800

08003df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f023 0201 	bic.w	r2, r3, #1
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f023 030a 	bic.w	r3, r3, #10
 8003e34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	621a      	str	r2, [r3, #32]
}
 8003e4a:	bf00      	nop
 8003e4c:	371c      	adds	r7, #28
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b087      	sub	sp, #28
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	f023 0210 	bic.w	r2, r3, #16
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	031b      	lsls	r3, r3, #12
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b085      	sub	sp, #20
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
 8003ebe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ecc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	f043 0307 	orr.w	r3, r3, #7
 8003ed8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	609a      	str	r2, [r3, #8]
}
 8003ee0:	bf00      	nop
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b087      	sub	sp, #28
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	607a      	str	r2, [r7, #4]
 8003ef8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	021a      	lsls	r2, r3, #8
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	609a      	str	r2, [r3, #8]
}
 8003f20:	bf00      	nop
 8003f22:	371c      	adds	r7, #28
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e050      	b.n	8003fe6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d018      	beq.n	8003fba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f90:	d013      	beq.n	8003fba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a18      	ldr	r2, [pc, #96]	@ (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d00e      	beq.n	8003fba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a16      	ldr	r2, [pc, #88]	@ (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d009      	beq.n	8003fba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a15      	ldr	r2, [pc, #84]	@ (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d004      	beq.n	8003fba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a13      	ldr	r2, [pc, #76]	@ (8004004 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3714      	adds	r7, #20
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	40010000 	.word	0x40010000
 8003ff8:	40000400 	.word	0x40000400
 8003ffc:	40000800 	.word	0x40000800
 8004000:	40000c00 	.word	0x40000c00
 8004004:	40014000 	.word	0x40014000

08004008 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e042      	b.n	80040a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d106      	bne.n	8004034 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7fd fe20 	bl	8001c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800404a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 f973 	bl	8004338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691a      	ldr	r2, [r3, #16]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004060:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	695a      	ldr	r2, [r3, #20]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004070:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004080:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2220      	movs	r2, #32
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08a      	sub	sp, #40	@ 0x28
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	4613      	mov	r3, r2
 80040b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040b8:	2300      	movs	r3, #0
 80040ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b20      	cmp	r3, #32
 80040c6:	d175      	bne.n	80041b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <HAL_UART_Transmit+0x2c>
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d101      	bne.n	80040d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e06e      	b.n	80041b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2221      	movs	r2, #33	@ 0x21
 80040e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040e6:	f7fd ff19 	bl	8001f1c <HAL_GetTick>
 80040ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	88fa      	ldrh	r2, [r7, #6]
 80040f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	88fa      	ldrh	r2, [r7, #6]
 80040f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004100:	d108      	bne.n	8004114 <HAL_UART_Transmit+0x6c>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d104      	bne.n	8004114 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	e003      	b.n	800411c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004118:	2300      	movs	r3, #0
 800411a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800411c:	e02e      	b.n	800417c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	2200      	movs	r2, #0
 8004126:	2180      	movs	r1, #128	@ 0x80
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f848 	bl	80041be <UART_WaitOnFlagUntilTimeout>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e03a      	b.n	80041b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10b      	bne.n	800415e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	881b      	ldrh	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	3302      	adds	r3, #2
 800415a:	61bb      	str	r3, [r7, #24]
 800415c:	e007      	b.n	800416e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	781a      	ldrb	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	3301      	adds	r3, #1
 800416c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004172:	b29b      	uxth	r3, r3
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1cb      	bne.n	800411e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	2200      	movs	r2, #0
 800418e:	2140      	movs	r1, #64	@ 0x40
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f814 	bl	80041be <UART_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e006      	b.n	80041b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80041b0:	2300      	movs	r3, #0
 80041b2:	e000      	b.n	80041b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80041b4:	2302      	movs	r3, #2
  }
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3720      	adds	r7, #32
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b086      	sub	sp, #24
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	603b      	str	r3, [r7, #0]
 80041ca:	4613      	mov	r3, r2
 80041cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ce:	e03b      	b.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d6:	d037      	beq.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d8:	f7fd fea0 	bl	8001f1c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	6a3a      	ldr	r2, [r7, #32]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d302      	bcc.n	80041ee <UART_WaitOnFlagUntilTimeout+0x30>
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e03a      	b.n	8004268 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d023      	beq.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b80      	cmp	r3, #128	@ 0x80
 8004204:	d020      	beq.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b40      	cmp	r3, #64	@ 0x40
 800420a:	d01d      	beq.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b08      	cmp	r3, #8
 8004218:	d116      	bne.n	8004248 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800421a:	2300      	movs	r3, #0
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f81d 	bl	8004270 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2208      	movs	r2, #8
 800423a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e00f      	b.n	8004268 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4013      	ands	r3, r2
 8004252:	68ba      	ldr	r2, [r7, #8]
 8004254:	429a      	cmp	r2, r3
 8004256:	bf0c      	ite	eq
 8004258:	2301      	moveq	r3, #1
 800425a:	2300      	movne	r3, #0
 800425c:	b2db      	uxtb	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	79fb      	ldrb	r3, [r7, #7]
 8004262:	429a      	cmp	r2, r3
 8004264:	d0b4      	beq.n	80041d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004270:	b480      	push	{r7}
 8004272:	b095      	sub	sp, #84	@ 0x54
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	330c      	adds	r3, #12
 800427e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800428e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	330c      	adds	r3, #12
 8004296:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004298:	643a      	str	r2, [r7, #64]	@ 0x40
 800429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800429e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e5      	bne.n	8004278 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3314      	adds	r3, #20
 80042b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	e853 3f00 	ldrex	r3, [r3]
 80042ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f023 0301 	bic.w	r3, r3, #1
 80042c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	3314      	adds	r3, #20
 80042ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042d4:	e841 2300 	strex	r3, r2, [r1]
 80042d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1e5      	bne.n	80042ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d119      	bne.n	800431c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	330c      	adds	r3, #12
 80042ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	e853 3f00 	ldrex	r3, [r3]
 80042f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f023 0310 	bic.w	r3, r3, #16
 80042fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	330c      	adds	r3, #12
 8004306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004308:	61ba      	str	r2, [r7, #24]
 800430a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430c:	6979      	ldr	r1, [r7, #20]
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	e841 2300 	strex	r3, r2, [r1]
 8004314:	613b      	str	r3, [r7, #16]
   return(result);
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1e5      	bne.n	80042e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800432a:	bf00      	nop
 800432c:	3754      	adds	r7, #84	@ 0x54
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800433c:	b0c0      	sub	sp, #256	@ 0x100
 800433e:	af00      	add	r7, sp, #0
 8004340:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004354:	68d9      	ldr	r1, [r3, #12]
 8004356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	ea40 0301 	orr.w	r3, r0, r1
 8004360:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	431a      	orrs	r2, r3
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	431a      	orrs	r2, r3
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004390:	f021 010c 	bic.w	r1, r1, #12
 8004394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800439e:	430b      	orrs	r3, r1
 80043a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b2:	6999      	ldr	r1, [r3, #24]
 80043b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	ea40 0301 	orr.w	r3, r0, r1
 80043be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004604 <UART_SetConfig+0x2cc>)
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d005      	beq.n	80043d8 <UART_SetConfig+0xa0>
 80043cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	4b8d      	ldr	r3, [pc, #564]	@ (8004608 <UART_SetConfig+0x2d0>)
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d104      	bne.n	80043e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043d8:	f7fe fff4 	bl	80033c4 <HAL_RCC_GetPCLK2Freq>
 80043dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043e0:	e003      	b.n	80043ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043e2:	f7fe ffdb 	bl	800339c <HAL_RCC_GetPCLK1Freq>
 80043e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f4:	f040 810c 	bne.w	8004610 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043fc:	2200      	movs	r2, #0
 80043fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004402:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004406:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800440a:	4622      	mov	r2, r4
 800440c:	462b      	mov	r3, r5
 800440e:	1891      	adds	r1, r2, r2
 8004410:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004412:	415b      	adcs	r3, r3
 8004414:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004416:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800441a:	4621      	mov	r1, r4
 800441c:	eb12 0801 	adds.w	r8, r2, r1
 8004420:	4629      	mov	r1, r5
 8004422:	eb43 0901 	adc.w	r9, r3, r1
 8004426:	f04f 0200 	mov.w	r2, #0
 800442a:	f04f 0300 	mov.w	r3, #0
 800442e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800443a:	4690      	mov	r8, r2
 800443c:	4699      	mov	r9, r3
 800443e:	4623      	mov	r3, r4
 8004440:	eb18 0303 	adds.w	r3, r8, r3
 8004444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004448:	462b      	mov	r3, r5
 800444a:	eb49 0303 	adc.w	r3, r9, r3
 800444e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800445e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004466:	460b      	mov	r3, r1
 8004468:	18db      	adds	r3, r3, r3
 800446a:	653b      	str	r3, [r7, #80]	@ 0x50
 800446c:	4613      	mov	r3, r2
 800446e:	eb42 0303 	adc.w	r3, r2, r3
 8004472:	657b      	str	r3, [r7, #84]	@ 0x54
 8004474:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004478:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800447c:	f7fb ff08 	bl	8000290 <__aeabi_uldivmod>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	4b61      	ldr	r3, [pc, #388]	@ (800460c <UART_SetConfig+0x2d4>)
 8004486:	fba3 2302 	umull	r2, r3, r3, r2
 800448a:	095b      	lsrs	r3, r3, #5
 800448c:	011c      	lsls	r4, r3, #4
 800448e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004492:	2200      	movs	r2, #0
 8004494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004498:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800449c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044a0:	4642      	mov	r2, r8
 80044a2:	464b      	mov	r3, r9
 80044a4:	1891      	adds	r1, r2, r2
 80044a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044a8:	415b      	adcs	r3, r3
 80044aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044b0:	4641      	mov	r1, r8
 80044b2:	eb12 0a01 	adds.w	sl, r2, r1
 80044b6:	4649      	mov	r1, r9
 80044b8:	eb43 0b01 	adc.w	fp, r3, r1
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	f04f 0300 	mov.w	r3, #0
 80044c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044d0:	4692      	mov	sl, r2
 80044d2:	469b      	mov	fp, r3
 80044d4:	4643      	mov	r3, r8
 80044d6:	eb1a 0303 	adds.w	r3, sl, r3
 80044da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044de:	464b      	mov	r3, r9
 80044e0:	eb4b 0303 	adc.w	r3, fp, r3
 80044e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80044f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044fc:	460b      	mov	r3, r1
 80044fe:	18db      	adds	r3, r3, r3
 8004500:	643b      	str	r3, [r7, #64]	@ 0x40
 8004502:	4613      	mov	r3, r2
 8004504:	eb42 0303 	adc.w	r3, r2, r3
 8004508:	647b      	str	r3, [r7, #68]	@ 0x44
 800450a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800450e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004512:	f7fb febd 	bl	8000290 <__aeabi_uldivmod>
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4611      	mov	r1, r2
 800451c:	4b3b      	ldr	r3, [pc, #236]	@ (800460c <UART_SetConfig+0x2d4>)
 800451e:	fba3 2301 	umull	r2, r3, r3, r1
 8004522:	095b      	lsrs	r3, r3, #5
 8004524:	2264      	movs	r2, #100	@ 0x64
 8004526:	fb02 f303 	mul.w	r3, r2, r3
 800452a:	1acb      	subs	r3, r1, r3
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004532:	4b36      	ldr	r3, [pc, #216]	@ (800460c <UART_SetConfig+0x2d4>)
 8004534:	fba3 2302 	umull	r2, r3, r3, r2
 8004538:	095b      	lsrs	r3, r3, #5
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004540:	441c      	add	r4, r3
 8004542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004546:	2200      	movs	r2, #0
 8004548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800454c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004550:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004554:	4642      	mov	r2, r8
 8004556:	464b      	mov	r3, r9
 8004558:	1891      	adds	r1, r2, r2
 800455a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800455c:	415b      	adcs	r3, r3
 800455e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004560:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004564:	4641      	mov	r1, r8
 8004566:	1851      	adds	r1, r2, r1
 8004568:	6339      	str	r1, [r7, #48]	@ 0x30
 800456a:	4649      	mov	r1, r9
 800456c:	414b      	adcs	r3, r1
 800456e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004570:	f04f 0200 	mov.w	r2, #0
 8004574:	f04f 0300 	mov.w	r3, #0
 8004578:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800457c:	4659      	mov	r1, fp
 800457e:	00cb      	lsls	r3, r1, #3
 8004580:	4651      	mov	r1, sl
 8004582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004586:	4651      	mov	r1, sl
 8004588:	00ca      	lsls	r2, r1, #3
 800458a:	4610      	mov	r0, r2
 800458c:	4619      	mov	r1, r3
 800458e:	4603      	mov	r3, r0
 8004590:	4642      	mov	r2, r8
 8004592:	189b      	adds	r3, r3, r2
 8004594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004598:	464b      	mov	r3, r9
 800459a:	460a      	mov	r2, r1
 800459c:	eb42 0303 	adc.w	r3, r2, r3
 80045a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045b8:	460b      	mov	r3, r1
 80045ba:	18db      	adds	r3, r3, r3
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045be:	4613      	mov	r3, r2
 80045c0:	eb42 0303 	adc.w	r3, r2, r3
 80045c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045ce:	f7fb fe5f 	bl	8000290 <__aeabi_uldivmod>
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	4b0d      	ldr	r3, [pc, #52]	@ (800460c <UART_SetConfig+0x2d4>)
 80045d8:	fba3 1302 	umull	r1, r3, r3, r2
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	2164      	movs	r1, #100	@ 0x64
 80045e0:	fb01 f303 	mul.w	r3, r1, r3
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	3332      	adds	r3, #50	@ 0x32
 80045ea:	4a08      	ldr	r2, [pc, #32]	@ (800460c <UART_SetConfig+0x2d4>)
 80045ec:	fba2 2303 	umull	r2, r3, r2, r3
 80045f0:	095b      	lsrs	r3, r3, #5
 80045f2:	f003 0207 	and.w	r2, r3, #7
 80045f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4422      	add	r2, r4
 80045fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004600:	e106      	b.n	8004810 <UART_SetConfig+0x4d8>
 8004602:	bf00      	nop
 8004604:	40011000 	.word	0x40011000
 8004608:	40011400 	.word	0x40011400
 800460c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004614:	2200      	movs	r2, #0
 8004616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800461a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800461e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004622:	4642      	mov	r2, r8
 8004624:	464b      	mov	r3, r9
 8004626:	1891      	adds	r1, r2, r2
 8004628:	6239      	str	r1, [r7, #32]
 800462a:	415b      	adcs	r3, r3
 800462c:	627b      	str	r3, [r7, #36]	@ 0x24
 800462e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004632:	4641      	mov	r1, r8
 8004634:	1854      	adds	r4, r2, r1
 8004636:	4649      	mov	r1, r9
 8004638:	eb43 0501 	adc.w	r5, r3, r1
 800463c:	f04f 0200 	mov.w	r2, #0
 8004640:	f04f 0300 	mov.w	r3, #0
 8004644:	00eb      	lsls	r3, r5, #3
 8004646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800464a:	00e2      	lsls	r2, r4, #3
 800464c:	4614      	mov	r4, r2
 800464e:	461d      	mov	r5, r3
 8004650:	4643      	mov	r3, r8
 8004652:	18e3      	adds	r3, r4, r3
 8004654:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004658:	464b      	mov	r3, r9
 800465a:	eb45 0303 	adc.w	r3, r5, r3
 800465e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800466e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	f04f 0300 	mov.w	r3, #0
 800467a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800467e:	4629      	mov	r1, r5
 8004680:	008b      	lsls	r3, r1, #2
 8004682:	4621      	mov	r1, r4
 8004684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004688:	4621      	mov	r1, r4
 800468a:	008a      	lsls	r2, r1, #2
 800468c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004690:	f7fb fdfe 	bl	8000290 <__aeabi_uldivmod>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	4b60      	ldr	r3, [pc, #384]	@ (800481c <UART_SetConfig+0x4e4>)
 800469a:	fba3 2302 	umull	r2, r3, r3, r2
 800469e:	095b      	lsrs	r3, r3, #5
 80046a0:	011c      	lsls	r4, r3, #4
 80046a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046a6:	2200      	movs	r2, #0
 80046a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046b4:	4642      	mov	r2, r8
 80046b6:	464b      	mov	r3, r9
 80046b8:	1891      	adds	r1, r2, r2
 80046ba:	61b9      	str	r1, [r7, #24]
 80046bc:	415b      	adcs	r3, r3
 80046be:	61fb      	str	r3, [r7, #28]
 80046c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046c4:	4641      	mov	r1, r8
 80046c6:	1851      	adds	r1, r2, r1
 80046c8:	6139      	str	r1, [r7, #16]
 80046ca:	4649      	mov	r1, r9
 80046cc:	414b      	adcs	r3, r1
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	f04f 0200 	mov.w	r2, #0
 80046d4:	f04f 0300 	mov.w	r3, #0
 80046d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046dc:	4659      	mov	r1, fp
 80046de:	00cb      	lsls	r3, r1, #3
 80046e0:	4651      	mov	r1, sl
 80046e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046e6:	4651      	mov	r1, sl
 80046e8:	00ca      	lsls	r2, r1, #3
 80046ea:	4610      	mov	r0, r2
 80046ec:	4619      	mov	r1, r3
 80046ee:	4603      	mov	r3, r0
 80046f0:	4642      	mov	r2, r8
 80046f2:	189b      	adds	r3, r3, r2
 80046f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046f8:	464b      	mov	r3, r9
 80046fa:	460a      	mov	r2, r1
 80046fc:	eb42 0303 	adc.w	r3, r2, r3
 8004700:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800470e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004710:	f04f 0200 	mov.w	r2, #0
 8004714:	f04f 0300 	mov.w	r3, #0
 8004718:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800471c:	4649      	mov	r1, r9
 800471e:	008b      	lsls	r3, r1, #2
 8004720:	4641      	mov	r1, r8
 8004722:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004726:	4641      	mov	r1, r8
 8004728:	008a      	lsls	r2, r1, #2
 800472a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800472e:	f7fb fdaf 	bl	8000290 <__aeabi_uldivmod>
 8004732:	4602      	mov	r2, r0
 8004734:	460b      	mov	r3, r1
 8004736:	4611      	mov	r1, r2
 8004738:	4b38      	ldr	r3, [pc, #224]	@ (800481c <UART_SetConfig+0x4e4>)
 800473a:	fba3 2301 	umull	r2, r3, r3, r1
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	2264      	movs	r2, #100	@ 0x64
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	1acb      	subs	r3, r1, r3
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	3332      	adds	r3, #50	@ 0x32
 800474c:	4a33      	ldr	r2, [pc, #204]	@ (800481c <UART_SetConfig+0x4e4>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004758:	441c      	add	r4, r3
 800475a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800475e:	2200      	movs	r2, #0
 8004760:	673b      	str	r3, [r7, #112]	@ 0x70
 8004762:	677a      	str	r2, [r7, #116]	@ 0x74
 8004764:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004768:	4642      	mov	r2, r8
 800476a:	464b      	mov	r3, r9
 800476c:	1891      	adds	r1, r2, r2
 800476e:	60b9      	str	r1, [r7, #8]
 8004770:	415b      	adcs	r3, r3
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004778:	4641      	mov	r1, r8
 800477a:	1851      	adds	r1, r2, r1
 800477c:	6039      	str	r1, [r7, #0]
 800477e:	4649      	mov	r1, r9
 8004780:	414b      	adcs	r3, r1
 8004782:	607b      	str	r3, [r7, #4]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004790:	4659      	mov	r1, fp
 8004792:	00cb      	lsls	r3, r1, #3
 8004794:	4651      	mov	r1, sl
 8004796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800479a:	4651      	mov	r1, sl
 800479c:	00ca      	lsls	r2, r1, #3
 800479e:	4610      	mov	r0, r2
 80047a0:	4619      	mov	r1, r3
 80047a2:	4603      	mov	r3, r0
 80047a4:	4642      	mov	r2, r8
 80047a6:	189b      	adds	r3, r3, r2
 80047a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047aa:	464b      	mov	r3, r9
 80047ac:	460a      	mov	r2, r1
 80047ae:	eb42 0303 	adc.w	r3, r2, r3
 80047b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80047be:	667a      	str	r2, [r7, #100]	@ 0x64
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047cc:	4649      	mov	r1, r9
 80047ce:	008b      	lsls	r3, r1, #2
 80047d0:	4641      	mov	r1, r8
 80047d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047d6:	4641      	mov	r1, r8
 80047d8:	008a      	lsls	r2, r1, #2
 80047da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047de:	f7fb fd57 	bl	8000290 <__aeabi_uldivmod>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4b0d      	ldr	r3, [pc, #52]	@ (800481c <UART_SetConfig+0x4e4>)
 80047e8:	fba3 1302 	umull	r1, r3, r3, r2
 80047ec:	095b      	lsrs	r3, r3, #5
 80047ee:	2164      	movs	r1, #100	@ 0x64
 80047f0:	fb01 f303 	mul.w	r3, r1, r3
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	3332      	adds	r3, #50	@ 0x32
 80047fa:	4a08      	ldr	r2, [pc, #32]	@ (800481c <UART_SetConfig+0x4e4>)
 80047fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004800:	095b      	lsrs	r3, r3, #5
 8004802:	f003 020f 	and.w	r2, r3, #15
 8004806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4422      	add	r2, r4
 800480e:	609a      	str	r2, [r3, #8]
}
 8004810:	bf00      	nop
 8004812:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004816:	46bd      	mov	sp, r7
 8004818:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800481c:	51eb851f 	.word	0x51eb851f

08004820 <__NVIC_SetPriority>:
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	6039      	str	r1, [r7, #0]
 800482a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800482c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004830:	2b00      	cmp	r3, #0
 8004832:	db0a      	blt.n	800484a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	b2da      	uxtb	r2, r3
 8004838:	490c      	ldr	r1, [pc, #48]	@ (800486c <__NVIC_SetPriority+0x4c>)
 800483a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800483e:	0112      	lsls	r2, r2, #4
 8004840:	b2d2      	uxtb	r2, r2
 8004842:	440b      	add	r3, r1
 8004844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004848:	e00a      	b.n	8004860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4908      	ldr	r1, [pc, #32]	@ (8004870 <__NVIC_SetPriority+0x50>)
 8004850:	79fb      	ldrb	r3, [r7, #7]
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	3b04      	subs	r3, #4
 8004858:	0112      	lsls	r2, r2, #4
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	440b      	add	r3, r1
 800485e:	761a      	strb	r2, [r3, #24]
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr
 800486c:	e000e100 	.word	0xe000e100
 8004870:	e000ed00 	.word	0xe000ed00

08004874 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004878:	2100      	movs	r1, #0
 800487a:	f06f 0004 	mvn.w	r0, #4
 800487e:	f7ff ffcf 	bl	8004820 <__NVIC_SetPriority>
#endif
}
 8004882:	bf00      	nop
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800488e:	f3ef 8305 	mrs	r3, IPSR
 8004892:	603b      	str	r3, [r7, #0]
  return(result);
 8004894:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800489a:	f06f 0305 	mvn.w	r3, #5
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	e00c      	b.n	80048bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80048a2:	4b0a      	ldr	r3, [pc, #40]	@ (80048cc <osKernelInitialize+0x44>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d105      	bne.n	80048b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80048aa:	4b08      	ldr	r3, [pc, #32]	@ (80048cc <osKernelInitialize+0x44>)
 80048ac:	2201      	movs	r2, #1
 80048ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	607b      	str	r3, [r7, #4]
 80048b4:	e002      	b.n	80048bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80048b6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80048bc:	687b      	ldr	r3, [r7, #4]
}
 80048be:	4618      	mov	r0, r3
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20000234 	.word	0x20000234

080048d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048d6:	f3ef 8305 	mrs	r3, IPSR
 80048da:	603b      	str	r3, [r7, #0]
  return(result);
 80048dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80048e2:	f06f 0305 	mvn.w	r3, #5
 80048e6:	607b      	str	r3, [r7, #4]
 80048e8:	e010      	b.n	800490c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80048ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <osKernelStart+0x48>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d109      	bne.n	8004906 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80048f2:	f7ff ffbf 	bl	8004874 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80048f6:	4b08      	ldr	r3, [pc, #32]	@ (8004918 <osKernelStart+0x48>)
 80048f8:	2202      	movs	r2, #2
 80048fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80048fc:	f001 f87a 	bl	80059f4 <vTaskStartScheduler>
      stat = osOK;
 8004900:	2300      	movs	r3, #0
 8004902:	607b      	str	r3, [r7, #4]
 8004904:	e002      	b.n	800490c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004906:	f04f 33ff 	mov.w	r3, #4294967295
 800490a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800490c:	687b      	ldr	r3, [r7, #4]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000234 	.word	0x20000234

0800491c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800491c:	b580      	push	{r7, lr}
 800491e:	b08e      	sub	sp, #56	@ 0x38
 8004920:	af04      	add	r7, sp, #16
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004928:	2300      	movs	r3, #0
 800492a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800492c:	f3ef 8305 	mrs	r3, IPSR
 8004930:	617b      	str	r3, [r7, #20]
  return(result);
 8004932:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004934:	2b00      	cmp	r3, #0
 8004936:	d17e      	bne.n	8004a36 <osThreadNew+0x11a>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d07b      	beq.n	8004a36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800493e:	2380      	movs	r3, #128	@ 0x80
 8004940:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004942:	2318      	movs	r3, #24
 8004944:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004946:	2300      	movs	r3, #0
 8004948:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800494a:	f04f 33ff 	mov.w	r3, #4294967295
 800494e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d045      	beq.n	80049e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d002      	beq.n	8004964 <osThreadNew+0x48>
        name = attr->name;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d002      	beq.n	8004972 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d008      	beq.n	800498a <osThreadNew+0x6e>
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	2b38      	cmp	r3, #56	@ 0x38
 800497c:	d805      	bhi.n	800498a <osThreadNew+0x6e>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <osThreadNew+0x72>
        return (NULL);
 800498a:	2300      	movs	r3, #0
 800498c:	e054      	b.n	8004a38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	089b      	lsrs	r3, r3, #2
 800499c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00e      	beq.n	80049c4 <osThreadNew+0xa8>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b5b      	cmp	r3, #91	@ 0x5b
 80049ac:	d90a      	bls.n	80049c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d006      	beq.n	80049c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d002      	beq.n	80049c4 <osThreadNew+0xa8>
        mem = 1;
 80049be:	2301      	movs	r3, #1
 80049c0:	61bb      	str	r3, [r7, #24]
 80049c2:	e010      	b.n	80049e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10c      	bne.n	80049e6 <osThreadNew+0xca>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d108      	bne.n	80049e6 <osThreadNew+0xca>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d104      	bne.n	80049e6 <osThreadNew+0xca>
          mem = 0;
 80049dc:	2300      	movs	r3, #0
 80049de:	61bb      	str	r3, [r7, #24]
 80049e0:	e001      	b.n	80049e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80049e2:	2300      	movs	r3, #0
 80049e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d110      	bne.n	8004a0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80049f4:	9202      	str	r2, [sp, #8]
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	6a3a      	ldr	r2, [r7, #32]
 8004a00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a02:	68f8      	ldr	r0, [r7, #12]
 8004a04:	f000 fe1a 	bl	800563c <xTaskCreateStatic>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	613b      	str	r3, [r7, #16]
 8004a0c:	e013      	b.n	8004a36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d110      	bne.n	8004a36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	f107 0310 	add.w	r3, r7, #16
 8004a1c:	9301      	str	r3, [sp, #4]
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 fe68 	bl	80056fc <xTaskCreate>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d001      	beq.n	8004a36 <osThreadNew+0x11a>
            hTask = NULL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004a36:	693b      	ldr	r3, [r7, #16]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3728      	adds	r7, #40	@ 0x28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a48:	f3ef 8305 	mrs	r3, IPSR
 8004a4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <osDelay+0x1c>
    stat = osErrorISR;
 8004a54:	f06f 0305 	mvn.w	r3, #5
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	e007      	b.n	8004a6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 ff8e 	bl	8005988 <vTaskDelay>
    }
  }

  return (stat);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3710      	adds	r7, #16
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
	...

08004a78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4a07      	ldr	r2, [pc, #28]	@ (8004aa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8004a88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	4a06      	ldr	r2, [pc, #24]	@ (8004aa8 <vApplicationGetIdleTaskMemory+0x30>)
 8004a8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2280      	movs	r2, #128	@ 0x80
 8004a94:	601a      	str	r2, [r3, #0]
}
 8004a96:	bf00      	nop
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
 8004aa2:	bf00      	nop
 8004aa4:	20000238 	.word	0x20000238
 8004aa8:	20000294 	.word	0x20000294

08004aac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004aac:	b480      	push	{r7}
 8004aae:	b085      	sub	sp, #20
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4a07      	ldr	r2, [pc, #28]	@ (8004ad8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004abc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4a06      	ldr	r2, [pc, #24]	@ (8004adc <vApplicationGetTimerTaskMemory+0x30>)
 8004ac2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004aca:	601a      	str	r2, [r3, #0]
}
 8004acc:	bf00      	nop
 8004ace:	3714      	adds	r7, #20
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	20000494 	.word	0x20000494
 8004adc:	200004f0 	.word	0x200004f0

08004ae0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f103 0208 	add.w	r2, r3, #8
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f04f 32ff 	mov.w	r2, #4294967295
 8004af8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f103 0208 	add.w	r2, r3, #8
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f103 0208 	add.w	r2, r3, #8
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
 8004b42:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	1c5a      	adds	r2, r3, #1
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	601a      	str	r2, [r3, #0]
}
 8004b76:	bf00      	nop
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b98:	d103      	bne.n	8004ba2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	e00c      	b.n	8004bbc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3308      	adds	r3, #8
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	e002      	b.n	8004bb0 <vListInsert+0x2e>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68ba      	ldr	r2, [r7, #8]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d2f6      	bcs.n	8004baa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	685a      	ldr	r2, [r3, #4]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	68fa      	ldr	r2, [r7, #12]
 8004bd0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	601a      	str	r2, [r3, #0]
}
 8004be8:	bf00      	nop
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	6892      	ldr	r2, [r2, #8]
 8004c0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6852      	ldr	r2, [r2, #4]
 8004c14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d103      	bne.n	8004c28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	1e5a      	subs	r2, r3, #1
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10b      	bne.n	8004c74 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c6e:	bf00      	nop
 8004c70:	bf00      	nop
 8004c72:	e7fd      	b.n	8004c70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c74:	f002 f878 	bl	8006d68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c80:	68f9      	ldr	r1, [r7, #12]
 8004c82:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c84:	fb01 f303 	mul.w	r3, r1, r3
 8004c88:	441a      	add	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	68f9      	ldr	r1, [r7, #12]
 8004ca8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004caa:	fb01 f303 	mul.w	r3, r1, r3
 8004cae:	441a      	add	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	22ff      	movs	r2, #255	@ 0xff
 8004cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	22ff      	movs	r2, #255	@ 0xff
 8004cc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d114      	bne.n	8004cf4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01a      	beq.n	8004d08 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	3310      	adds	r3, #16
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f001 f91a 	bl	8005f10 <xTaskRemoveFromEventList>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d012      	beq.n	8004d08 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d18 <xQueueGenericReset+0xd0>)
 8004ce4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ce8:	601a      	str	r2, [r3, #0]
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	e009      	b.n	8004d08 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	3310      	adds	r3, #16
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7ff fef1 	bl	8004ae0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3324      	adds	r3, #36	@ 0x24
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7ff feec 	bl	8004ae0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d08:	f002 f860 	bl	8006dcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d0c:	2301      	movs	r3, #1
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	e000ed04 	.word	0xe000ed04

08004d1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b08e      	sub	sp, #56	@ 0x38
 8004d20:	af02      	add	r7, sp, #8
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
 8004d28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10b      	bne.n	8004d48 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d42:	bf00      	nop
 8004d44:	bf00      	nop
 8004d46:	e7fd      	b.n	8004d44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10b      	bne.n	8004d66 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	e7fd      	b.n	8004d62 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d002      	beq.n	8004d72 <xQueueGenericCreateStatic+0x56>
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <xQueueGenericCreateStatic+0x5a>
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <xQueueGenericCreateStatic+0x5c>
 8004d76:	2300      	movs	r3, #0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10b      	bne.n	8004d94 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d80:	f383 8811 	msr	BASEPRI, r3
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	623b      	str	r3, [r7, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	bf00      	nop
 8004d92:	e7fd      	b.n	8004d90 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d102      	bne.n	8004da0 <xQueueGenericCreateStatic+0x84>
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <xQueueGenericCreateStatic+0x88>
 8004da0:	2301      	movs	r3, #1
 8004da2:	e000      	b.n	8004da6 <xQueueGenericCreateStatic+0x8a>
 8004da4:	2300      	movs	r3, #0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10b      	bne.n	8004dc2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	61fb      	str	r3, [r7, #28]
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	e7fd      	b.n	8004dbe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004dc2:	2350      	movs	r3, #80	@ 0x50
 8004dc4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2b50      	cmp	r3, #80	@ 0x50
 8004dca:	d00b      	beq.n	8004de4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	61bb      	str	r3, [r7, #24]
}
 8004dde:	bf00      	nop
 8004de0:	bf00      	nop
 8004de2:	e7fd      	b.n	8004de0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004de4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00d      	beq.n	8004e0c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004df8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	4613      	mov	r3, r2
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	68b9      	ldr	r1, [r7, #8]
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 f805 	bl	8004e16 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3730      	adds	r7, #48	@ 0x30
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b084      	sub	sp, #16
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	607a      	str	r2, [r7, #4]
 8004e22:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d103      	bne.n	8004e32 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	601a      	str	r2, [r3, #0]
 8004e30:	e002      	b.n	8004e38 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e3e:	69bb      	ldr	r3, [r7, #24]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e44:	2101      	movs	r1, #1
 8004e46:	69b8      	ldr	r0, [r7, #24]
 8004e48:	f7ff fefe 	bl	8004c48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	78fa      	ldrb	r2, [r7, #3]
 8004e50:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e54:	bf00      	nop
 8004e56:	3710      	adds	r7, #16
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b08e      	sub	sp, #56	@ 0x38
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
 8004e68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10b      	bne.n	8004e90 <xQueueGenericSend+0x34>
	__asm volatile
 8004e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e8a:	bf00      	nop
 8004e8c:	bf00      	nop
 8004e8e:	e7fd      	b.n	8004e8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d103      	bne.n	8004e9e <xQueueGenericSend+0x42>
 8004e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <xQueueGenericSend+0x46>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e000      	b.n	8004ea4 <xQueueGenericSend+0x48>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10b      	bne.n	8004ec0 <xQueueGenericSend+0x64>
	__asm volatile
 8004ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eac:	f383 8811 	msr	BASEPRI, r3
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	f3bf 8f4f 	dsb	sy
 8004eb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004eba:	bf00      	nop
 8004ebc:	bf00      	nop
 8004ebe:	e7fd      	b.n	8004ebc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d103      	bne.n	8004ece <xQueueGenericSend+0x72>
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d101      	bne.n	8004ed2 <xQueueGenericSend+0x76>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e000      	b.n	8004ed4 <xQueueGenericSend+0x78>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10b      	bne.n	8004ef0 <xQueueGenericSend+0x94>
	__asm volatile
 8004ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004edc:	f383 8811 	msr	BASEPRI, r3
 8004ee0:	f3bf 8f6f 	isb	sy
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	623b      	str	r3, [r7, #32]
}
 8004eea:	bf00      	nop
 8004eec:	bf00      	nop
 8004eee:	e7fd      	b.n	8004eec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ef0:	f001 f9ce 	bl	8006290 <xTaskGetSchedulerState>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d102      	bne.n	8004f00 <xQueueGenericSend+0xa4>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <xQueueGenericSend+0xa8>
 8004f00:	2301      	movs	r3, #1
 8004f02:	e000      	b.n	8004f06 <xQueueGenericSend+0xaa>
 8004f04:	2300      	movs	r3, #0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10b      	bne.n	8004f22 <xQueueGenericSend+0xc6>
	__asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	61fb      	str	r3, [r7, #28]
}
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	e7fd      	b.n	8004f1e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004f22:	f001 ff21 	bl	8006d68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d302      	bcc.n	8004f38 <xQueueGenericSend+0xdc>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d129      	bne.n	8004f8c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	68b9      	ldr	r1, [r7, #8]
 8004f3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f3e:	f000 fa0f 	bl	8005360 <prvCopyDataToQueue>
 8004f42:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d010      	beq.n	8004f6e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f4e:	3324      	adds	r3, #36	@ 0x24
 8004f50:	4618      	mov	r0, r3
 8004f52:	f000 ffdd 	bl	8005f10 <xTaskRemoveFromEventList>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d013      	beq.n	8004f84 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004f5c:	4b3f      	ldr	r3, [pc, #252]	@ (800505c <xQueueGenericSend+0x200>)
 8004f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	f3bf 8f4f 	dsb	sy
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	e00a      	b.n	8004f84 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f74:	4b39      	ldr	r3, [pc, #228]	@ (800505c <xQueueGenericSend+0x200>)
 8004f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	f3bf 8f4f 	dsb	sy
 8004f80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f84:	f001 ff22 	bl	8006dcc <vPortExitCritical>
				return pdPASS;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e063      	b.n	8005054 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d103      	bne.n	8004f9a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f92:	f001 ff1b 	bl	8006dcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f96:	2300      	movs	r3, #0
 8004f98:	e05c      	b.n	8005054 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d106      	bne.n	8004fae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004fa0:	f107 0314 	add.w	r3, r7, #20
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f001 f817 	bl	8005fd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004faa:	2301      	movs	r3, #1
 8004fac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004fae:	f001 ff0d 	bl	8006dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004fb2:	f000 fd87 	bl	8005ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004fb6:	f001 fed7 	bl	8006d68 <vPortEnterCritical>
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004fc0:	b25b      	sxtb	r3, r3
 8004fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc6:	d103      	bne.n	8004fd0 <xQueueGenericSend+0x174>
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004fd6:	b25b      	sxtb	r3, r3
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d103      	bne.n	8004fe6 <xQueueGenericSend+0x18a>
 8004fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe6:	f001 fef1 	bl	8006dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004fea:	1d3a      	adds	r2, r7, #4
 8004fec:	f107 0314 	add.w	r3, r7, #20
 8004ff0:	4611      	mov	r1, r2
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f001 f806 	bl	8006004 <xTaskCheckForTimeOut>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d124      	bne.n	8005048 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004ffe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005000:	f000 faa6 	bl	8005550 <prvIsQueueFull>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d018      	beq.n	800503c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800500a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500c:	3310      	adds	r3, #16
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	4611      	mov	r1, r2
 8005012:	4618      	mov	r0, r3
 8005014:	f000 ff2a 	bl	8005e6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005018:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800501a:	f000 fa31 	bl	8005480 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800501e:	f000 fd5f 	bl	8005ae0 <xTaskResumeAll>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	f47f af7c 	bne.w	8004f22 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800502a:	4b0c      	ldr	r3, [pc, #48]	@ (800505c <xQueueGenericSend+0x200>)
 800502c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	f3bf 8f6f 	isb	sy
 800503a:	e772      	b.n	8004f22 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800503c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800503e:	f000 fa1f 	bl	8005480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005042:	f000 fd4d 	bl	8005ae0 <xTaskResumeAll>
 8005046:	e76c      	b.n	8004f22 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005048:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800504a:	f000 fa19 	bl	8005480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800504e:	f000 fd47 	bl	8005ae0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005052:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005054:	4618      	mov	r0, r3
 8005056:	3738      	adds	r7, #56	@ 0x38
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	e000ed04 	.word	0xe000ed04

08005060 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b090      	sub	sp, #64	@ 0x40
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10b      	bne.n	8005090 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800508a:	bf00      	nop
 800508c:	bf00      	nop
 800508e:	e7fd      	b.n	800508c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <xQueueGenericSendFromISR+0x3e>
 8005096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <xQueueGenericSendFromISR+0x42>
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <xQueueGenericSendFromISR+0x44>
 80050a2:	2300      	movs	r3, #0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80050a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ac:	f383 8811 	msr	BASEPRI, r3
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	f3bf 8f4f 	dsb	sy
 80050b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80050ba:	bf00      	nop
 80050bc:	bf00      	nop
 80050be:	e7fd      	b.n	80050bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d103      	bne.n	80050ce <xQueueGenericSendFromISR+0x6e>
 80050c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d101      	bne.n	80050d2 <xQueueGenericSendFromISR+0x72>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <xQueueGenericSendFromISR+0x74>
 80050d2:	2300      	movs	r3, #0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	623b      	str	r3, [r7, #32]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050f0:	f001 ff1a 	bl	8006f28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80050f4:	f3ef 8211 	mrs	r2, BASEPRI
 80050f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fc:	f383 8811 	msr	BASEPRI, r3
 8005100:	f3bf 8f6f 	isb	sy
 8005104:	f3bf 8f4f 	dsb	sy
 8005108:	61fa      	str	r2, [r7, #28]
 800510a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800510c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800510e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <xQueueGenericSendFromISR+0xc2>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d12f      	bne.n	8005182 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005128:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800512c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005138:	f000 f912 	bl	8005360 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800513c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005144:	d112      	bne.n	800516c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	2b00      	cmp	r3, #0
 800514c:	d016      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	3324      	adds	r3, #36	@ 0x24
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fedc 	bl	8005f10 <xTaskRemoveFromEventList>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00e      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00b      	beq.n	800517c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	e007      	b.n	800517c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800516c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005170:	3301      	adds	r3, #1
 8005172:	b2db      	uxtb	r3, r3
 8005174:	b25a      	sxtb	r2, r3
 8005176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005178:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800517c:	2301      	movs	r3, #1
 800517e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005180:	e001      	b.n	8005186 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005182:	2300      	movs	r3, #0
 8005184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005188:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005190:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005194:	4618      	mov	r0, r3
 8005196:	3740      	adds	r7, #64	@ 0x40
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08c      	sub	sp, #48	@ 0x30
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80051a8:	2300      	movs	r3, #0
 80051aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10b      	bne.n	80051ce <xQueueReceive+0x32>
	__asm volatile
 80051b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ba:	f383 8811 	msr	BASEPRI, r3
 80051be:	f3bf 8f6f 	isb	sy
 80051c2:	f3bf 8f4f 	dsb	sy
 80051c6:	623b      	str	r3, [r7, #32]
}
 80051c8:	bf00      	nop
 80051ca:	bf00      	nop
 80051cc:	e7fd      	b.n	80051ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d103      	bne.n	80051dc <xQueueReceive+0x40>
 80051d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d101      	bne.n	80051e0 <xQueueReceive+0x44>
 80051dc:	2301      	movs	r3, #1
 80051de:	e000      	b.n	80051e2 <xQueueReceive+0x46>
 80051e0:	2300      	movs	r3, #0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10b      	bne.n	80051fe <xQueueReceive+0x62>
	__asm volatile
 80051e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	61fb      	str	r3, [r7, #28]
}
 80051f8:	bf00      	nop
 80051fa:	bf00      	nop
 80051fc:	e7fd      	b.n	80051fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051fe:	f001 f847 	bl	8006290 <xTaskGetSchedulerState>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d102      	bne.n	800520e <xQueueReceive+0x72>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <xQueueReceive+0x76>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <xQueueReceive+0x78>
 8005212:	2300      	movs	r3, #0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10b      	bne.n	8005230 <xQueueReceive+0x94>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	61bb      	str	r3, [r7, #24]
}
 800522a:	bf00      	nop
 800522c:	bf00      	nop
 800522e:	e7fd      	b.n	800522c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005230:	f001 fd9a 	bl	8006d68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800523a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523c:	2b00      	cmp	r3, #0
 800523e:	d01f      	beq.n	8005280 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005240:	68b9      	ldr	r1, [r7, #8]
 8005242:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005244:	f000 f8f6 	bl	8005434 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524a:	1e5a      	subs	r2, r3, #1
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00f      	beq.n	8005278 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525a:	3310      	adds	r3, #16
 800525c:	4618      	mov	r0, r3
 800525e:	f000 fe57 	bl	8005f10 <xTaskRemoveFromEventList>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d007      	beq.n	8005278 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005268:	4b3c      	ldr	r3, [pc, #240]	@ (800535c <xQueueReceive+0x1c0>)
 800526a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800526e:	601a      	str	r2, [r3, #0]
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005278:	f001 fda8 	bl	8006dcc <vPortExitCritical>
				return pdPASS;
 800527c:	2301      	movs	r3, #1
 800527e:	e069      	b.n	8005354 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d103      	bne.n	800528e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005286:	f001 fda1 	bl	8006dcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800528a:	2300      	movs	r3, #0
 800528c:	e062      	b.n	8005354 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800528e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005290:	2b00      	cmp	r3, #0
 8005292:	d106      	bne.n	80052a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005294:	f107 0310 	add.w	r3, r7, #16
 8005298:	4618      	mov	r0, r3
 800529a:	f000 fe9d 	bl	8005fd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800529e:	2301      	movs	r3, #1
 80052a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052a2:	f001 fd93 	bl	8006dcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052a6:	f000 fc0d 	bl	8005ac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052aa:	f001 fd5d 	bl	8006d68 <vPortEnterCritical>
 80052ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052b4:	b25b      	sxtb	r3, r3
 80052b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ba:	d103      	bne.n	80052c4 <xQueueReceive+0x128>
 80052bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052ca:	b25b      	sxtb	r3, r3
 80052cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d0:	d103      	bne.n	80052da <xQueueReceive+0x13e>
 80052d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052da:	f001 fd77 	bl	8006dcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052de:	1d3a      	adds	r2, r7, #4
 80052e0:	f107 0310 	add.w	r3, r7, #16
 80052e4:	4611      	mov	r1, r2
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 fe8c 	bl	8006004 <xTaskCheckForTimeOut>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d123      	bne.n	800533a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052f4:	f000 f916 	bl	8005524 <prvIsQueueEmpty>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d017      	beq.n	800532e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80052fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005300:	3324      	adds	r3, #36	@ 0x24
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	4611      	mov	r1, r2
 8005306:	4618      	mov	r0, r3
 8005308:	f000 fdb0 	bl	8005e6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800530c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800530e:	f000 f8b7 	bl	8005480 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005312:	f000 fbe5 	bl	8005ae0 <xTaskResumeAll>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d189      	bne.n	8005230 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800531c:	4b0f      	ldr	r3, [pc, #60]	@ (800535c <xQueueReceive+0x1c0>)
 800531e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	f3bf 8f6f 	isb	sy
 800532c:	e780      	b.n	8005230 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800532e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005330:	f000 f8a6 	bl	8005480 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005334:	f000 fbd4 	bl	8005ae0 <xTaskResumeAll>
 8005338:	e77a      	b.n	8005230 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800533a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800533c:	f000 f8a0 	bl	8005480 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005340:	f000 fbce 	bl	8005ae0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005344:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005346:	f000 f8ed 	bl	8005524 <prvIsQueueEmpty>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	f43f af6f 	beq.w	8005230 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005352:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005354:	4618      	mov	r0, r3
 8005356:	3730      	adds	r7, #48	@ 0x30
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	e000ed04 	.word	0xe000ed04

08005360 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005374:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10d      	bne.n	800539a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d14d      	bne.n	8005422 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	4618      	mov	r0, r3
 800538c:	f000 ff9e 	bl	80062cc <xTaskPriorityDisinherit>
 8005390:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	609a      	str	r2, [r3, #8]
 8005398:	e043      	b.n	8005422 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d119      	bne.n	80053d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6858      	ldr	r0, [r3, #4]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a8:	461a      	mov	r2, r3
 80053aa:	68b9      	ldr	r1, [r7, #8]
 80053ac:	f002 f888 	bl	80074c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	441a      	add	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d32b      	bcc.n	8005422 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	605a      	str	r2, [r3, #4]
 80053d2:	e026      	b.n	8005422 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	68d8      	ldr	r0, [r3, #12]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053dc:	461a      	mov	r2, r3
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	f002 f86e 	bl	80074c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	68da      	ldr	r2, [r3, #12]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ec:	425b      	negs	r3, r3
 80053ee:	441a      	add	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d207      	bcs.n	8005410 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005408:	425b      	negs	r3, r3
 800540a:	441a      	add	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2b02      	cmp	r3, #2
 8005414:	d105      	bne.n	8005422 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	3b01      	subs	r3, #1
 8005420:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800542a:	697b      	ldr	r3, [r7, #20]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d018      	beq.n	8005478 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68da      	ldr	r2, [r3, #12]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544e:	441a      	add	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	429a      	cmp	r2, r3
 800545e:	d303      	bcc.n	8005468 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68d9      	ldr	r1, [r3, #12]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	461a      	mov	r2, r3
 8005472:	6838      	ldr	r0, [r7, #0]
 8005474:	f002 f824 	bl	80074c0 <memcpy>
	}
}
 8005478:	bf00      	nop
 800547a:	3708      	adds	r7, #8
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005488:	f001 fc6e 	bl	8006d68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005492:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005494:	e011      	b.n	80054ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d012      	beq.n	80054c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	3324      	adds	r3, #36	@ 0x24
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 fd34 	bl	8005f10 <xTaskRemoveFromEventList>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80054ae:	f000 fe0d 	bl	80060cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80054b2:	7bfb      	ldrb	r3, [r7, #15]
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80054ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	dce9      	bgt.n	8005496 <prvUnlockQueue+0x16>
 80054c2:	e000      	b.n	80054c6 <prvUnlockQueue+0x46>
					break;
 80054c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	22ff      	movs	r2, #255	@ 0xff
 80054ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80054ce:	f001 fc7d 	bl	8006dcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80054d2:	f001 fc49 	bl	8006d68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80054dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054de:	e011      	b.n	8005504 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3310      	adds	r3, #16
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 fd0f 	bl	8005f10 <xTaskRemoveFromEventList>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d001      	beq.n	80054fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80054f8:	f000 fde8 	bl	80060cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80054fc:	7bbb      	ldrb	r3, [r7, #14]
 80054fe:	3b01      	subs	r3, #1
 8005500:	b2db      	uxtb	r3, r3
 8005502:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005504:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005508:	2b00      	cmp	r3, #0
 800550a:	dce9      	bgt.n	80054e0 <prvUnlockQueue+0x60>
 800550c:	e000      	b.n	8005510 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800550e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	22ff      	movs	r2, #255	@ 0xff
 8005514:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005518:	f001 fc58 	bl	8006dcc <vPortExitCritical>
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800552c:	f001 fc1c 	bl	8006d68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005534:	2b00      	cmp	r3, #0
 8005536:	d102      	bne.n	800553e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005538:	2301      	movs	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	e001      	b.n	8005542 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800553e:	2300      	movs	r3, #0
 8005540:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005542:	f001 fc43 	bl	8006dcc <vPortExitCritical>

	return xReturn;
 8005546:	68fb      	ldr	r3, [r7, #12]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005558:	f001 fc06 	bl	8006d68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005564:	429a      	cmp	r2, r3
 8005566:	d102      	bne.n	800556e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005568:	2301      	movs	r3, #1
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	e001      	b.n	8005572 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005572:	f001 fc2b 	bl	8006dcc <vPortExitCritical>

	return xReturn;
 8005576:	68fb      	ldr	r3, [r7, #12]
}
 8005578:	4618      	mov	r0, r3
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
 800558e:	e014      	b.n	80055ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005590:	4a0f      	ldr	r2, [pc, #60]	@ (80055d0 <vQueueAddToRegistry+0x50>)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800559c:	490c      	ldr	r1, [pc, #48]	@ (80055d0 <vQueueAddToRegistry+0x50>)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80055a6:	4a0a      	ldr	r2, [pc, #40]	@ (80055d0 <vQueueAddToRegistry+0x50>)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	00db      	lsls	r3, r3, #3
 80055ac:	4413      	add	r3, r2
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80055b2:	e006      	b.n	80055c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	3301      	adds	r3, #1
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2b07      	cmp	r3, #7
 80055be:	d9e7      	bls.n	8005590 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80055c0:	bf00      	nop
 80055c2:	bf00      	nop
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	200008f0 	.word	0x200008f0

080055d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80055e4:	f001 fbc0 	bl	8006d68 <vPortEnterCritical>
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055ee:	b25b      	sxtb	r3, r3
 80055f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f4:	d103      	bne.n	80055fe <vQueueWaitForMessageRestricted+0x2a>
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005604:	b25b      	sxtb	r3, r3
 8005606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560a:	d103      	bne.n	8005614 <vQueueWaitForMessageRestricted+0x40>
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005614:	f001 fbda 	bl	8006dcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561c:	2b00      	cmp	r3, #0
 800561e:	d106      	bne.n	800562e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	3324      	adds	r3, #36	@ 0x24
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	68b9      	ldr	r1, [r7, #8]
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fc45 	bl	8005eb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800562e:	6978      	ldr	r0, [r7, #20]
 8005630:	f7ff ff26 	bl	8005480 <prvUnlockQueue>
	}
 8005634:	bf00      	nop
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08e      	sub	sp, #56	@ 0x38
 8005640:	af04      	add	r7, sp, #16
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	2b00      	cmp	r3, #0
 800564e:	d10b      	bne.n	8005668 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	623b      	str	r3, [r7, #32]
}
 8005662:	bf00      	nop
 8005664:	bf00      	nop
 8005666:	e7fd      	b.n	8005664 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566a:	2b00      	cmp	r3, #0
 800566c:	d10b      	bne.n	8005686 <xTaskCreateStatic+0x4a>
	__asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	61fb      	str	r3, [r7, #28]
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	e7fd      	b.n	8005682 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005686:	235c      	movs	r3, #92	@ 0x5c
 8005688:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	2b5c      	cmp	r3, #92	@ 0x5c
 800568e:	d00b      	beq.n	80056a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005694:	f383 8811 	msr	BASEPRI, r3
 8005698:	f3bf 8f6f 	isb	sy
 800569c:	f3bf 8f4f 	dsb	sy
 80056a0:	61bb      	str	r3, [r7, #24]
}
 80056a2:	bf00      	nop
 80056a4:	bf00      	nop
 80056a6:	e7fd      	b.n	80056a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80056a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80056aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01e      	beq.n	80056ee <xTaskCreateStatic+0xb2>
 80056b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d01b      	beq.n	80056ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80056c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80056c8:	2300      	movs	r3, #0
 80056ca:	9303      	str	r3, [sp, #12]
 80056cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ce:	9302      	str	r3, [sp, #8]
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f850 	bl	8005786 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80056e8:	f000 f8de 	bl	80058a8 <prvAddNewTaskToReadyList>
 80056ec:	e001      	b.n	80056f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80056f2:	697b      	ldr	r3, [r7, #20]
	}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3728      	adds	r7, #40	@ 0x28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b08c      	sub	sp, #48	@ 0x30
 8005700:	af04      	add	r7, sp, #16
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	603b      	str	r3, [r7, #0]
 8005708:	4613      	mov	r3, r2
 800570a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4618      	mov	r0, r3
 8005712:	f001 fc4b 	bl	8006fac <pvPortMalloc>
 8005716:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00e      	beq.n	800573c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800571e:	205c      	movs	r0, #92	@ 0x5c
 8005720:	f001 fc44 	bl	8006fac <pvPortMalloc>
 8005724:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	631a      	str	r2, [r3, #48]	@ 0x30
 8005732:	e005      	b.n	8005740 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005734:	6978      	ldr	r0, [r7, #20]
 8005736:	f001 fd07 	bl	8007148 <vPortFree>
 800573a:	e001      	b.n	8005740 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800573c:	2300      	movs	r3, #0
 800573e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d017      	beq.n	8005776 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	2200      	movs	r2, #0
 800574a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800574e:	88fa      	ldrh	r2, [r7, #6]
 8005750:	2300      	movs	r3, #0
 8005752:	9303      	str	r3, [sp, #12]
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	9302      	str	r3, [sp, #8]
 8005758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800575a:	9301      	str	r3, [sp, #4]
 800575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f80e 	bl	8005786 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800576a:	69f8      	ldr	r0, [r7, #28]
 800576c:	f000 f89c 	bl	80058a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005770:	2301      	movs	r3, #1
 8005772:	61bb      	str	r3, [r7, #24]
 8005774:	e002      	b.n	800577c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005776:	f04f 33ff 	mov.w	r3, #4294967295
 800577a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800577c:	69bb      	ldr	r3, [r7, #24]
	}
 800577e:	4618      	mov	r0, r3
 8005780:	3720      	adds	r7, #32
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b088      	sub	sp, #32
 800578a:	af00      	add	r7, sp, #0
 800578c:	60f8      	str	r0, [r7, #12]
 800578e:	60b9      	str	r1, [r7, #8]
 8005790:	607a      	str	r2, [r7, #4]
 8005792:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005796:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	461a      	mov	r2, r3
 800579e:	21a5      	movs	r1, #165	@ 0xa5
 80057a0:	f001 fe5a 	bl	8007458 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80057ae:	3b01      	subs	r3, #1
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	4413      	add	r3, r2
 80057b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	f023 0307 	bic.w	r3, r3, #7
 80057bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	f003 0307 	and.w	r3, r3, #7
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00b      	beq.n	80057e0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80057c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	617b      	str	r3, [r7, #20]
}
 80057da:	bf00      	nop
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01f      	beq.n	8005826 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057e6:	2300      	movs	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
 80057ea:	e012      	b.n	8005812 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	4413      	add	r3, r2
 80057f2:	7819      	ldrb	r1, [r3, #0]
 80057f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	4413      	add	r3, r2
 80057fa:	3334      	adds	r3, #52	@ 0x34
 80057fc:	460a      	mov	r2, r1
 80057fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	4413      	add	r3, r2
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d006      	beq.n	800581a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	3301      	adds	r3, #1
 8005810:	61fb      	str	r3, [r7, #28]
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	2b0f      	cmp	r3, #15
 8005816:	d9e9      	bls.n	80057ec <prvInitialiseNewTask+0x66>
 8005818:	e000      	b.n	800581c <prvInitialiseNewTask+0x96>
			{
				break;
 800581a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800581c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005824:	e003      	b.n	800582e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005828:	2200      	movs	r2, #0
 800582a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800582e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005830:	2b37      	cmp	r3, #55	@ 0x37
 8005832:	d901      	bls.n	8005838 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005834:	2337      	movs	r3, #55	@ 0x37
 8005836:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800583c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005842:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005846:	2200      	movs	r2, #0
 8005848:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	3304      	adds	r3, #4
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff f966 	bl	8004b20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005856:	3318      	adds	r3, #24
 8005858:	4618      	mov	r0, r3
 800585a:	f7ff f961 	bl	8004b20 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005862:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800586e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005872:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005876:	2200      	movs	r2, #0
 8005878:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800587a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005882:	683a      	ldr	r2, [r7, #0]
 8005884:	68f9      	ldr	r1, [r7, #12]
 8005886:	69b8      	ldr	r0, [r7, #24]
 8005888:	f001 f93e 	bl	8006b08 <pxPortInitialiseStack>
 800588c:	4602      	mov	r2, r0
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005894:	2b00      	cmp	r3, #0
 8005896:	d002      	beq.n	800589e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800589c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800589e:	bf00      	nop
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80058b0:	f001 fa5a 	bl	8006d68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80058b4:	4b2d      	ldr	r3, [pc, #180]	@ (800596c <prvAddNewTaskToReadyList+0xc4>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	3301      	adds	r3, #1
 80058ba:	4a2c      	ldr	r2, [pc, #176]	@ (800596c <prvAddNewTaskToReadyList+0xc4>)
 80058bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80058be:	4b2c      	ldr	r3, [pc, #176]	@ (8005970 <prvAddNewTaskToReadyList+0xc8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d109      	bne.n	80058da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80058c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005970 <prvAddNewTaskToReadyList+0xc8>)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80058cc:	4b27      	ldr	r3, [pc, #156]	@ (800596c <prvAddNewTaskToReadyList+0xc4>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d110      	bne.n	80058f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80058d4:	f000 fc1e 	bl	8006114 <prvInitialiseTaskLists>
 80058d8:	e00d      	b.n	80058f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80058da:	4b26      	ldr	r3, [pc, #152]	@ (8005974 <prvAddNewTaskToReadyList+0xcc>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d109      	bne.n	80058f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80058e2:	4b23      	ldr	r3, [pc, #140]	@ (8005970 <prvAddNewTaskToReadyList+0xc8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d802      	bhi.n	80058f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80058f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005970 <prvAddNewTaskToReadyList+0xc8>)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80058f6:	4b20      	ldr	r3, [pc, #128]	@ (8005978 <prvAddNewTaskToReadyList+0xd0>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	3301      	adds	r3, #1
 80058fc:	4a1e      	ldr	r2, [pc, #120]	@ (8005978 <prvAddNewTaskToReadyList+0xd0>)
 80058fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005900:	4b1d      	ldr	r3, [pc, #116]	@ (8005978 <prvAddNewTaskToReadyList+0xd0>)
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800590c:	4b1b      	ldr	r3, [pc, #108]	@ (800597c <prvAddNewTaskToReadyList+0xd4>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d903      	bls.n	800591c <prvAddNewTaskToReadyList+0x74>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005918:	4a18      	ldr	r2, [pc, #96]	@ (800597c <prvAddNewTaskToReadyList+0xd4>)
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4a15      	ldr	r2, [pc, #84]	@ (8005980 <prvAddNewTaskToReadyList+0xd8>)
 800592a:	441a      	add	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	3304      	adds	r3, #4
 8005930:	4619      	mov	r1, r3
 8005932:	4610      	mov	r0, r2
 8005934:	f7ff f901 	bl	8004b3a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005938:	f001 fa48 	bl	8006dcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800593c:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <prvAddNewTaskToReadyList+0xcc>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00e      	beq.n	8005962 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005944:	4b0a      	ldr	r3, [pc, #40]	@ (8005970 <prvAddNewTaskToReadyList+0xc8>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594e:	429a      	cmp	r2, r3
 8005950:	d207      	bcs.n	8005962 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005952:	4b0c      	ldr	r3, [pc, #48]	@ (8005984 <prvAddNewTaskToReadyList+0xdc>)
 8005954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005962:	bf00      	nop
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	20000e04 	.word	0x20000e04
 8005970:	20000930 	.word	0x20000930
 8005974:	20000e10 	.word	0x20000e10
 8005978:	20000e20 	.word	0x20000e20
 800597c:	20000e0c 	.word	0x20000e0c
 8005980:	20000934 	.word	0x20000934
 8005984:	e000ed04 	.word	0xe000ed04

08005988 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005990:	2300      	movs	r3, #0
 8005992:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d018      	beq.n	80059cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800599a:	4b14      	ldr	r3, [pc, #80]	@ (80059ec <vTaskDelay+0x64>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00b      	beq.n	80059ba <vTaskDelay+0x32>
	__asm volatile
 80059a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a6:	f383 8811 	msr	BASEPRI, r3
 80059aa:	f3bf 8f6f 	isb	sy
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	60bb      	str	r3, [r7, #8]
}
 80059b4:	bf00      	nop
 80059b6:	bf00      	nop
 80059b8:	e7fd      	b.n	80059b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80059ba:	f000 f883 	bl	8005ac4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80059be:	2100      	movs	r1, #0
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fcf3 	bl	80063ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80059c6:	f000 f88b 	bl	8005ae0 <xTaskResumeAll>
 80059ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d107      	bne.n	80059e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80059d2:	4b07      	ldr	r3, [pc, #28]	@ (80059f0 <vTaskDelay+0x68>)
 80059d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059e2:	bf00      	nop
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000e2c 	.word	0x20000e2c
 80059f0:	e000ed04 	.word	0xe000ed04

080059f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b08a      	sub	sp, #40	@ 0x28
 80059f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80059fe:	2300      	movs	r3, #0
 8005a00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a02:	463a      	mov	r2, r7
 8005a04:	1d39      	adds	r1, r7, #4
 8005a06:	f107 0308 	add.w	r3, r7, #8
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff f834 	bl	8004a78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005a10:	6839      	ldr	r1, [r7, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	9202      	str	r2, [sp, #8]
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	2300      	movs	r3, #0
 8005a20:	460a      	mov	r2, r1
 8005a22:	4922      	ldr	r1, [pc, #136]	@ (8005aac <vTaskStartScheduler+0xb8>)
 8005a24:	4822      	ldr	r0, [pc, #136]	@ (8005ab0 <vTaskStartScheduler+0xbc>)
 8005a26:	f7ff fe09 	bl	800563c <xTaskCreateStatic>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	4a21      	ldr	r2, [pc, #132]	@ (8005ab4 <vTaskStartScheduler+0xc0>)
 8005a2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005a30:	4b20      	ldr	r3, [pc, #128]	@ (8005ab4 <vTaskStartScheduler+0xc0>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	e001      	b.n	8005a42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d102      	bne.n	8005a4e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005a48:	f000 fd04 	bl	8006454 <xTimerCreateTimerTask>
 8005a4c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d116      	bne.n	8005a82 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	613b      	str	r3, [r7, #16]
}
 8005a66:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005a68:	4b13      	ldr	r3, [pc, #76]	@ (8005ab8 <vTaskStartScheduler+0xc4>)
 8005a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a6e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a70:	4b12      	ldr	r3, [pc, #72]	@ (8005abc <vTaskStartScheduler+0xc8>)
 8005a72:	2201      	movs	r2, #1
 8005a74:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a76:	4b12      	ldr	r3, [pc, #72]	@ (8005ac0 <vTaskStartScheduler+0xcc>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a7c:	f001 f8d0 	bl	8006c20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a80:	e00f      	b.n	8005aa2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a88:	d10b      	bne.n	8005aa2 <vTaskStartScheduler+0xae>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	60fb      	str	r3, [r7, #12]
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <vTaskStartScheduler+0xaa>
}
 8005aa2:	bf00      	nop
 8005aa4:	3718      	adds	r7, #24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	08007f94 	.word	0x08007f94
 8005ab0:	080060e5 	.word	0x080060e5
 8005ab4:	20000e28 	.word	0x20000e28
 8005ab8:	20000e24 	.word	0x20000e24
 8005abc:	20000e10 	.word	0x20000e10
 8005ac0:	20000e08 	.word	0x20000e08

08005ac4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ac8:	4b04      	ldr	r3, [pc, #16]	@ (8005adc <vTaskSuspendAll+0x18>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3301      	adds	r3, #1
 8005ace:	4a03      	ldr	r2, [pc, #12]	@ (8005adc <vTaskSuspendAll+0x18>)
 8005ad0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ad2:	bf00      	nop
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr
 8005adc:	20000e2c 	.word	0x20000e2c

08005ae0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005aea:	2300      	movs	r3, #0
 8005aec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005aee:	4b42      	ldr	r3, [pc, #264]	@ (8005bf8 <xTaskResumeAll+0x118>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10b      	bne.n	8005b0e <xTaskResumeAll+0x2e>
	__asm volatile
 8005af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005afa:	f383 8811 	msr	BASEPRI, r3
 8005afe:	f3bf 8f6f 	isb	sy
 8005b02:	f3bf 8f4f 	dsb	sy
 8005b06:	603b      	str	r3, [r7, #0]
}
 8005b08:	bf00      	nop
 8005b0a:	bf00      	nop
 8005b0c:	e7fd      	b.n	8005b0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005b0e:	f001 f92b 	bl	8006d68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005b12:	4b39      	ldr	r3, [pc, #228]	@ (8005bf8 <xTaskResumeAll+0x118>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	4a37      	ldr	r2, [pc, #220]	@ (8005bf8 <xTaskResumeAll+0x118>)
 8005b1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b1c:	4b36      	ldr	r3, [pc, #216]	@ (8005bf8 <xTaskResumeAll+0x118>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d162      	bne.n	8005bea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005b24:	4b35      	ldr	r3, [pc, #212]	@ (8005bfc <xTaskResumeAll+0x11c>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d05e      	beq.n	8005bea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b2c:	e02f      	b.n	8005b8e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b2e:	4b34      	ldr	r3, [pc, #208]	@ (8005c00 <xTaskResumeAll+0x120>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3318      	adds	r3, #24
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff f85a 	bl	8004bf4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	3304      	adds	r3, #4
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff f855 	bl	8004bf4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b4e:	4b2d      	ldr	r3, [pc, #180]	@ (8005c04 <xTaskResumeAll+0x124>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d903      	bls.n	8005b5e <xTaskResumeAll+0x7e>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8005c04 <xTaskResumeAll+0x124>)
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b62:	4613      	mov	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	4413      	add	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4a27      	ldr	r2, [pc, #156]	@ (8005c08 <xTaskResumeAll+0x128>)
 8005b6c:	441a      	add	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3304      	adds	r3, #4
 8005b72:	4619      	mov	r1, r3
 8005b74:	4610      	mov	r0, r2
 8005b76:	f7fe ffe0 	bl	8004b3a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7e:	4b23      	ldr	r3, [pc, #140]	@ (8005c0c <xTaskResumeAll+0x12c>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d302      	bcc.n	8005b8e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005b88:	4b21      	ldr	r3, [pc, #132]	@ (8005c10 <xTaskResumeAll+0x130>)
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8005c00 <xTaskResumeAll+0x120>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1cb      	bne.n	8005b2e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d001      	beq.n	8005ba0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005b9c:	f000 fb58 	bl	8006250 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8005c14 <xTaskResumeAll+0x134>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d010      	beq.n	8005bce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005bac:	f000 f846 	bl	8005c3c <xTaskIncrementTick>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005bb6:	4b16      	ldr	r3, [pc, #88]	@ (8005c10 <xTaskResumeAll+0x130>)
 8005bb8:	2201      	movs	r2, #1
 8005bba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1f1      	bne.n	8005bac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005bc8:	4b12      	ldr	r3, [pc, #72]	@ (8005c14 <xTaskResumeAll+0x134>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005bce:	4b10      	ldr	r3, [pc, #64]	@ (8005c10 <xTaskResumeAll+0x130>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d009      	beq.n	8005bea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005bda:	4b0f      	ldr	r3, [pc, #60]	@ (8005c18 <xTaskResumeAll+0x138>)
 8005bdc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	f3bf 8f4f 	dsb	sy
 8005be6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005bea:	f001 f8ef 	bl	8006dcc <vPortExitCritical>

	return xAlreadyYielded;
 8005bee:	68bb      	ldr	r3, [r7, #8]
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	20000e2c 	.word	0x20000e2c
 8005bfc:	20000e04 	.word	0x20000e04
 8005c00:	20000dc4 	.word	0x20000dc4
 8005c04:	20000e0c 	.word	0x20000e0c
 8005c08:	20000934 	.word	0x20000934
 8005c0c:	20000930 	.word	0x20000930
 8005c10:	20000e18 	.word	0x20000e18
 8005c14:	20000e14 	.word	0x20000e14
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005c22:	4b05      	ldr	r3, [pc, #20]	@ (8005c38 <xTaskGetTickCount+0x1c>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005c28:	687b      	ldr	r3, [r7, #4]
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000e08 	.word	0x20000e08

08005c3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005c42:	2300      	movs	r3, #0
 8005c44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c46:	4b4f      	ldr	r3, [pc, #316]	@ (8005d84 <xTaskIncrementTick+0x148>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f040 8090 	bne.w	8005d70 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c50:	4b4d      	ldr	r3, [pc, #308]	@ (8005d88 <xTaskIncrementTick+0x14c>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3301      	adds	r3, #1
 8005c56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005c58:	4a4b      	ldr	r2, [pc, #300]	@ (8005d88 <xTaskIncrementTick+0x14c>)
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d121      	bne.n	8005ca8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005c64:	4b49      	ldr	r3, [pc, #292]	@ (8005d8c <xTaskIncrementTick+0x150>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00b      	beq.n	8005c86 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	603b      	str	r3, [r7, #0]
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	e7fd      	b.n	8005c82 <xTaskIncrementTick+0x46>
 8005c86:	4b41      	ldr	r3, [pc, #260]	@ (8005d8c <xTaskIncrementTick+0x150>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	60fb      	str	r3, [r7, #12]
 8005c8c:	4b40      	ldr	r3, [pc, #256]	@ (8005d90 <xTaskIncrementTick+0x154>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a3e      	ldr	r2, [pc, #248]	@ (8005d8c <xTaskIncrementTick+0x150>)
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	4a3e      	ldr	r2, [pc, #248]	@ (8005d90 <xTaskIncrementTick+0x154>)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005d94 <xTaskIncrementTick+0x158>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	4a3c      	ldr	r2, [pc, #240]	@ (8005d94 <xTaskIncrementTick+0x158>)
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	f000 fad4 	bl	8006250 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8005d98 <xTaskIncrementTick+0x15c>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d349      	bcc.n	8005d46 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cb2:	4b36      	ldr	r3, [pc, #216]	@ (8005d8c <xTaskIncrementTick+0x150>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d104      	bne.n	8005cc6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cbc:	4b36      	ldr	r3, [pc, #216]	@ (8005d98 <xTaskIncrementTick+0x15c>)
 8005cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8005cc2:	601a      	str	r2, [r3, #0]
					break;
 8005cc4:	e03f      	b.n	8005d46 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cc6:	4b31      	ldr	r3, [pc, #196]	@ (8005d8c <xTaskIncrementTick+0x150>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	68db      	ldr	r3, [r3, #12]
 8005cce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d203      	bcs.n	8005ce6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005cde:	4a2e      	ldr	r2, [pc, #184]	@ (8005d98 <xTaskIncrementTick+0x15c>)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ce4:	e02f      	b.n	8005d46 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	3304      	adds	r3, #4
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7fe ff82 	bl	8004bf4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d004      	beq.n	8005d02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	3318      	adds	r3, #24
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7fe ff79 	bl	8004bf4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d06:	4b25      	ldr	r3, [pc, #148]	@ (8005d9c <xTaskIncrementTick+0x160>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d903      	bls.n	8005d16 <xTaskIncrementTick+0xda>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d12:	4a22      	ldr	r2, [pc, #136]	@ (8005d9c <xTaskIncrementTick+0x160>)
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4a1f      	ldr	r2, [pc, #124]	@ (8005da0 <xTaskIncrementTick+0x164>)
 8005d24:	441a      	add	r2, r3
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	3304      	adds	r3, #4
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	4610      	mov	r0, r2
 8005d2e:	f7fe ff04 	bl	8004b3a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d36:	4b1b      	ldr	r3, [pc, #108]	@ (8005da4 <xTaskIncrementTick+0x168>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d3b8      	bcc.n	8005cb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005d40:	2301      	movs	r3, #1
 8005d42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d44:	e7b5      	b.n	8005cb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005d46:	4b17      	ldr	r3, [pc, #92]	@ (8005da4 <xTaskIncrementTick+0x168>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d4c:	4914      	ldr	r1, [pc, #80]	@ (8005da0 <xTaskIncrementTick+0x164>)
 8005d4e:	4613      	mov	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	440b      	add	r3, r1
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d901      	bls.n	8005d62 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005d62:	4b11      	ldr	r3, [pc, #68]	@ (8005da8 <xTaskIncrementTick+0x16c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d007      	beq.n	8005d7a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	617b      	str	r3, [r7, #20]
 8005d6e:	e004      	b.n	8005d7a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005d70:	4b0e      	ldr	r3, [pc, #56]	@ (8005dac <xTaskIncrementTick+0x170>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	3301      	adds	r3, #1
 8005d76:	4a0d      	ldr	r2, [pc, #52]	@ (8005dac <xTaskIncrementTick+0x170>)
 8005d78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005d7a:	697b      	ldr	r3, [r7, #20]
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3718      	adds	r7, #24
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}
 8005d84:	20000e2c 	.word	0x20000e2c
 8005d88:	20000e08 	.word	0x20000e08
 8005d8c:	20000dbc 	.word	0x20000dbc
 8005d90:	20000dc0 	.word	0x20000dc0
 8005d94:	20000e1c 	.word	0x20000e1c
 8005d98:	20000e24 	.word	0x20000e24
 8005d9c:	20000e0c 	.word	0x20000e0c
 8005da0:	20000934 	.word	0x20000934
 8005da4:	20000930 	.word	0x20000930
 8005da8:	20000e18 	.word	0x20000e18
 8005dac:	20000e14 	.word	0x20000e14

08005db0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005db6:	4b28      	ldr	r3, [pc, #160]	@ (8005e58 <vTaskSwitchContext+0xa8>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005dbe:	4b27      	ldr	r3, [pc, #156]	@ (8005e5c <vTaskSwitchContext+0xac>)
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005dc4:	e042      	b.n	8005e4c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005dc6:	4b25      	ldr	r3, [pc, #148]	@ (8005e5c <vTaskSwitchContext+0xac>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dcc:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <vTaskSwitchContext+0xb0>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	60fb      	str	r3, [r7, #12]
 8005dd2:	e011      	b.n	8005df8 <vTaskSwitchContext+0x48>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10b      	bne.n	8005df2 <vTaskSwitchContext+0x42>
	__asm volatile
 8005dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dde:	f383 8811 	msr	BASEPRI, r3
 8005de2:	f3bf 8f6f 	isb	sy
 8005de6:	f3bf 8f4f 	dsb	sy
 8005dea:	607b      	str	r3, [r7, #4]
}
 8005dec:	bf00      	nop
 8005dee:	bf00      	nop
 8005df0:	e7fd      	b.n	8005dee <vTaskSwitchContext+0x3e>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	3b01      	subs	r3, #1
 8005df6:	60fb      	str	r3, [r7, #12]
 8005df8:	491a      	ldr	r1, [pc, #104]	@ (8005e64 <vTaskSwitchContext+0xb4>)
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	4413      	add	r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	440b      	add	r3, r1
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d0e3      	beq.n	8005dd4 <vTaskSwitchContext+0x24>
 8005e0c:	68fa      	ldr	r2, [r7, #12]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4413      	add	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4a13      	ldr	r2, [pc, #76]	@ (8005e64 <vTaskSwitchContext+0xb4>)
 8005e18:	4413      	add	r3, r2
 8005e1a:	60bb      	str	r3, [r7, #8]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	685a      	ldr	r2, [r3, #4]
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	605a      	str	r2, [r3, #4]
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	3308      	adds	r3, #8
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d104      	bne.n	8005e3c <vTaskSwitchContext+0x8c>
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	605a      	str	r2, [r3, #4]
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	4a09      	ldr	r2, [pc, #36]	@ (8005e68 <vTaskSwitchContext+0xb8>)
 8005e44:	6013      	str	r3, [r2, #0]
 8005e46:	4a06      	ldr	r2, [pc, #24]	@ (8005e60 <vTaskSwitchContext+0xb0>)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6013      	str	r3, [r2, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	20000e2c 	.word	0x20000e2c
 8005e5c:	20000e18 	.word	0x20000e18
 8005e60:	20000e0c 	.word	0x20000e0c
 8005e64:	20000934 	.word	0x20000934
 8005e68:	20000930 	.word	0x20000930

08005e6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10b      	bne.n	8005e94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	60fb      	str	r3, [r7, #12]
}
 8005e8e:	bf00      	nop
 8005e90:	bf00      	nop
 8005e92:	e7fd      	b.n	8005e90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e94:	4b07      	ldr	r3, [pc, #28]	@ (8005eb4 <vTaskPlaceOnEventList+0x48>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3318      	adds	r3, #24
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	f7fe fe70 	bl	8004b82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	6838      	ldr	r0, [r7, #0]
 8005ea6:	f000 fa81 	bl	80063ac <prvAddCurrentTaskToDelayedList>
}
 8005eaa:	bf00      	nop
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20000930 	.word	0x20000930

08005eb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10b      	bne.n	8005ee2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	617b      	str	r3, [r7, #20]
}
 8005edc:	bf00      	nop
 8005ede:	bf00      	nop
 8005ee0:	e7fd      	b.n	8005ede <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8005f0c <vTaskPlaceOnEventListRestricted+0x54>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3318      	adds	r3, #24
 8005ee8:	4619      	mov	r1, r3
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f7fe fe25 	bl	8004b3a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d002      	beq.n	8005efc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8005efa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005efc:	6879      	ldr	r1, [r7, #4]
 8005efe:	68b8      	ldr	r0, [r7, #8]
 8005f00:	f000 fa54 	bl	80063ac <prvAddCurrentTaskToDelayedList>
	}
 8005f04:	bf00      	nop
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	20000930 	.word	0x20000930

08005f10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10b      	bne.n	8005f3e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2a:	f383 8811 	msr	BASEPRI, r3
 8005f2e:	f3bf 8f6f 	isb	sy
 8005f32:	f3bf 8f4f 	dsb	sy
 8005f36:	60fb      	str	r3, [r7, #12]
}
 8005f38:	bf00      	nop
 8005f3a:	bf00      	nop
 8005f3c:	e7fd      	b.n	8005f3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	3318      	adds	r3, #24
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fe fe56 	bl	8004bf4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f48:	4b1d      	ldr	r3, [pc, #116]	@ (8005fc0 <xTaskRemoveFromEventList+0xb0>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d11d      	bne.n	8005f8c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	3304      	adds	r3, #4
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fe fe4d 	bl	8004bf4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f5e:	4b19      	ldr	r3, [pc, #100]	@ (8005fc4 <xTaskRemoveFromEventList+0xb4>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d903      	bls.n	8005f6e <xTaskRemoveFromEventList+0x5e>
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6a:	4a16      	ldr	r2, [pc, #88]	@ (8005fc4 <xTaskRemoveFromEventList+0xb4>)
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f72:	4613      	mov	r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	4413      	add	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4a13      	ldr	r2, [pc, #76]	@ (8005fc8 <xTaskRemoveFromEventList+0xb8>)
 8005f7c:	441a      	add	r2, r3
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	3304      	adds	r3, #4
 8005f82:	4619      	mov	r1, r3
 8005f84:	4610      	mov	r0, r2
 8005f86:	f7fe fdd8 	bl	8004b3a <vListInsertEnd>
 8005f8a:	e005      	b.n	8005f98 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	3318      	adds	r3, #24
 8005f90:	4619      	mov	r1, r3
 8005f92:	480e      	ldr	r0, [pc, #56]	@ (8005fcc <xTaskRemoveFromEventList+0xbc>)
 8005f94:	f7fe fdd1 	bl	8004b3a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd0 <xTaskRemoveFromEventList+0xc0>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d905      	bls.n	8005fb2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005faa:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd4 <xTaskRemoveFromEventList+0xc4>)
 8005fac:	2201      	movs	r2, #1
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	e001      	b.n	8005fb6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005fb6:	697b      	ldr	r3, [r7, #20]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	20000e2c 	.word	0x20000e2c
 8005fc4:	20000e0c 	.word	0x20000e0c
 8005fc8:	20000934 	.word	0x20000934
 8005fcc:	20000dc4 	.word	0x20000dc4
 8005fd0:	20000930 	.word	0x20000930
 8005fd4:	20000e18 	.word	0x20000e18

08005fd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005fe0:	4b06      	ldr	r3, [pc, #24]	@ (8005ffc <vTaskInternalSetTimeOutState+0x24>)
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005fe8:	4b05      	ldr	r3, [pc, #20]	@ (8006000 <vTaskInternalSetTimeOutState+0x28>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	605a      	str	r2, [r3, #4]
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	20000e1c 	.word	0x20000e1c
 8006000:	20000e08 	.word	0x20000e08

08006004 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10b      	bne.n	800602c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006018:	f383 8811 	msr	BASEPRI, r3
 800601c:	f3bf 8f6f 	isb	sy
 8006020:	f3bf 8f4f 	dsb	sy
 8006024:	613b      	str	r3, [r7, #16]
}
 8006026:	bf00      	nop
 8006028:	bf00      	nop
 800602a:	e7fd      	b.n	8006028 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	60fb      	str	r3, [r7, #12]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800604a:	f000 fe8d 	bl	8006d68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800604e:	4b1d      	ldr	r3, [pc, #116]	@ (80060c4 <xTaskCheckForTimeOut+0xc0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006066:	d102      	bne.n	800606e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006068:	2300      	movs	r3, #0
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	e023      	b.n	80060b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	4b15      	ldr	r3, [pc, #84]	@ (80060c8 <xTaskCheckForTimeOut+0xc4>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	429a      	cmp	r2, r3
 8006078:	d007      	beq.n	800608a <xTaskCheckForTimeOut+0x86>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	429a      	cmp	r2, r3
 8006082:	d302      	bcc.n	800608a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006084:	2301      	movs	r3, #1
 8006086:	61fb      	str	r3, [r7, #28]
 8006088:	e015      	b.n	80060b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	429a      	cmp	r2, r3
 8006092:	d20b      	bcs.n	80060ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	1ad2      	subs	r2, r2, r3
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f7ff ff99 	bl	8005fd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80060a6:	2300      	movs	r3, #0
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	e004      	b.n	80060b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	2200      	movs	r2, #0
 80060b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060b2:	2301      	movs	r3, #1
 80060b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060b6:	f000 fe89 	bl	8006dcc <vPortExitCritical>

	return xReturn;
 80060ba:	69fb      	ldr	r3, [r7, #28]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	20000e08 	.word	0x20000e08
 80060c8:	20000e1c 	.word	0x20000e1c

080060cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80060cc:	b480      	push	{r7}
 80060ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80060d0:	4b03      	ldr	r3, [pc, #12]	@ (80060e0 <vTaskMissedYield+0x14>)
 80060d2:	2201      	movs	r2, #1
 80060d4:	601a      	str	r2, [r3, #0]
}
 80060d6:	bf00      	nop
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr
 80060e0:	20000e18 	.word	0x20000e18

080060e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80060ec:	f000 f852 	bl	8006194 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80060f0:	4b06      	ldr	r3, [pc, #24]	@ (800610c <prvIdleTask+0x28>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d9f9      	bls.n	80060ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80060f8:	4b05      	ldr	r3, [pc, #20]	@ (8006110 <prvIdleTask+0x2c>)
 80060fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006108:	e7f0      	b.n	80060ec <prvIdleTask+0x8>
 800610a:	bf00      	nop
 800610c:	20000934 	.word	0x20000934
 8006110:	e000ed04 	.word	0xe000ed04

08006114 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800611a:	2300      	movs	r3, #0
 800611c:	607b      	str	r3, [r7, #4]
 800611e:	e00c      	b.n	800613a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4a12      	ldr	r2, [pc, #72]	@ (8006174 <prvInitialiseTaskLists+0x60>)
 800612c:	4413      	add	r3, r2
 800612e:	4618      	mov	r0, r3
 8006130:	f7fe fcd6 	bl	8004ae0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3301      	adds	r3, #1
 8006138:	607b      	str	r3, [r7, #4]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b37      	cmp	r3, #55	@ 0x37
 800613e:	d9ef      	bls.n	8006120 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006140:	480d      	ldr	r0, [pc, #52]	@ (8006178 <prvInitialiseTaskLists+0x64>)
 8006142:	f7fe fccd 	bl	8004ae0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006146:	480d      	ldr	r0, [pc, #52]	@ (800617c <prvInitialiseTaskLists+0x68>)
 8006148:	f7fe fcca 	bl	8004ae0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800614c:	480c      	ldr	r0, [pc, #48]	@ (8006180 <prvInitialiseTaskLists+0x6c>)
 800614e:	f7fe fcc7 	bl	8004ae0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006152:	480c      	ldr	r0, [pc, #48]	@ (8006184 <prvInitialiseTaskLists+0x70>)
 8006154:	f7fe fcc4 	bl	8004ae0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006158:	480b      	ldr	r0, [pc, #44]	@ (8006188 <prvInitialiseTaskLists+0x74>)
 800615a:	f7fe fcc1 	bl	8004ae0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800615e:	4b0b      	ldr	r3, [pc, #44]	@ (800618c <prvInitialiseTaskLists+0x78>)
 8006160:	4a05      	ldr	r2, [pc, #20]	@ (8006178 <prvInitialiseTaskLists+0x64>)
 8006162:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006164:	4b0a      	ldr	r3, [pc, #40]	@ (8006190 <prvInitialiseTaskLists+0x7c>)
 8006166:	4a05      	ldr	r2, [pc, #20]	@ (800617c <prvInitialiseTaskLists+0x68>)
 8006168:	601a      	str	r2, [r3, #0]
}
 800616a:	bf00      	nop
 800616c:	3708      	adds	r7, #8
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	20000934 	.word	0x20000934
 8006178:	20000d94 	.word	0x20000d94
 800617c:	20000da8 	.word	0x20000da8
 8006180:	20000dc4 	.word	0x20000dc4
 8006184:	20000dd8 	.word	0x20000dd8
 8006188:	20000df0 	.word	0x20000df0
 800618c:	20000dbc 	.word	0x20000dbc
 8006190:	20000dc0 	.word	0x20000dc0

08006194 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800619a:	e019      	b.n	80061d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800619c:	f000 fde4 	bl	8006d68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061a0:	4b10      	ldr	r3, [pc, #64]	@ (80061e4 <prvCheckTasksWaitingTermination+0x50>)
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	3304      	adds	r3, #4
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7fe fd21 	bl	8004bf4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061b2:	4b0d      	ldr	r3, [pc, #52]	@ (80061e8 <prvCheckTasksWaitingTermination+0x54>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	4a0b      	ldr	r2, [pc, #44]	@ (80061e8 <prvCheckTasksWaitingTermination+0x54>)
 80061ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061bc:	4b0b      	ldr	r3, [pc, #44]	@ (80061ec <prvCheckTasksWaitingTermination+0x58>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	4a0a      	ldr	r2, [pc, #40]	@ (80061ec <prvCheckTasksWaitingTermination+0x58>)
 80061c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80061c6:	f000 fe01 	bl	8006dcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f810 	bl	80061f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061d0:	4b06      	ldr	r3, [pc, #24]	@ (80061ec <prvCheckTasksWaitingTermination+0x58>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1e1      	bne.n	800619c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	3708      	adds	r7, #8
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	20000dd8 	.word	0x20000dd8
 80061e8:	20000e04 	.word	0x20000e04
 80061ec:	20000dec 	.word	0x20000dec

080061f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d108      	bne.n	8006214 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006206:	4618      	mov	r0, r3
 8006208:	f000 ff9e 	bl	8007148 <vPortFree>
				vPortFree( pxTCB );
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 ff9b 	bl	8007148 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006212:	e019      	b.n	8006248 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800621a:	2b01      	cmp	r3, #1
 800621c:	d103      	bne.n	8006226 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 ff92 	bl	8007148 <vPortFree>
	}
 8006224:	e010      	b.n	8006248 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800622c:	2b02      	cmp	r3, #2
 800622e:	d00b      	beq.n	8006248 <prvDeleteTCB+0x58>
	__asm volatile
 8006230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	60fb      	str	r3, [r7, #12]
}
 8006242:	bf00      	nop
 8006244:	bf00      	nop
 8006246:	e7fd      	b.n	8006244 <prvDeleteTCB+0x54>
	}
 8006248:	bf00      	nop
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006256:	4b0c      	ldr	r3, [pc, #48]	@ (8006288 <prvResetNextTaskUnblockTime+0x38>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d104      	bne.n	800626a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006260:	4b0a      	ldr	r3, [pc, #40]	@ (800628c <prvResetNextTaskUnblockTime+0x3c>)
 8006262:	f04f 32ff 	mov.w	r2, #4294967295
 8006266:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006268:	e008      	b.n	800627c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800626a:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <prvResetNextTaskUnblockTime+0x38>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	4a04      	ldr	r2, [pc, #16]	@ (800628c <prvResetNextTaskUnblockTime+0x3c>)
 800627a:	6013      	str	r3, [r2, #0]
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	20000dbc 	.word	0x20000dbc
 800628c:	20000e24 	.word	0x20000e24

08006290 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006296:	4b0b      	ldr	r3, [pc, #44]	@ (80062c4 <xTaskGetSchedulerState+0x34>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d102      	bne.n	80062a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800629e:	2301      	movs	r3, #1
 80062a0:	607b      	str	r3, [r7, #4]
 80062a2:	e008      	b.n	80062b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062a4:	4b08      	ldr	r3, [pc, #32]	@ (80062c8 <xTaskGetSchedulerState+0x38>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d102      	bne.n	80062b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80062ac:	2302      	movs	r3, #2
 80062ae:	607b      	str	r3, [r7, #4]
 80062b0:	e001      	b.n	80062b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80062b2:	2300      	movs	r3, #0
 80062b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80062b6:	687b      	ldr	r3, [r7, #4]
	}
 80062b8:	4618      	mov	r0, r3
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	20000e10 	.word	0x20000e10
 80062c8:	20000e2c 	.word	0x20000e2c

080062cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d058      	beq.n	8006394 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80062e2:	4b2f      	ldr	r3, [pc, #188]	@ (80063a0 <xTaskPriorityDisinherit+0xd4>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d00b      	beq.n	8006304 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80062ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f0:	f383 8811 	msr	BASEPRI, r3
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	60fb      	str	r3, [r7, #12]
}
 80062fe:	bf00      	nop
 8006300:	bf00      	nop
 8006302:	e7fd      	b.n	8006300 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10b      	bne.n	8006324 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	60bb      	str	r3, [r7, #8]
}
 800631e:	bf00      	nop
 8006320:	bf00      	nop
 8006322:	e7fd      	b.n	8006320 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006328:	1e5a      	subs	r2, r3, #1
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006336:	429a      	cmp	r2, r3
 8006338:	d02c      	beq.n	8006394 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800633e:	2b00      	cmp	r3, #0
 8006340:	d128      	bne.n	8006394 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	3304      	adds	r3, #4
 8006346:	4618      	mov	r0, r3
 8006348:	f7fe fc54 	bl	8004bf4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006358:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006364:	4b0f      	ldr	r3, [pc, #60]	@ (80063a4 <xTaskPriorityDisinherit+0xd8>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d903      	bls.n	8006374 <xTaskPriorityDisinherit+0xa8>
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	4a0c      	ldr	r2, [pc, #48]	@ (80063a4 <xTaskPriorityDisinherit+0xd8>)
 8006372:	6013      	str	r3, [r2, #0]
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006378:	4613      	mov	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	4a09      	ldr	r2, [pc, #36]	@ (80063a8 <xTaskPriorityDisinherit+0xdc>)
 8006382:	441a      	add	r2, r3
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	3304      	adds	r3, #4
 8006388:	4619      	mov	r1, r3
 800638a:	4610      	mov	r0, r2
 800638c:	f7fe fbd5 	bl	8004b3a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006390:	2301      	movs	r3, #1
 8006392:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006394:	697b      	ldr	r3, [r7, #20]
	}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	20000930 	.word	0x20000930
 80063a4:	20000e0c 	.word	0x20000e0c
 80063a8:	20000934 	.word	0x20000934

080063ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b084      	sub	sp, #16
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063b6:	4b21      	ldr	r3, [pc, #132]	@ (800643c <prvAddCurrentTaskToDelayedList+0x90>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063bc:	4b20      	ldr	r3, [pc, #128]	@ (8006440 <prvAddCurrentTaskToDelayedList+0x94>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3304      	adds	r3, #4
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7fe fc16 	bl	8004bf4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ce:	d10a      	bne.n	80063e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063d6:	4b1a      	ldr	r3, [pc, #104]	@ (8006440 <prvAddCurrentTaskToDelayedList+0x94>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3304      	adds	r3, #4
 80063dc:	4619      	mov	r1, r3
 80063de:	4819      	ldr	r0, [pc, #100]	@ (8006444 <prvAddCurrentTaskToDelayedList+0x98>)
 80063e0:	f7fe fbab 	bl	8004b3a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80063e4:	e026      	b.n	8006434 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4413      	add	r3, r2
 80063ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80063ee:	4b14      	ldr	r3, [pc, #80]	@ (8006440 <prvAddCurrentTaskToDelayedList+0x94>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d209      	bcs.n	8006412 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063fe:	4b12      	ldr	r3, [pc, #72]	@ (8006448 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	4b0f      	ldr	r3, [pc, #60]	@ (8006440 <prvAddCurrentTaskToDelayedList+0x94>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3304      	adds	r3, #4
 8006408:	4619      	mov	r1, r3
 800640a:	4610      	mov	r0, r2
 800640c:	f7fe fbb9 	bl	8004b82 <vListInsert>
}
 8006410:	e010      	b.n	8006434 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006412:	4b0e      	ldr	r3, [pc, #56]	@ (800644c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	4b0a      	ldr	r3, [pc, #40]	@ (8006440 <prvAddCurrentTaskToDelayedList+0x94>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	3304      	adds	r3, #4
 800641c:	4619      	mov	r1, r3
 800641e:	4610      	mov	r0, r2
 8006420:	f7fe fbaf 	bl	8004b82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	429a      	cmp	r2, r3
 800642c:	d202      	bcs.n	8006434 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800642e:	4a08      	ldr	r2, [pc, #32]	@ (8006450 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	6013      	str	r3, [r2, #0]
}
 8006434:	bf00      	nop
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	20000e08 	.word	0x20000e08
 8006440:	20000930 	.word	0x20000930
 8006444:	20000df0 	.word	0x20000df0
 8006448:	20000dc0 	.word	0x20000dc0
 800644c:	20000dbc 	.word	0x20000dbc
 8006450:	20000e24 	.word	0x20000e24

08006454 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	@ 0x28
 8006458:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800645e:	f000 fb13 	bl	8006a88 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006462:	4b1d      	ldr	r3, [pc, #116]	@ (80064d8 <xTimerCreateTimerTask+0x84>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d021      	beq.n	80064ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006472:	1d3a      	adds	r2, r7, #4
 8006474:	f107 0108 	add.w	r1, r7, #8
 8006478:	f107 030c 	add.w	r3, r7, #12
 800647c:	4618      	mov	r0, r3
 800647e:	f7fe fb15 	bl	8004aac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	9202      	str	r2, [sp, #8]
 800648a:	9301      	str	r3, [sp, #4]
 800648c:	2302      	movs	r3, #2
 800648e:	9300      	str	r3, [sp, #0]
 8006490:	2300      	movs	r3, #0
 8006492:	460a      	mov	r2, r1
 8006494:	4911      	ldr	r1, [pc, #68]	@ (80064dc <xTimerCreateTimerTask+0x88>)
 8006496:	4812      	ldr	r0, [pc, #72]	@ (80064e0 <xTimerCreateTimerTask+0x8c>)
 8006498:	f7ff f8d0 	bl	800563c <xTaskCreateStatic>
 800649c:	4603      	mov	r3, r0
 800649e:	4a11      	ldr	r2, [pc, #68]	@ (80064e4 <xTimerCreateTimerTask+0x90>)
 80064a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80064a2:	4b10      	ldr	r3, [pc, #64]	@ (80064e4 <xTimerCreateTimerTask+0x90>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d001      	beq.n	80064ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80064aa:	2301      	movs	r3, #1
 80064ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10b      	bne.n	80064cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	613b      	str	r3, [r7, #16]
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80064cc:	697b      	ldr	r3, [r7, #20]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3718      	adds	r7, #24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	20000e60 	.word	0x20000e60
 80064dc:	08007f9c 	.word	0x08007f9c
 80064e0:	08006621 	.word	0x08006621
 80064e4:	20000e64 	.word	0x20000e64

080064e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08a      	sub	sp, #40	@ 0x28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80064f6:	2300      	movs	r3, #0
 80064f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10b      	bne.n	8006518 <xTimerGenericCommand+0x30>
	__asm volatile
 8006500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	623b      	str	r3, [r7, #32]
}
 8006512:	bf00      	nop
 8006514:	bf00      	nop
 8006516:	e7fd      	b.n	8006514 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006518:	4b19      	ldr	r3, [pc, #100]	@ (8006580 <xTimerGenericCommand+0x98>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d02a      	beq.n	8006576 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	2b05      	cmp	r3, #5
 8006530:	dc18      	bgt.n	8006564 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006532:	f7ff fead 	bl	8006290 <xTaskGetSchedulerState>
 8006536:	4603      	mov	r3, r0
 8006538:	2b02      	cmp	r3, #2
 800653a:	d109      	bne.n	8006550 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800653c:	4b10      	ldr	r3, [pc, #64]	@ (8006580 <xTimerGenericCommand+0x98>)
 800653e:	6818      	ldr	r0, [r3, #0]
 8006540:	f107 0110 	add.w	r1, r7, #16
 8006544:	2300      	movs	r3, #0
 8006546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006548:	f7fe fc88 	bl	8004e5c <xQueueGenericSend>
 800654c:	6278      	str	r0, [r7, #36]	@ 0x24
 800654e:	e012      	b.n	8006576 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006550:	4b0b      	ldr	r3, [pc, #44]	@ (8006580 <xTimerGenericCommand+0x98>)
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	f107 0110 	add.w	r1, r7, #16
 8006558:	2300      	movs	r3, #0
 800655a:	2200      	movs	r2, #0
 800655c:	f7fe fc7e 	bl	8004e5c <xQueueGenericSend>
 8006560:	6278      	str	r0, [r7, #36]	@ 0x24
 8006562:	e008      	b.n	8006576 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006564:	4b06      	ldr	r3, [pc, #24]	@ (8006580 <xTimerGenericCommand+0x98>)
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	f107 0110 	add.w	r1, r7, #16
 800656c:	2300      	movs	r3, #0
 800656e:	683a      	ldr	r2, [r7, #0]
 8006570:	f7fe fd76 	bl	8005060 <xQueueGenericSendFromISR>
 8006574:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006578:	4618      	mov	r0, r3
 800657a:	3728      	adds	r7, #40	@ 0x28
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	20000e60 	.word	0x20000e60

08006584 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b088      	sub	sp, #32
 8006588:	af02      	add	r7, sp, #8
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800658e:	4b23      	ldr	r3, [pc, #140]	@ (800661c <prvProcessExpiredTimer+0x98>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	3304      	adds	r3, #4
 800659c:	4618      	mov	r0, r3
 800659e:	f7fe fb29 	bl	8004bf4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d023      	beq.n	80065f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	699a      	ldr	r2, [r3, #24]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	18d1      	adds	r1, r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	6978      	ldr	r0, [r7, #20]
 80065be:	f000 f8d5 	bl	800676c <prvInsertTimerInActiveList>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d020      	beq.n	800660a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065c8:	2300      	movs	r3, #0
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	2300      	movs	r3, #0
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	2100      	movs	r1, #0
 80065d2:	6978      	ldr	r0, [r7, #20]
 80065d4:	f7ff ff88 	bl	80064e8 <xTimerGenericCommand>
 80065d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d114      	bne.n	800660a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	60fb      	str	r3, [r7, #12]
}
 80065f2:	bf00      	nop
 80065f4:	bf00      	nop
 80065f6:	e7fd      	b.n	80065f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065fe:	f023 0301 	bic.w	r3, r3, #1
 8006602:	b2da      	uxtb	r2, r3
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	6978      	ldr	r0, [r7, #20]
 8006610:	4798      	blx	r3
}
 8006612:	bf00      	nop
 8006614:	3718      	adds	r7, #24
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	20000e58 	.word	0x20000e58

08006620 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006628:	f107 0308 	add.w	r3, r7, #8
 800662c:	4618      	mov	r0, r3
 800662e:	f000 f859 	bl	80066e4 <prvGetNextExpireTime>
 8006632:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	4619      	mov	r1, r3
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f805 	bl	8006648 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800663e:	f000 f8d7 	bl	80067f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006642:	bf00      	nop
 8006644:	e7f0      	b.n	8006628 <prvTimerTask+0x8>
	...

08006648 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006652:	f7ff fa37 	bl	8005ac4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006656:	f107 0308 	add.w	r3, r7, #8
 800665a:	4618      	mov	r0, r3
 800665c:	f000 f866 	bl	800672c <prvSampleTimeNow>
 8006660:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d130      	bne.n	80066ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10a      	bne.n	8006684 <prvProcessTimerOrBlockTask+0x3c>
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	429a      	cmp	r2, r3
 8006674:	d806      	bhi.n	8006684 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006676:	f7ff fa33 	bl	8005ae0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800667a:	68f9      	ldr	r1, [r7, #12]
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f7ff ff81 	bl	8006584 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006682:	e024      	b.n	80066ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d008      	beq.n	800669c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800668a:	4b13      	ldr	r3, [pc, #76]	@ (80066d8 <prvProcessTimerOrBlockTask+0x90>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <prvProcessTimerOrBlockTask+0x50>
 8006694:	2301      	movs	r3, #1
 8006696:	e000      	b.n	800669a <prvProcessTimerOrBlockTask+0x52>
 8006698:	2300      	movs	r3, #0
 800669a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800669c:	4b0f      	ldr	r3, [pc, #60]	@ (80066dc <prvProcessTimerOrBlockTask+0x94>)
 800669e:	6818      	ldr	r0, [r3, #0]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	4619      	mov	r1, r3
 80066aa:	f7fe ff93 	bl	80055d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80066ae:	f7ff fa17 	bl	8005ae0 <xTaskResumeAll>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10a      	bne.n	80066ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80066b8:	4b09      	ldr	r3, [pc, #36]	@ (80066e0 <prvProcessTimerOrBlockTask+0x98>)
 80066ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066be:	601a      	str	r2, [r3, #0]
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	f3bf 8f6f 	isb	sy
}
 80066c8:	e001      	b.n	80066ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80066ca:	f7ff fa09 	bl	8005ae0 <xTaskResumeAll>
}
 80066ce:	bf00      	nop
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20000e5c 	.word	0x20000e5c
 80066dc:	20000e60 	.word	0x20000e60
 80066e0:	e000ed04 	.word	0xe000ed04

080066e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80066ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006728 <prvGetNextExpireTime+0x44>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <prvGetNextExpireTime+0x16>
 80066f6:	2201      	movs	r2, #1
 80066f8:	e000      	b.n	80066fc <prvGetNextExpireTime+0x18>
 80066fa:	2200      	movs	r2, #0
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d105      	bne.n	8006714 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006708:	4b07      	ldr	r3, [pc, #28]	@ (8006728 <prvGetNextExpireTime+0x44>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	e001      	b.n	8006718 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006718:	68fb      	ldr	r3, [r7, #12]
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	20000e58 	.word	0x20000e58

0800672c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006734:	f7ff fa72 	bl	8005c1c <xTaskGetTickCount>
 8006738:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800673a:	4b0b      	ldr	r3, [pc, #44]	@ (8006768 <prvSampleTimeNow+0x3c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	429a      	cmp	r2, r3
 8006742:	d205      	bcs.n	8006750 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006744:	f000 f93a 	bl	80069bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	e002      	b.n	8006756 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006756:	4a04      	ldr	r2, [pc, #16]	@ (8006768 <prvSampleTimeNow+0x3c>)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800675c:	68fb      	ldr	r3, [r7, #12]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	20000e68 	.word	0x20000e68

0800676c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
 8006778:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800677a:	2300      	movs	r3, #0
 800677c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	68ba      	ldr	r2, [r7, #8]
 8006782:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	429a      	cmp	r2, r3
 8006790:	d812      	bhi.n	80067b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	1ad2      	subs	r2, r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	699b      	ldr	r3, [r3, #24]
 800679c:	429a      	cmp	r2, r3
 800679e:	d302      	bcc.n	80067a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80067a0:	2301      	movs	r3, #1
 80067a2:	617b      	str	r3, [r7, #20]
 80067a4:	e01b      	b.n	80067de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80067a6:	4b10      	ldr	r3, [pc, #64]	@ (80067e8 <prvInsertTimerInActiveList+0x7c>)
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	3304      	adds	r3, #4
 80067ae:	4619      	mov	r1, r3
 80067b0:	4610      	mov	r0, r2
 80067b2:	f7fe f9e6 	bl	8004b82 <vListInsert>
 80067b6:	e012      	b.n	80067de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d206      	bcs.n	80067ce <prvInsertTimerInActiveList+0x62>
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d302      	bcc.n	80067ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80067c8:	2301      	movs	r3, #1
 80067ca:	617b      	str	r3, [r7, #20]
 80067cc:	e007      	b.n	80067de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067ce:	4b07      	ldr	r3, [pc, #28]	@ (80067ec <prvInsertTimerInActiveList+0x80>)
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3304      	adds	r3, #4
 80067d6:	4619      	mov	r1, r3
 80067d8:	4610      	mov	r0, r2
 80067da:	f7fe f9d2 	bl	8004b82 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80067de:	697b      	ldr	r3, [r7, #20]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3718      	adds	r7, #24
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000e5c 	.word	0x20000e5c
 80067ec:	20000e58 	.word	0x20000e58

080067f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b08e      	sub	sp, #56	@ 0x38
 80067f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067f6:	e0ce      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	da19      	bge.n	8006832 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80067fe:	1d3b      	adds	r3, r7, #4
 8006800:	3304      	adds	r3, #4
 8006802:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10b      	bne.n	8006822 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	61fb      	str	r3, [r7, #28]
}
 800681c:	bf00      	nop
 800681e:	bf00      	nop
 8006820:	e7fd      	b.n	800681e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006828:	6850      	ldr	r0, [r2, #4]
 800682a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800682c:	6892      	ldr	r2, [r2, #8]
 800682e:	4611      	mov	r1, r2
 8006830:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	f2c0 80ae 	blt.w	8006996 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800683e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d004      	beq.n	8006850 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006848:	3304      	adds	r3, #4
 800684a:	4618      	mov	r0, r3
 800684c:	f7fe f9d2 	bl	8004bf4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006850:	463b      	mov	r3, r7
 8006852:	4618      	mov	r0, r3
 8006854:	f7ff ff6a 	bl	800672c <prvSampleTimeNow>
 8006858:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b09      	cmp	r3, #9
 800685e:	f200 8097 	bhi.w	8006990 <prvProcessReceivedCommands+0x1a0>
 8006862:	a201      	add	r2, pc, #4	@ (adr r2, 8006868 <prvProcessReceivedCommands+0x78>)
 8006864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006868:	08006891 	.word	0x08006891
 800686c:	08006891 	.word	0x08006891
 8006870:	08006891 	.word	0x08006891
 8006874:	08006907 	.word	0x08006907
 8006878:	0800691b 	.word	0x0800691b
 800687c:	08006967 	.word	0x08006967
 8006880:	08006891 	.word	0x08006891
 8006884:	08006891 	.word	0x08006891
 8006888:	08006907 	.word	0x08006907
 800688c:	0800691b 	.word	0x0800691b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006892:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006896:	f043 0301 	orr.w	r3, r3, #1
 800689a:	b2da      	uxtb	r2, r3
 800689c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	18d1      	adds	r1, r2, r3
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068b0:	f7ff ff5c 	bl	800676c <prvInsertTimerInActiveList>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d06c      	beq.n	8006994 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d061      	beq.n	8006994 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	441a      	add	r2, r3
 80068d8:	2300      	movs	r3, #0
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	2300      	movs	r3, #0
 80068de:	2100      	movs	r1, #0
 80068e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068e2:	f7ff fe01 	bl	80064e8 <xTimerGenericCommand>
 80068e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d152      	bne.n	8006994 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80068ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f2:	f383 8811 	msr	BASEPRI, r3
 80068f6:	f3bf 8f6f 	isb	sy
 80068fa:	f3bf 8f4f 	dsb	sy
 80068fe:	61bb      	str	r3, [r7, #24]
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	e7fd      	b.n	8006902 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006908:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800690c:	f023 0301 	bic.w	r3, r3, #1
 8006910:	b2da      	uxtb	r2, r3
 8006912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006914:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006918:	e03d      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006920:	f043 0301 	orr.w	r3, r3, #1
 8006924:	b2da      	uxtb	r2, r3
 8006926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006928:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006930:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10b      	bne.n	8006952 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800693a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	617b      	str	r3, [r7, #20]
}
 800694c:	bf00      	nop
 800694e:	bf00      	nop
 8006950:	e7fd      	b.n	800694e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006954:	699a      	ldr	r2, [r3, #24]
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	18d1      	adds	r1, r2, r3
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800695e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006960:	f7ff ff04 	bl	800676c <prvInsertTimerInActiveList>
					break;
 8006964:	e017      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d103      	bne.n	800697c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006974:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006976:	f000 fbe7 	bl	8007148 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800697a:	e00c      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800697c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006982:	f023 0301 	bic.w	r3, r3, #1
 8006986:	b2da      	uxtb	r2, r3
 8006988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800698e:	e002      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006990:	bf00      	nop
 8006992:	e000      	b.n	8006996 <prvProcessReceivedCommands+0x1a6>
					break;
 8006994:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006996:	4b08      	ldr	r3, [pc, #32]	@ (80069b8 <prvProcessReceivedCommands+0x1c8>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	1d39      	adds	r1, r7, #4
 800699c:	2200      	movs	r2, #0
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fe fbfc 	bl	800519c <xQueueReceive>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f47f af26 	bne.w	80067f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	3730      	adds	r7, #48	@ 0x30
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	20000e60 	.word	0x20000e60

080069bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b088      	sub	sp, #32
 80069c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069c2:	e049      	b.n	8006a58 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069c4:	4b2e      	ldr	r3, [pc, #184]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ce:	4b2c      	ldr	r3, [pc, #176]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	3304      	adds	r3, #4
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fe f909 	bl	8004bf4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069f0:	f003 0304 	and.w	r3, r3, #4
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d02f      	beq.n	8006a58 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	4413      	add	r3, r2
 8006a00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d90e      	bls.n	8006a28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a16:	4b1a      	ldr	r3, [pc, #104]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3304      	adds	r3, #4
 8006a1e:	4619      	mov	r1, r3
 8006a20:	4610      	mov	r0, r2
 8006a22:	f7fe f8ae 	bl	8004b82 <vListInsert>
 8006a26:	e017      	b.n	8006a58 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a28:	2300      	movs	r3, #0
 8006a2a:	9300      	str	r3, [sp, #0]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	2100      	movs	r1, #0
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f7ff fd58 	bl	80064e8 <xTimerGenericCommand>
 8006a38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10b      	bne.n	8006a58 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a44:	f383 8811 	msr	BASEPRI, r3
 8006a48:	f3bf 8f6f 	isb	sy
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	603b      	str	r3, [r7, #0]
}
 8006a52:	bf00      	nop
 8006a54:	bf00      	nop
 8006a56:	e7fd      	b.n	8006a54 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a58:	4b09      	ldr	r3, [pc, #36]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1b0      	bne.n	80069c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006a62:	4b07      	ldr	r3, [pc, #28]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006a68:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <prvSwitchTimerLists+0xc8>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a04      	ldr	r2, [pc, #16]	@ (8006a80 <prvSwitchTimerLists+0xc4>)
 8006a6e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006a70:	4a04      	ldr	r2, [pc, #16]	@ (8006a84 <prvSwitchTimerLists+0xc8>)
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	6013      	str	r3, [r2, #0]
}
 8006a76:	bf00      	nop
 8006a78:	3718      	adds	r7, #24
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	20000e58 	.word	0x20000e58
 8006a84:	20000e5c 	.word	0x20000e5c

08006a88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a8e:	f000 f96b 	bl	8006d68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a92:	4b15      	ldr	r3, [pc, #84]	@ (8006ae8 <prvCheckForValidListAndQueue+0x60>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d120      	bne.n	8006adc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a9a:	4814      	ldr	r0, [pc, #80]	@ (8006aec <prvCheckForValidListAndQueue+0x64>)
 8006a9c:	f7fe f820 	bl	8004ae0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006aa0:	4813      	ldr	r0, [pc, #76]	@ (8006af0 <prvCheckForValidListAndQueue+0x68>)
 8006aa2:	f7fe f81d 	bl	8004ae0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006aa6:	4b13      	ldr	r3, [pc, #76]	@ (8006af4 <prvCheckForValidListAndQueue+0x6c>)
 8006aa8:	4a10      	ldr	r2, [pc, #64]	@ (8006aec <prvCheckForValidListAndQueue+0x64>)
 8006aaa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006aac:	4b12      	ldr	r3, [pc, #72]	@ (8006af8 <prvCheckForValidListAndQueue+0x70>)
 8006aae:	4a10      	ldr	r2, [pc, #64]	@ (8006af0 <prvCheckForValidListAndQueue+0x68>)
 8006ab0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	9300      	str	r3, [sp, #0]
 8006ab6:	4b11      	ldr	r3, [pc, #68]	@ (8006afc <prvCheckForValidListAndQueue+0x74>)
 8006ab8:	4a11      	ldr	r2, [pc, #68]	@ (8006b00 <prvCheckForValidListAndQueue+0x78>)
 8006aba:	2110      	movs	r1, #16
 8006abc:	200a      	movs	r0, #10
 8006abe:	f7fe f92d 	bl	8004d1c <xQueueGenericCreateStatic>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	4a08      	ldr	r2, [pc, #32]	@ (8006ae8 <prvCheckForValidListAndQueue+0x60>)
 8006ac6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ac8:	4b07      	ldr	r3, [pc, #28]	@ (8006ae8 <prvCheckForValidListAndQueue+0x60>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d005      	beq.n	8006adc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ad0:	4b05      	ldr	r3, [pc, #20]	@ (8006ae8 <prvCheckForValidListAndQueue+0x60>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	490b      	ldr	r1, [pc, #44]	@ (8006b04 <prvCheckForValidListAndQueue+0x7c>)
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7fe fd52 	bl	8005580 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006adc:	f000 f976 	bl	8006dcc <vPortExitCritical>
}
 8006ae0:	bf00      	nop
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	20000e60 	.word	0x20000e60
 8006aec:	20000e30 	.word	0x20000e30
 8006af0:	20000e44 	.word	0x20000e44
 8006af4:	20000e58 	.word	0x20000e58
 8006af8:	20000e5c 	.word	0x20000e5c
 8006afc:	20000f0c 	.word	0x20000f0c
 8006b00:	20000e6c 	.word	0x20000e6c
 8006b04:	08007fa4 	.word	0x08007fa4

08006b08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b085      	sub	sp, #20
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	3b04      	subs	r3, #4
 8006b18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	3b04      	subs	r3, #4
 8006b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	f023 0201 	bic.w	r2, r3, #1
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3b04      	subs	r3, #4
 8006b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006b38:	4a0c      	ldr	r2, [pc, #48]	@ (8006b6c <pxPortInitialiseStack+0x64>)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	3b14      	subs	r3, #20
 8006b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	3b04      	subs	r3, #4
 8006b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f06f 0202 	mvn.w	r2, #2
 8006b56:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	3b20      	subs	r3, #32
 8006b5c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	08006b71 	.word	0x08006b71

08006b70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006b76:	2300      	movs	r3, #0
 8006b78:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006b7a:	4b13      	ldr	r3, [pc, #76]	@ (8006bc8 <prvTaskExitError+0x58>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b82:	d00b      	beq.n	8006b9c <prvTaskExitError+0x2c>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	60fb      	str	r3, [r7, #12]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <prvTaskExitError+0x28>
	__asm volatile
 8006b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba0:	f383 8811 	msr	BASEPRI, r3
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	60bb      	str	r3, [r7, #8]
}
 8006bae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006bb0:	bf00      	nop
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0fc      	beq.n	8006bb2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	3714      	adds	r7, #20
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	2000000c 	.word	0x2000000c
 8006bcc:	00000000 	.word	0x00000000

08006bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006bd0:	4b07      	ldr	r3, [pc, #28]	@ (8006bf0 <pxCurrentTCBConst2>)
 8006bd2:	6819      	ldr	r1, [r3, #0]
 8006bd4:	6808      	ldr	r0, [r1, #0]
 8006bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bda:	f380 8809 	msr	PSP, r0
 8006bde:	f3bf 8f6f 	isb	sy
 8006be2:	f04f 0000 	mov.w	r0, #0
 8006be6:	f380 8811 	msr	BASEPRI, r0
 8006bea:	4770      	bx	lr
 8006bec:	f3af 8000 	nop.w

08006bf0 <pxCurrentTCBConst2>:
 8006bf0:	20000930 	.word	0x20000930
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006bf4:	bf00      	nop
 8006bf6:	bf00      	nop

08006bf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006bf8:	4808      	ldr	r0, [pc, #32]	@ (8006c1c <prvPortStartFirstTask+0x24>)
 8006bfa:	6800      	ldr	r0, [r0, #0]
 8006bfc:	6800      	ldr	r0, [r0, #0]
 8006bfe:	f380 8808 	msr	MSP, r0
 8006c02:	f04f 0000 	mov.w	r0, #0
 8006c06:	f380 8814 	msr	CONTROL, r0
 8006c0a:	b662      	cpsie	i
 8006c0c:	b661      	cpsie	f
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	df00      	svc	0
 8006c18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006c1a:	bf00      	nop
 8006c1c:	e000ed08 	.word	0xe000ed08

08006c20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b086      	sub	sp, #24
 8006c24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006c26:	4b47      	ldr	r3, [pc, #284]	@ (8006d44 <xPortStartScheduler+0x124>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a47      	ldr	r2, [pc, #284]	@ (8006d48 <xPortStartScheduler+0x128>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d10b      	bne.n	8006c48 <xPortStartScheduler+0x28>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	60fb      	str	r3, [r7, #12]
}
 8006c42:	bf00      	nop
 8006c44:	bf00      	nop
 8006c46:	e7fd      	b.n	8006c44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006c48:	4b3e      	ldr	r3, [pc, #248]	@ (8006d44 <xPortStartScheduler+0x124>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a3f      	ldr	r2, [pc, #252]	@ (8006d4c <xPortStartScheduler+0x12c>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d10b      	bne.n	8006c6a <xPortStartScheduler+0x4a>
	__asm volatile
 8006c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c56:	f383 8811 	msr	BASEPRI, r3
 8006c5a:	f3bf 8f6f 	isb	sy
 8006c5e:	f3bf 8f4f 	dsb	sy
 8006c62:	613b      	str	r3, [r7, #16]
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop
 8006c68:	e7fd      	b.n	8006c66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006c6a:	4b39      	ldr	r3, [pc, #228]	@ (8006d50 <xPortStartScheduler+0x130>)
 8006c6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	22ff      	movs	r2, #255	@ 0xff
 8006c7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006c84:	78fb      	ldrb	r3, [r7, #3]
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	4b31      	ldr	r3, [pc, #196]	@ (8006d54 <xPortStartScheduler+0x134>)
 8006c90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006c92:	4b31      	ldr	r3, [pc, #196]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006c94:	2207      	movs	r2, #7
 8006c96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c98:	e009      	b.n	8006cae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	4a2d      	ldr	r2, [pc, #180]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006ca2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ca4:	78fb      	ldrb	r3, [r7, #3]
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	005b      	lsls	r3, r3, #1
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006cae:	78fb      	ldrb	r3, [r7, #3]
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cb6:	2b80      	cmp	r3, #128	@ 0x80
 8006cb8:	d0ef      	beq.n	8006c9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006cba:	4b27      	ldr	r3, [pc, #156]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f1c3 0307 	rsb	r3, r3, #7
 8006cc2:	2b04      	cmp	r3, #4
 8006cc4:	d00b      	beq.n	8006cde <xPortStartScheduler+0xbe>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	60bb      	str	r3, [r7, #8]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006cde:	4b1e      	ldr	r3, [pc, #120]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	021b      	lsls	r3, r3, #8
 8006ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006ce6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cf0:	4a19      	ldr	r2, [pc, #100]	@ (8006d58 <xPortStartScheduler+0x138>)
 8006cf2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	b2da      	uxtb	r2, r3
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006cfc:	4b17      	ldr	r3, [pc, #92]	@ (8006d5c <xPortStartScheduler+0x13c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a16      	ldr	r2, [pc, #88]	@ (8006d5c <xPortStartScheduler+0x13c>)
 8006d02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006d06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006d08:	4b14      	ldr	r3, [pc, #80]	@ (8006d5c <xPortStartScheduler+0x13c>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a13      	ldr	r2, [pc, #76]	@ (8006d5c <xPortStartScheduler+0x13c>)
 8006d0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006d12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006d14:	f000 f8da 	bl	8006ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006d18:	4b11      	ldr	r3, [pc, #68]	@ (8006d60 <xPortStartScheduler+0x140>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006d1e:	f000 f8f9 	bl	8006f14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006d22:	4b10      	ldr	r3, [pc, #64]	@ (8006d64 <xPortStartScheduler+0x144>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a0f      	ldr	r2, [pc, #60]	@ (8006d64 <xPortStartScheduler+0x144>)
 8006d28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006d2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006d2e:	f7ff ff63 	bl	8006bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006d32:	f7ff f83d 	bl	8005db0 <vTaskSwitchContext>
	prvTaskExitError();
 8006d36:	f7ff ff1b 	bl	8006b70 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	e000ed00 	.word	0xe000ed00
 8006d48:	410fc271 	.word	0x410fc271
 8006d4c:	410fc270 	.word	0x410fc270
 8006d50:	e000e400 	.word	0xe000e400
 8006d54:	20000f5c 	.word	0x20000f5c
 8006d58:	20000f60 	.word	0x20000f60
 8006d5c:	e000ed20 	.word	0xe000ed20
 8006d60:	2000000c 	.word	0x2000000c
 8006d64:	e000ef34 	.word	0xe000ef34

08006d68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	607b      	str	r3, [r7, #4]
}
 8006d80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006d82:	4b10      	ldr	r3, [pc, #64]	@ (8006dc4 <vPortEnterCritical+0x5c>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	3301      	adds	r3, #1
 8006d88:	4a0e      	ldr	r2, [pc, #56]	@ (8006dc4 <vPortEnterCritical+0x5c>)
 8006d8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc4 <vPortEnterCritical+0x5c>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d110      	bne.n	8006db6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d94:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc8 <vPortEnterCritical+0x60>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00b      	beq.n	8006db6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	603b      	str	r3, [r7, #0]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <vPortEnterCritical+0x4a>
	}
}
 8006db6:	bf00      	nop
 8006db8:	370c      	adds	r7, #12
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	2000000c 	.word	0x2000000c
 8006dc8:	e000ed04 	.word	0xe000ed04

08006dcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006dd2:	4b12      	ldr	r3, [pc, #72]	@ (8006e1c <vPortExitCritical+0x50>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10b      	bne.n	8006df2 <vPortExitCritical+0x26>
	__asm volatile
 8006dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dde:	f383 8811 	msr	BASEPRI, r3
 8006de2:	f3bf 8f6f 	isb	sy
 8006de6:	f3bf 8f4f 	dsb	sy
 8006dea:	607b      	str	r3, [r7, #4]
}
 8006dec:	bf00      	nop
 8006dee:	bf00      	nop
 8006df0:	e7fd      	b.n	8006dee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006df2:	4b0a      	ldr	r3, [pc, #40]	@ (8006e1c <vPortExitCritical+0x50>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3b01      	subs	r3, #1
 8006df8:	4a08      	ldr	r2, [pc, #32]	@ (8006e1c <vPortExitCritical+0x50>)
 8006dfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006dfc:	4b07      	ldr	r3, [pc, #28]	@ (8006e1c <vPortExitCritical+0x50>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d105      	bne.n	8006e10 <vPortExitCritical+0x44>
 8006e04:	2300      	movs	r3, #0
 8006e06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	f383 8811 	msr	BASEPRI, r3
}
 8006e0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	2000000c 	.word	0x2000000c

08006e20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006e20:	f3ef 8009 	mrs	r0, PSP
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	4b15      	ldr	r3, [pc, #84]	@ (8006e80 <pxCurrentTCBConst>)
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	f01e 0f10 	tst.w	lr, #16
 8006e30:	bf08      	it	eq
 8006e32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006e36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3a:	6010      	str	r0, [r2, #0]
 8006e3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006e44:	f380 8811 	msr	BASEPRI, r0
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	f7fe ffae 	bl	8005db0 <vTaskSwitchContext>
 8006e54:	f04f 0000 	mov.w	r0, #0
 8006e58:	f380 8811 	msr	BASEPRI, r0
 8006e5c:	bc09      	pop	{r0, r3}
 8006e5e:	6819      	ldr	r1, [r3, #0]
 8006e60:	6808      	ldr	r0, [r1, #0]
 8006e62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e66:	f01e 0f10 	tst.w	lr, #16
 8006e6a:	bf08      	it	eq
 8006e6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006e70:	f380 8809 	msr	PSP, r0
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	f3af 8000 	nop.w

08006e80 <pxCurrentTCBConst>:
 8006e80:	20000930 	.word	0x20000930
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop

08006e88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e92:	f383 8811 	msr	BASEPRI, r3
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	f3bf 8f4f 	dsb	sy
 8006e9e:	607b      	str	r3, [r7, #4]
}
 8006ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ea2:	f7fe fecb 	bl	8005c3c <xTaskIncrementTick>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006eac:	4b06      	ldr	r3, [pc, #24]	@ (8006ec8 <xPortSysTickHandler+0x40>)
 8006eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eb2:	601a      	str	r2, [r3, #0]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	f383 8811 	msr	BASEPRI, r3
}
 8006ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ec0:	bf00      	nop
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	e000ed04 	.word	0xe000ed04

08006ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006ecc:	b480      	push	{r7}
 8006ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8006f00 <vPortSetupTimerInterrupt+0x34>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <vPortSetupTimerInterrupt+0x38>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006edc:	4b0a      	ldr	r3, [pc, #40]	@ (8006f08 <vPortSetupTimerInterrupt+0x3c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8006f0c <vPortSetupTimerInterrupt+0x40>)
 8006ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ee6:	099b      	lsrs	r3, r3, #6
 8006ee8:	4a09      	ldr	r2, [pc, #36]	@ (8006f10 <vPortSetupTimerInterrupt+0x44>)
 8006eea:	3b01      	subs	r3, #1
 8006eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006eee:	4b04      	ldr	r3, [pc, #16]	@ (8006f00 <vPortSetupTimerInterrupt+0x34>)
 8006ef0:	2207      	movs	r2, #7
 8006ef2:	601a      	str	r2, [r3, #0]
}
 8006ef4:	bf00      	nop
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	e000e010 	.word	0xe000e010
 8006f04:	e000e018 	.word	0xe000e018
 8006f08:	20000000 	.word	0x20000000
 8006f0c:	10624dd3 	.word	0x10624dd3
 8006f10:	e000e014 	.word	0xe000e014

08006f14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006f14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006f24 <vPortEnableVFP+0x10>
 8006f18:	6801      	ldr	r1, [r0, #0]
 8006f1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006f1e:	6001      	str	r1, [r0, #0]
 8006f20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006f22:	bf00      	nop
 8006f24:	e000ed88 	.word	0xe000ed88

08006f28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006f2e:	f3ef 8305 	mrs	r3, IPSR
 8006f32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2b0f      	cmp	r3, #15
 8006f38:	d915      	bls.n	8006f66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006f3a:	4a18      	ldr	r2, [pc, #96]	@ (8006f9c <vPortValidateInterruptPriority+0x74>)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	4413      	add	r3, r2
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f44:	4b16      	ldr	r3, [pc, #88]	@ (8006fa0 <vPortValidateInterruptPriority+0x78>)
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	7afa      	ldrb	r2, [r7, #11]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d20b      	bcs.n	8006f66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f52:	f383 8811 	msr	BASEPRI, r3
 8006f56:	f3bf 8f6f 	isb	sy
 8006f5a:	f3bf 8f4f 	dsb	sy
 8006f5e:	607b      	str	r3, [r7, #4]
}
 8006f60:	bf00      	nop
 8006f62:	bf00      	nop
 8006f64:	e7fd      	b.n	8006f62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f66:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa4 <vPortValidateInterruptPriority+0x7c>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa8 <vPortValidateInterruptPriority+0x80>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d90b      	bls.n	8006f8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7a:	f383 8811 	msr	BASEPRI, r3
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	603b      	str	r3, [r7, #0]
}
 8006f88:	bf00      	nop
 8006f8a:	bf00      	nop
 8006f8c:	e7fd      	b.n	8006f8a <vPortValidateInterruptPriority+0x62>
	}
 8006f8e:	bf00      	nop
 8006f90:	3714      	adds	r7, #20
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	e000e3f0 	.word	0xe000e3f0
 8006fa0:	20000f5c 	.word	0x20000f5c
 8006fa4:	e000ed0c 	.word	0xe000ed0c
 8006fa8:	20000f60 	.word	0x20000f60

08006fac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b08a      	sub	sp, #40	@ 0x28
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006fb8:	f7fe fd84 	bl	8005ac4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006fbc:	4b5c      	ldr	r3, [pc, #368]	@ (8007130 <pvPortMalloc+0x184>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d101      	bne.n	8006fc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006fc4:	f000 f924 	bl	8007210 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006fc8:	4b5a      	ldr	r3, [pc, #360]	@ (8007134 <pvPortMalloc+0x188>)
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4013      	ands	r3, r2
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f040 8095 	bne.w	8007100 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01e      	beq.n	800701a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006fdc:	2208      	movs	r2, #8
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d015      	beq.n	800701a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f023 0307 	bic.w	r3, r3, #7
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f003 0307 	and.w	r3, r3, #7
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00b      	beq.n	800701a <pvPortMalloc+0x6e>
	__asm volatile
 8007002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007006:	f383 8811 	msr	BASEPRI, r3
 800700a:	f3bf 8f6f 	isb	sy
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	617b      	str	r3, [r7, #20]
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	e7fd      	b.n	8007016 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d06f      	beq.n	8007100 <pvPortMalloc+0x154>
 8007020:	4b45      	ldr	r3, [pc, #276]	@ (8007138 <pvPortMalloc+0x18c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	429a      	cmp	r2, r3
 8007028:	d86a      	bhi.n	8007100 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800702a:	4b44      	ldr	r3, [pc, #272]	@ (800713c <pvPortMalloc+0x190>)
 800702c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800702e:	4b43      	ldr	r3, [pc, #268]	@ (800713c <pvPortMalloc+0x190>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007034:	e004      	b.n	8007040 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007038:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	429a      	cmp	r2, r3
 8007048:	d903      	bls.n	8007052 <pvPortMalloc+0xa6>
 800704a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1f1      	bne.n	8007036 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007052:	4b37      	ldr	r3, [pc, #220]	@ (8007130 <pvPortMalloc+0x184>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007058:	429a      	cmp	r2, r3
 800705a:	d051      	beq.n	8007100 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2208      	movs	r2, #8
 8007062:	4413      	add	r3, r2
 8007064:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	6a3b      	ldr	r3, [r7, #32]
 800706c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	1ad2      	subs	r2, r2, r3
 8007076:	2308      	movs	r3, #8
 8007078:	005b      	lsls	r3, r3, #1
 800707a:	429a      	cmp	r2, r3
 800707c:	d920      	bls.n	80070c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800707e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4413      	add	r3, r2
 8007084:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	f003 0307 	and.w	r3, r3, #7
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00b      	beq.n	80070a8 <pvPortMalloc+0xfc>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	613b      	str	r3, [r7, #16]
}
 80070a2:	bf00      	nop
 80070a4:	bf00      	nop
 80070a6:	e7fd      	b.n	80070a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80070a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070aa:	685a      	ldr	r2, [r3, #4]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	1ad2      	subs	r2, r2, r3
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80070b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80070ba:	69b8      	ldr	r0, [r7, #24]
 80070bc:	f000 f90a 	bl	80072d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80070c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007138 <pvPortMalloc+0x18c>)
 80070c2:	681a      	ldr	r2, [r3, #0]
 80070c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007138 <pvPortMalloc+0x18c>)
 80070cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80070ce:	4b1a      	ldr	r3, [pc, #104]	@ (8007138 <pvPortMalloc+0x18c>)
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007140 <pvPortMalloc+0x194>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d203      	bcs.n	80070e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80070da:	4b17      	ldr	r3, [pc, #92]	@ (8007138 <pvPortMalloc+0x18c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a18      	ldr	r2, [pc, #96]	@ (8007140 <pvPortMalloc+0x194>)
 80070e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	4b13      	ldr	r3, [pc, #76]	@ (8007134 <pvPortMalloc+0x188>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	431a      	orrs	r2, r3
 80070ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f2:	2200      	movs	r2, #0
 80070f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80070f6:	4b13      	ldr	r3, [pc, #76]	@ (8007144 <pvPortMalloc+0x198>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3301      	adds	r3, #1
 80070fc:	4a11      	ldr	r2, [pc, #68]	@ (8007144 <pvPortMalloc+0x198>)
 80070fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007100:	f7fe fcee 	bl	8005ae0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	f003 0307 	and.w	r3, r3, #7
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00b      	beq.n	8007126 <pvPortMalloc+0x17a>
	__asm volatile
 800710e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007112:	f383 8811 	msr	BASEPRI, r3
 8007116:	f3bf 8f6f 	isb	sy
 800711a:	f3bf 8f4f 	dsb	sy
 800711e:	60fb      	str	r3, [r7, #12]
}
 8007120:	bf00      	nop
 8007122:	bf00      	nop
 8007124:	e7fd      	b.n	8007122 <pvPortMalloc+0x176>
	return pvReturn;
 8007126:	69fb      	ldr	r3, [r7, #28]
}
 8007128:	4618      	mov	r0, r3
 800712a:	3728      	adds	r7, #40	@ 0x28
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	20004b6c 	.word	0x20004b6c
 8007134:	20004b80 	.word	0x20004b80
 8007138:	20004b70 	.word	0x20004b70
 800713c:	20004b64 	.word	0x20004b64
 8007140:	20004b74 	.word	0x20004b74
 8007144:	20004b78 	.word	0x20004b78

08007148 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b086      	sub	sp, #24
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d04f      	beq.n	80071fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800715a:	2308      	movs	r3, #8
 800715c:	425b      	negs	r3, r3
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4413      	add	r3, r2
 8007162:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	4b25      	ldr	r3, [pc, #148]	@ (8007204 <vPortFree+0xbc>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4013      	ands	r3, r2
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10b      	bne.n	800718e <vPortFree+0x46>
	__asm volatile
 8007176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717a:	f383 8811 	msr	BASEPRI, r3
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f3bf 8f4f 	dsb	sy
 8007186:	60fb      	str	r3, [r7, #12]
}
 8007188:	bf00      	nop
 800718a:	bf00      	nop
 800718c:	e7fd      	b.n	800718a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <vPortFree+0x66>
	__asm volatile
 8007196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719a:	f383 8811 	msr	BASEPRI, r3
 800719e:	f3bf 8f6f 	isb	sy
 80071a2:	f3bf 8f4f 	dsb	sy
 80071a6:	60bb      	str	r3, [r7, #8]
}
 80071a8:	bf00      	nop
 80071aa:	bf00      	nop
 80071ac:	e7fd      	b.n	80071aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	4b14      	ldr	r3, [pc, #80]	@ (8007204 <vPortFree+0xbc>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4013      	ands	r3, r2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d01e      	beq.n	80071fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d11a      	bne.n	80071fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	685a      	ldr	r2, [r3, #4]
 80071c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007204 <vPortFree+0xbc>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	43db      	mvns	r3, r3
 80071ce:	401a      	ands	r2, r3
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80071d4:	f7fe fc76 	bl	8005ac4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007208 <vPortFree+0xc0>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4413      	add	r3, r2
 80071e2:	4a09      	ldr	r2, [pc, #36]	@ (8007208 <vPortFree+0xc0>)
 80071e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80071e6:	6938      	ldr	r0, [r7, #16]
 80071e8:	f000 f874 	bl	80072d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80071ec:	4b07      	ldr	r3, [pc, #28]	@ (800720c <vPortFree+0xc4>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3301      	adds	r3, #1
 80071f2:	4a06      	ldr	r2, [pc, #24]	@ (800720c <vPortFree+0xc4>)
 80071f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80071f6:	f7fe fc73 	bl	8005ae0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80071fa:	bf00      	nop
 80071fc:	3718      	adds	r7, #24
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	20004b80 	.word	0x20004b80
 8007208:	20004b70 	.word	0x20004b70
 800720c:	20004b7c 	.word	0x20004b7c

08007210 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007216:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800721a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800721c:	4b27      	ldr	r3, [pc, #156]	@ (80072bc <prvHeapInit+0xac>)
 800721e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f003 0307 	and.w	r3, r3, #7
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00c      	beq.n	8007244 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	3307      	adds	r3, #7
 800722e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0307 	bic.w	r3, r3, #7
 8007236:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	4a1f      	ldr	r2, [pc, #124]	@ (80072bc <prvHeapInit+0xac>)
 8007240:	4413      	add	r3, r2
 8007242:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007248:	4a1d      	ldr	r2, [pc, #116]	@ (80072c0 <prvHeapInit+0xb0>)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800724e:	4b1c      	ldr	r3, [pc, #112]	@ (80072c0 <prvHeapInit+0xb0>)
 8007250:	2200      	movs	r2, #0
 8007252:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	4413      	add	r3, r2
 800725a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800725c:	2208      	movs	r2, #8
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	1a9b      	subs	r3, r3, r2
 8007262:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f023 0307 	bic.w	r3, r3, #7
 800726a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4a15      	ldr	r2, [pc, #84]	@ (80072c4 <prvHeapInit+0xb4>)
 8007270:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007272:	4b14      	ldr	r3, [pc, #80]	@ (80072c4 <prvHeapInit+0xb4>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2200      	movs	r2, #0
 8007278:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800727a:	4b12      	ldr	r3, [pc, #72]	@ (80072c4 <prvHeapInit+0xb4>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2200      	movs	r2, #0
 8007280:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	1ad2      	subs	r2, r2, r3
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007290:	4b0c      	ldr	r3, [pc, #48]	@ (80072c4 <prvHeapInit+0xb4>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	4a0a      	ldr	r2, [pc, #40]	@ (80072c8 <prvHeapInit+0xb8>)
 800729e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	4a09      	ldr	r2, [pc, #36]	@ (80072cc <prvHeapInit+0xbc>)
 80072a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80072a8:	4b09      	ldr	r3, [pc, #36]	@ (80072d0 <prvHeapInit+0xc0>)
 80072aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80072ae:	601a      	str	r2, [r3, #0]
}
 80072b0:	bf00      	nop
 80072b2:	3714      	adds	r7, #20
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr
 80072bc:	20000f64 	.word	0x20000f64
 80072c0:	20004b64 	.word	0x20004b64
 80072c4:	20004b6c 	.word	0x20004b6c
 80072c8:	20004b74 	.word	0x20004b74
 80072cc:	20004b70 	.word	0x20004b70
 80072d0:	20004b80 	.word	0x20004b80

080072d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80072dc:	4b28      	ldr	r3, [pc, #160]	@ (8007380 <prvInsertBlockIntoFreeList+0xac>)
 80072de:	60fb      	str	r3, [r7, #12]
 80072e0:	e002      	b.n	80072e8 <prvInsertBlockIntoFreeList+0x14>
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	60fb      	str	r3, [r7, #12]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d8f7      	bhi.n	80072e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	68ba      	ldr	r2, [r7, #8]
 80072fc:	4413      	add	r3, r2
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	429a      	cmp	r2, r3
 8007302:	d108      	bne.n	8007316 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	441a      	add	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	441a      	add	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	429a      	cmp	r2, r3
 8007328:	d118      	bne.n	800735c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	4b15      	ldr	r3, [pc, #84]	@ (8007384 <prvInsertBlockIntoFreeList+0xb0>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	429a      	cmp	r2, r3
 8007334:	d00d      	beq.n	8007352 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	441a      	add	r2, r3
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	601a      	str	r2, [r3, #0]
 8007350:	e008      	b.n	8007364 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007352:	4b0c      	ldr	r3, [pc, #48]	@ (8007384 <prvInsertBlockIntoFreeList+0xb0>)
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	601a      	str	r2, [r3, #0]
 800735a:	e003      	b.n	8007364 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	429a      	cmp	r2, r3
 800736a:	d002      	beq.n	8007372 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007372:	bf00      	nop
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop
 8007380:	20004b64 	.word	0x20004b64
 8007384:	20004b6c 	.word	0x20004b6c

08007388 <sniprintf>:
 8007388:	b40c      	push	{r2, r3}
 800738a:	b530      	push	{r4, r5, lr}
 800738c:	4b18      	ldr	r3, [pc, #96]	@ (80073f0 <sniprintf+0x68>)
 800738e:	1e0c      	subs	r4, r1, #0
 8007390:	681d      	ldr	r5, [r3, #0]
 8007392:	b09d      	sub	sp, #116	@ 0x74
 8007394:	da08      	bge.n	80073a8 <sniprintf+0x20>
 8007396:	238b      	movs	r3, #139	@ 0x8b
 8007398:	602b      	str	r3, [r5, #0]
 800739a:	f04f 30ff 	mov.w	r0, #4294967295
 800739e:	b01d      	add	sp, #116	@ 0x74
 80073a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073a4:	b002      	add	sp, #8
 80073a6:	4770      	bx	lr
 80073a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80073ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80073b0:	f04f 0300 	mov.w	r3, #0
 80073b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80073b6:	bf14      	ite	ne
 80073b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80073bc:	4623      	moveq	r3, r4
 80073be:	9304      	str	r3, [sp, #16]
 80073c0:	9307      	str	r3, [sp, #28]
 80073c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80073c6:	9002      	str	r0, [sp, #8]
 80073c8:	9006      	str	r0, [sp, #24]
 80073ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80073ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073d0:	ab21      	add	r3, sp, #132	@ 0x84
 80073d2:	a902      	add	r1, sp, #8
 80073d4:	4628      	mov	r0, r5
 80073d6:	9301      	str	r3, [sp, #4]
 80073d8:	f000 f9d4 	bl	8007784 <_svfiprintf_r>
 80073dc:	1c43      	adds	r3, r0, #1
 80073de:	bfbc      	itt	lt
 80073e0:	238b      	movlt	r3, #139	@ 0x8b
 80073e2:	602b      	strlt	r3, [r5, #0]
 80073e4:	2c00      	cmp	r4, #0
 80073e6:	d0da      	beq.n	800739e <sniprintf+0x16>
 80073e8:	9b02      	ldr	r3, [sp, #8]
 80073ea:	2200      	movs	r2, #0
 80073ec:	701a      	strb	r2, [r3, #0]
 80073ee:	e7d6      	b.n	800739e <sniprintf+0x16>
 80073f0:	20000010 	.word	0x20000010

080073f4 <siprintf>:
 80073f4:	b40e      	push	{r1, r2, r3}
 80073f6:	b510      	push	{r4, lr}
 80073f8:	b09d      	sub	sp, #116	@ 0x74
 80073fa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80073fc:	9002      	str	r0, [sp, #8]
 80073fe:	9006      	str	r0, [sp, #24]
 8007400:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007404:	480a      	ldr	r0, [pc, #40]	@ (8007430 <siprintf+0x3c>)
 8007406:	9107      	str	r1, [sp, #28]
 8007408:	9104      	str	r1, [sp, #16]
 800740a:	490a      	ldr	r1, [pc, #40]	@ (8007434 <siprintf+0x40>)
 800740c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007410:	9105      	str	r1, [sp, #20]
 8007412:	2400      	movs	r4, #0
 8007414:	a902      	add	r1, sp, #8
 8007416:	6800      	ldr	r0, [r0, #0]
 8007418:	9301      	str	r3, [sp, #4]
 800741a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800741c:	f000 f9b2 	bl	8007784 <_svfiprintf_r>
 8007420:	9b02      	ldr	r3, [sp, #8]
 8007422:	701c      	strb	r4, [r3, #0]
 8007424:	b01d      	add	sp, #116	@ 0x74
 8007426:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800742a:	b003      	add	sp, #12
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	20000010 	.word	0x20000010
 8007434:	ffff0208 	.word	0xffff0208

08007438 <memcmp>:
 8007438:	b510      	push	{r4, lr}
 800743a:	3901      	subs	r1, #1
 800743c:	4402      	add	r2, r0
 800743e:	4290      	cmp	r0, r2
 8007440:	d101      	bne.n	8007446 <memcmp+0xe>
 8007442:	2000      	movs	r0, #0
 8007444:	e005      	b.n	8007452 <memcmp+0x1a>
 8007446:	7803      	ldrb	r3, [r0, #0]
 8007448:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800744c:	42a3      	cmp	r3, r4
 800744e:	d001      	beq.n	8007454 <memcmp+0x1c>
 8007450:	1b18      	subs	r0, r3, r4
 8007452:	bd10      	pop	{r4, pc}
 8007454:	3001      	adds	r0, #1
 8007456:	e7f2      	b.n	800743e <memcmp+0x6>

08007458 <memset>:
 8007458:	4402      	add	r2, r0
 800745a:	4603      	mov	r3, r0
 800745c:	4293      	cmp	r3, r2
 800745e:	d100      	bne.n	8007462 <memset+0xa>
 8007460:	4770      	bx	lr
 8007462:	f803 1b01 	strb.w	r1, [r3], #1
 8007466:	e7f9      	b.n	800745c <memset+0x4>

08007468 <__errno>:
 8007468:	4b01      	ldr	r3, [pc, #4]	@ (8007470 <__errno+0x8>)
 800746a:	6818      	ldr	r0, [r3, #0]
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	20000010 	.word	0x20000010

08007474 <__libc_init_array>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4d0d      	ldr	r5, [pc, #52]	@ (80074ac <__libc_init_array+0x38>)
 8007478:	4c0d      	ldr	r4, [pc, #52]	@ (80074b0 <__libc_init_array+0x3c>)
 800747a:	1b64      	subs	r4, r4, r5
 800747c:	10a4      	asrs	r4, r4, #2
 800747e:	2600      	movs	r6, #0
 8007480:	42a6      	cmp	r6, r4
 8007482:	d109      	bne.n	8007498 <__libc_init_array+0x24>
 8007484:	4d0b      	ldr	r5, [pc, #44]	@ (80074b4 <__libc_init_array+0x40>)
 8007486:	4c0c      	ldr	r4, [pc, #48]	@ (80074b8 <__libc_init_array+0x44>)
 8007488:	f000 fc64 	bl	8007d54 <_init>
 800748c:	1b64      	subs	r4, r4, r5
 800748e:	10a4      	asrs	r4, r4, #2
 8007490:	2600      	movs	r6, #0
 8007492:	42a6      	cmp	r6, r4
 8007494:	d105      	bne.n	80074a2 <__libc_init_array+0x2e>
 8007496:	bd70      	pop	{r4, r5, r6, pc}
 8007498:	f855 3b04 	ldr.w	r3, [r5], #4
 800749c:	4798      	blx	r3
 800749e:	3601      	adds	r6, #1
 80074a0:	e7ee      	b.n	8007480 <__libc_init_array+0xc>
 80074a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074a6:	4798      	blx	r3
 80074a8:	3601      	adds	r6, #1
 80074aa:	e7f2      	b.n	8007492 <__libc_init_array+0x1e>
 80074ac:	080080a0 	.word	0x080080a0
 80074b0:	080080a0 	.word	0x080080a0
 80074b4:	080080a0 	.word	0x080080a0
 80074b8:	080080a4 	.word	0x080080a4

080074bc <__retarget_lock_acquire_recursive>:
 80074bc:	4770      	bx	lr

080074be <__retarget_lock_release_recursive>:
 80074be:	4770      	bx	lr

080074c0 <memcpy>:
 80074c0:	440a      	add	r2, r1
 80074c2:	4291      	cmp	r1, r2
 80074c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074c8:	d100      	bne.n	80074cc <memcpy+0xc>
 80074ca:	4770      	bx	lr
 80074cc:	b510      	push	{r4, lr}
 80074ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d6:	4291      	cmp	r1, r2
 80074d8:	d1f9      	bne.n	80074ce <memcpy+0xe>
 80074da:	bd10      	pop	{r4, pc}

080074dc <_free_r>:
 80074dc:	b538      	push	{r3, r4, r5, lr}
 80074de:	4605      	mov	r5, r0
 80074e0:	2900      	cmp	r1, #0
 80074e2:	d041      	beq.n	8007568 <_free_r+0x8c>
 80074e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074e8:	1f0c      	subs	r4, r1, #4
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	bfb8      	it	lt
 80074ee:	18e4      	addlt	r4, r4, r3
 80074f0:	f000 f8e0 	bl	80076b4 <__malloc_lock>
 80074f4:	4a1d      	ldr	r2, [pc, #116]	@ (800756c <_free_r+0x90>)
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	b933      	cbnz	r3, 8007508 <_free_r+0x2c>
 80074fa:	6063      	str	r3, [r4, #4]
 80074fc:	6014      	str	r4, [r2, #0]
 80074fe:	4628      	mov	r0, r5
 8007500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007504:	f000 b8dc 	b.w	80076c0 <__malloc_unlock>
 8007508:	42a3      	cmp	r3, r4
 800750a:	d908      	bls.n	800751e <_free_r+0x42>
 800750c:	6820      	ldr	r0, [r4, #0]
 800750e:	1821      	adds	r1, r4, r0
 8007510:	428b      	cmp	r3, r1
 8007512:	bf01      	itttt	eq
 8007514:	6819      	ldreq	r1, [r3, #0]
 8007516:	685b      	ldreq	r3, [r3, #4]
 8007518:	1809      	addeq	r1, r1, r0
 800751a:	6021      	streq	r1, [r4, #0]
 800751c:	e7ed      	b.n	80074fa <_free_r+0x1e>
 800751e:	461a      	mov	r2, r3
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	b10b      	cbz	r3, 8007528 <_free_r+0x4c>
 8007524:	42a3      	cmp	r3, r4
 8007526:	d9fa      	bls.n	800751e <_free_r+0x42>
 8007528:	6811      	ldr	r1, [r2, #0]
 800752a:	1850      	adds	r0, r2, r1
 800752c:	42a0      	cmp	r0, r4
 800752e:	d10b      	bne.n	8007548 <_free_r+0x6c>
 8007530:	6820      	ldr	r0, [r4, #0]
 8007532:	4401      	add	r1, r0
 8007534:	1850      	adds	r0, r2, r1
 8007536:	4283      	cmp	r3, r0
 8007538:	6011      	str	r1, [r2, #0]
 800753a:	d1e0      	bne.n	80074fe <_free_r+0x22>
 800753c:	6818      	ldr	r0, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	6053      	str	r3, [r2, #4]
 8007542:	4408      	add	r0, r1
 8007544:	6010      	str	r0, [r2, #0]
 8007546:	e7da      	b.n	80074fe <_free_r+0x22>
 8007548:	d902      	bls.n	8007550 <_free_r+0x74>
 800754a:	230c      	movs	r3, #12
 800754c:	602b      	str	r3, [r5, #0]
 800754e:	e7d6      	b.n	80074fe <_free_r+0x22>
 8007550:	6820      	ldr	r0, [r4, #0]
 8007552:	1821      	adds	r1, r4, r0
 8007554:	428b      	cmp	r3, r1
 8007556:	bf04      	itt	eq
 8007558:	6819      	ldreq	r1, [r3, #0]
 800755a:	685b      	ldreq	r3, [r3, #4]
 800755c:	6063      	str	r3, [r4, #4]
 800755e:	bf04      	itt	eq
 8007560:	1809      	addeq	r1, r1, r0
 8007562:	6021      	streq	r1, [r4, #0]
 8007564:	6054      	str	r4, [r2, #4]
 8007566:	e7ca      	b.n	80074fe <_free_r+0x22>
 8007568:	bd38      	pop	{r3, r4, r5, pc}
 800756a:	bf00      	nop
 800756c:	20004cc8 	.word	0x20004cc8

08007570 <sbrk_aligned>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	4e0f      	ldr	r6, [pc, #60]	@ (80075b0 <sbrk_aligned+0x40>)
 8007574:	460c      	mov	r4, r1
 8007576:	6831      	ldr	r1, [r6, #0]
 8007578:	4605      	mov	r5, r0
 800757a:	b911      	cbnz	r1, 8007582 <sbrk_aligned+0x12>
 800757c:	f000 fba4 	bl	8007cc8 <_sbrk_r>
 8007580:	6030      	str	r0, [r6, #0]
 8007582:	4621      	mov	r1, r4
 8007584:	4628      	mov	r0, r5
 8007586:	f000 fb9f 	bl	8007cc8 <_sbrk_r>
 800758a:	1c43      	adds	r3, r0, #1
 800758c:	d103      	bne.n	8007596 <sbrk_aligned+0x26>
 800758e:	f04f 34ff 	mov.w	r4, #4294967295
 8007592:	4620      	mov	r0, r4
 8007594:	bd70      	pop	{r4, r5, r6, pc}
 8007596:	1cc4      	adds	r4, r0, #3
 8007598:	f024 0403 	bic.w	r4, r4, #3
 800759c:	42a0      	cmp	r0, r4
 800759e:	d0f8      	beq.n	8007592 <sbrk_aligned+0x22>
 80075a0:	1a21      	subs	r1, r4, r0
 80075a2:	4628      	mov	r0, r5
 80075a4:	f000 fb90 	bl	8007cc8 <_sbrk_r>
 80075a8:	3001      	adds	r0, #1
 80075aa:	d1f2      	bne.n	8007592 <sbrk_aligned+0x22>
 80075ac:	e7ef      	b.n	800758e <sbrk_aligned+0x1e>
 80075ae:	bf00      	nop
 80075b0:	20004cc4 	.word	0x20004cc4

080075b4 <_malloc_r>:
 80075b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075b8:	1ccd      	adds	r5, r1, #3
 80075ba:	f025 0503 	bic.w	r5, r5, #3
 80075be:	3508      	adds	r5, #8
 80075c0:	2d0c      	cmp	r5, #12
 80075c2:	bf38      	it	cc
 80075c4:	250c      	movcc	r5, #12
 80075c6:	2d00      	cmp	r5, #0
 80075c8:	4606      	mov	r6, r0
 80075ca:	db01      	blt.n	80075d0 <_malloc_r+0x1c>
 80075cc:	42a9      	cmp	r1, r5
 80075ce:	d904      	bls.n	80075da <_malloc_r+0x26>
 80075d0:	230c      	movs	r3, #12
 80075d2:	6033      	str	r3, [r6, #0]
 80075d4:	2000      	movs	r0, #0
 80075d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076b0 <_malloc_r+0xfc>
 80075de:	f000 f869 	bl	80076b4 <__malloc_lock>
 80075e2:	f8d8 3000 	ldr.w	r3, [r8]
 80075e6:	461c      	mov	r4, r3
 80075e8:	bb44      	cbnz	r4, 800763c <_malloc_r+0x88>
 80075ea:	4629      	mov	r1, r5
 80075ec:	4630      	mov	r0, r6
 80075ee:	f7ff ffbf 	bl	8007570 <sbrk_aligned>
 80075f2:	1c43      	adds	r3, r0, #1
 80075f4:	4604      	mov	r4, r0
 80075f6:	d158      	bne.n	80076aa <_malloc_r+0xf6>
 80075f8:	f8d8 4000 	ldr.w	r4, [r8]
 80075fc:	4627      	mov	r7, r4
 80075fe:	2f00      	cmp	r7, #0
 8007600:	d143      	bne.n	800768a <_malloc_r+0xd6>
 8007602:	2c00      	cmp	r4, #0
 8007604:	d04b      	beq.n	800769e <_malloc_r+0xea>
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	4639      	mov	r1, r7
 800760a:	4630      	mov	r0, r6
 800760c:	eb04 0903 	add.w	r9, r4, r3
 8007610:	f000 fb5a 	bl	8007cc8 <_sbrk_r>
 8007614:	4581      	cmp	r9, r0
 8007616:	d142      	bne.n	800769e <_malloc_r+0xea>
 8007618:	6821      	ldr	r1, [r4, #0]
 800761a:	1a6d      	subs	r5, r5, r1
 800761c:	4629      	mov	r1, r5
 800761e:	4630      	mov	r0, r6
 8007620:	f7ff ffa6 	bl	8007570 <sbrk_aligned>
 8007624:	3001      	adds	r0, #1
 8007626:	d03a      	beq.n	800769e <_malloc_r+0xea>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	442b      	add	r3, r5
 800762c:	6023      	str	r3, [r4, #0]
 800762e:	f8d8 3000 	ldr.w	r3, [r8]
 8007632:	685a      	ldr	r2, [r3, #4]
 8007634:	bb62      	cbnz	r2, 8007690 <_malloc_r+0xdc>
 8007636:	f8c8 7000 	str.w	r7, [r8]
 800763a:	e00f      	b.n	800765c <_malloc_r+0xa8>
 800763c:	6822      	ldr	r2, [r4, #0]
 800763e:	1b52      	subs	r2, r2, r5
 8007640:	d420      	bmi.n	8007684 <_malloc_r+0xd0>
 8007642:	2a0b      	cmp	r2, #11
 8007644:	d917      	bls.n	8007676 <_malloc_r+0xc2>
 8007646:	1961      	adds	r1, r4, r5
 8007648:	42a3      	cmp	r3, r4
 800764a:	6025      	str	r5, [r4, #0]
 800764c:	bf18      	it	ne
 800764e:	6059      	strne	r1, [r3, #4]
 8007650:	6863      	ldr	r3, [r4, #4]
 8007652:	bf08      	it	eq
 8007654:	f8c8 1000 	streq.w	r1, [r8]
 8007658:	5162      	str	r2, [r4, r5]
 800765a:	604b      	str	r3, [r1, #4]
 800765c:	4630      	mov	r0, r6
 800765e:	f000 f82f 	bl	80076c0 <__malloc_unlock>
 8007662:	f104 000b 	add.w	r0, r4, #11
 8007666:	1d23      	adds	r3, r4, #4
 8007668:	f020 0007 	bic.w	r0, r0, #7
 800766c:	1ac2      	subs	r2, r0, r3
 800766e:	bf1c      	itt	ne
 8007670:	1a1b      	subne	r3, r3, r0
 8007672:	50a3      	strne	r3, [r4, r2]
 8007674:	e7af      	b.n	80075d6 <_malloc_r+0x22>
 8007676:	6862      	ldr	r2, [r4, #4]
 8007678:	42a3      	cmp	r3, r4
 800767a:	bf0c      	ite	eq
 800767c:	f8c8 2000 	streq.w	r2, [r8]
 8007680:	605a      	strne	r2, [r3, #4]
 8007682:	e7eb      	b.n	800765c <_malloc_r+0xa8>
 8007684:	4623      	mov	r3, r4
 8007686:	6864      	ldr	r4, [r4, #4]
 8007688:	e7ae      	b.n	80075e8 <_malloc_r+0x34>
 800768a:	463c      	mov	r4, r7
 800768c:	687f      	ldr	r7, [r7, #4]
 800768e:	e7b6      	b.n	80075fe <_malloc_r+0x4a>
 8007690:	461a      	mov	r2, r3
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	42a3      	cmp	r3, r4
 8007696:	d1fb      	bne.n	8007690 <_malloc_r+0xdc>
 8007698:	2300      	movs	r3, #0
 800769a:	6053      	str	r3, [r2, #4]
 800769c:	e7de      	b.n	800765c <_malloc_r+0xa8>
 800769e:	230c      	movs	r3, #12
 80076a0:	6033      	str	r3, [r6, #0]
 80076a2:	4630      	mov	r0, r6
 80076a4:	f000 f80c 	bl	80076c0 <__malloc_unlock>
 80076a8:	e794      	b.n	80075d4 <_malloc_r+0x20>
 80076aa:	6005      	str	r5, [r0, #0]
 80076ac:	e7d6      	b.n	800765c <_malloc_r+0xa8>
 80076ae:	bf00      	nop
 80076b0:	20004cc8 	.word	0x20004cc8

080076b4 <__malloc_lock>:
 80076b4:	4801      	ldr	r0, [pc, #4]	@ (80076bc <__malloc_lock+0x8>)
 80076b6:	f7ff bf01 	b.w	80074bc <__retarget_lock_acquire_recursive>
 80076ba:	bf00      	nop
 80076bc:	20004cc0 	.word	0x20004cc0

080076c0 <__malloc_unlock>:
 80076c0:	4801      	ldr	r0, [pc, #4]	@ (80076c8 <__malloc_unlock+0x8>)
 80076c2:	f7ff befc 	b.w	80074be <__retarget_lock_release_recursive>
 80076c6:	bf00      	nop
 80076c8:	20004cc0 	.word	0x20004cc0

080076cc <__ssputs_r>:
 80076cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	688e      	ldr	r6, [r1, #8]
 80076d2:	461f      	mov	r7, r3
 80076d4:	42be      	cmp	r6, r7
 80076d6:	680b      	ldr	r3, [r1, #0]
 80076d8:	4682      	mov	sl, r0
 80076da:	460c      	mov	r4, r1
 80076dc:	4690      	mov	r8, r2
 80076de:	d82d      	bhi.n	800773c <__ssputs_r+0x70>
 80076e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80076e8:	d026      	beq.n	8007738 <__ssputs_r+0x6c>
 80076ea:	6965      	ldr	r5, [r4, #20]
 80076ec:	6909      	ldr	r1, [r1, #16]
 80076ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076f2:	eba3 0901 	sub.w	r9, r3, r1
 80076f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076fa:	1c7b      	adds	r3, r7, #1
 80076fc:	444b      	add	r3, r9
 80076fe:	106d      	asrs	r5, r5, #1
 8007700:	429d      	cmp	r5, r3
 8007702:	bf38      	it	cc
 8007704:	461d      	movcc	r5, r3
 8007706:	0553      	lsls	r3, r2, #21
 8007708:	d527      	bpl.n	800775a <__ssputs_r+0x8e>
 800770a:	4629      	mov	r1, r5
 800770c:	f7ff ff52 	bl	80075b4 <_malloc_r>
 8007710:	4606      	mov	r6, r0
 8007712:	b360      	cbz	r0, 800776e <__ssputs_r+0xa2>
 8007714:	6921      	ldr	r1, [r4, #16]
 8007716:	464a      	mov	r2, r9
 8007718:	f7ff fed2 	bl	80074c0 <memcpy>
 800771c:	89a3      	ldrh	r3, [r4, #12]
 800771e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007726:	81a3      	strh	r3, [r4, #12]
 8007728:	6126      	str	r6, [r4, #16]
 800772a:	6165      	str	r5, [r4, #20]
 800772c:	444e      	add	r6, r9
 800772e:	eba5 0509 	sub.w	r5, r5, r9
 8007732:	6026      	str	r6, [r4, #0]
 8007734:	60a5      	str	r5, [r4, #8]
 8007736:	463e      	mov	r6, r7
 8007738:	42be      	cmp	r6, r7
 800773a:	d900      	bls.n	800773e <__ssputs_r+0x72>
 800773c:	463e      	mov	r6, r7
 800773e:	6820      	ldr	r0, [r4, #0]
 8007740:	4632      	mov	r2, r6
 8007742:	4641      	mov	r1, r8
 8007744:	f000 faa6 	bl	8007c94 <memmove>
 8007748:	68a3      	ldr	r3, [r4, #8]
 800774a:	1b9b      	subs	r3, r3, r6
 800774c:	60a3      	str	r3, [r4, #8]
 800774e:	6823      	ldr	r3, [r4, #0]
 8007750:	4433      	add	r3, r6
 8007752:	6023      	str	r3, [r4, #0]
 8007754:	2000      	movs	r0, #0
 8007756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800775a:	462a      	mov	r2, r5
 800775c:	f000 fac4 	bl	8007ce8 <_realloc_r>
 8007760:	4606      	mov	r6, r0
 8007762:	2800      	cmp	r0, #0
 8007764:	d1e0      	bne.n	8007728 <__ssputs_r+0x5c>
 8007766:	6921      	ldr	r1, [r4, #16]
 8007768:	4650      	mov	r0, sl
 800776a:	f7ff feb7 	bl	80074dc <_free_r>
 800776e:	230c      	movs	r3, #12
 8007770:	f8ca 3000 	str.w	r3, [sl]
 8007774:	89a3      	ldrh	r3, [r4, #12]
 8007776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800777a:	81a3      	strh	r3, [r4, #12]
 800777c:	f04f 30ff 	mov.w	r0, #4294967295
 8007780:	e7e9      	b.n	8007756 <__ssputs_r+0x8a>
	...

08007784 <_svfiprintf_r>:
 8007784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007788:	4698      	mov	r8, r3
 800778a:	898b      	ldrh	r3, [r1, #12]
 800778c:	061b      	lsls	r3, r3, #24
 800778e:	b09d      	sub	sp, #116	@ 0x74
 8007790:	4607      	mov	r7, r0
 8007792:	460d      	mov	r5, r1
 8007794:	4614      	mov	r4, r2
 8007796:	d510      	bpl.n	80077ba <_svfiprintf_r+0x36>
 8007798:	690b      	ldr	r3, [r1, #16]
 800779a:	b973      	cbnz	r3, 80077ba <_svfiprintf_r+0x36>
 800779c:	2140      	movs	r1, #64	@ 0x40
 800779e:	f7ff ff09 	bl	80075b4 <_malloc_r>
 80077a2:	6028      	str	r0, [r5, #0]
 80077a4:	6128      	str	r0, [r5, #16]
 80077a6:	b930      	cbnz	r0, 80077b6 <_svfiprintf_r+0x32>
 80077a8:	230c      	movs	r3, #12
 80077aa:	603b      	str	r3, [r7, #0]
 80077ac:	f04f 30ff 	mov.w	r0, #4294967295
 80077b0:	b01d      	add	sp, #116	@ 0x74
 80077b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b6:	2340      	movs	r3, #64	@ 0x40
 80077b8:	616b      	str	r3, [r5, #20]
 80077ba:	2300      	movs	r3, #0
 80077bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077be:	2320      	movs	r3, #32
 80077c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80077c8:	2330      	movs	r3, #48	@ 0x30
 80077ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007968 <_svfiprintf_r+0x1e4>
 80077ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077d2:	f04f 0901 	mov.w	r9, #1
 80077d6:	4623      	mov	r3, r4
 80077d8:	469a      	mov	sl, r3
 80077da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077de:	b10a      	cbz	r2, 80077e4 <_svfiprintf_r+0x60>
 80077e0:	2a25      	cmp	r2, #37	@ 0x25
 80077e2:	d1f9      	bne.n	80077d8 <_svfiprintf_r+0x54>
 80077e4:	ebba 0b04 	subs.w	fp, sl, r4
 80077e8:	d00b      	beq.n	8007802 <_svfiprintf_r+0x7e>
 80077ea:	465b      	mov	r3, fp
 80077ec:	4622      	mov	r2, r4
 80077ee:	4629      	mov	r1, r5
 80077f0:	4638      	mov	r0, r7
 80077f2:	f7ff ff6b 	bl	80076cc <__ssputs_r>
 80077f6:	3001      	adds	r0, #1
 80077f8:	f000 80a7 	beq.w	800794a <_svfiprintf_r+0x1c6>
 80077fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077fe:	445a      	add	r2, fp
 8007800:	9209      	str	r2, [sp, #36]	@ 0x24
 8007802:	f89a 3000 	ldrb.w	r3, [sl]
 8007806:	2b00      	cmp	r3, #0
 8007808:	f000 809f 	beq.w	800794a <_svfiprintf_r+0x1c6>
 800780c:	2300      	movs	r3, #0
 800780e:	f04f 32ff 	mov.w	r2, #4294967295
 8007812:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007816:	f10a 0a01 	add.w	sl, sl, #1
 800781a:	9304      	str	r3, [sp, #16]
 800781c:	9307      	str	r3, [sp, #28]
 800781e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007822:	931a      	str	r3, [sp, #104]	@ 0x68
 8007824:	4654      	mov	r4, sl
 8007826:	2205      	movs	r2, #5
 8007828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800782c:	484e      	ldr	r0, [pc, #312]	@ (8007968 <_svfiprintf_r+0x1e4>)
 800782e:	f7f8 fcdf 	bl	80001f0 <memchr>
 8007832:	9a04      	ldr	r2, [sp, #16]
 8007834:	b9d8      	cbnz	r0, 800786e <_svfiprintf_r+0xea>
 8007836:	06d0      	lsls	r0, r2, #27
 8007838:	bf44      	itt	mi
 800783a:	2320      	movmi	r3, #32
 800783c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007840:	0711      	lsls	r1, r2, #28
 8007842:	bf44      	itt	mi
 8007844:	232b      	movmi	r3, #43	@ 0x2b
 8007846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800784a:	f89a 3000 	ldrb.w	r3, [sl]
 800784e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007850:	d015      	beq.n	800787e <_svfiprintf_r+0xfa>
 8007852:	9a07      	ldr	r2, [sp, #28]
 8007854:	4654      	mov	r4, sl
 8007856:	2000      	movs	r0, #0
 8007858:	f04f 0c0a 	mov.w	ip, #10
 800785c:	4621      	mov	r1, r4
 800785e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007862:	3b30      	subs	r3, #48	@ 0x30
 8007864:	2b09      	cmp	r3, #9
 8007866:	d94b      	bls.n	8007900 <_svfiprintf_r+0x17c>
 8007868:	b1b0      	cbz	r0, 8007898 <_svfiprintf_r+0x114>
 800786a:	9207      	str	r2, [sp, #28]
 800786c:	e014      	b.n	8007898 <_svfiprintf_r+0x114>
 800786e:	eba0 0308 	sub.w	r3, r0, r8
 8007872:	fa09 f303 	lsl.w	r3, r9, r3
 8007876:	4313      	orrs	r3, r2
 8007878:	9304      	str	r3, [sp, #16]
 800787a:	46a2      	mov	sl, r4
 800787c:	e7d2      	b.n	8007824 <_svfiprintf_r+0xa0>
 800787e:	9b03      	ldr	r3, [sp, #12]
 8007880:	1d19      	adds	r1, r3, #4
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	9103      	str	r1, [sp, #12]
 8007886:	2b00      	cmp	r3, #0
 8007888:	bfbb      	ittet	lt
 800788a:	425b      	neglt	r3, r3
 800788c:	f042 0202 	orrlt.w	r2, r2, #2
 8007890:	9307      	strge	r3, [sp, #28]
 8007892:	9307      	strlt	r3, [sp, #28]
 8007894:	bfb8      	it	lt
 8007896:	9204      	strlt	r2, [sp, #16]
 8007898:	7823      	ldrb	r3, [r4, #0]
 800789a:	2b2e      	cmp	r3, #46	@ 0x2e
 800789c:	d10a      	bne.n	80078b4 <_svfiprintf_r+0x130>
 800789e:	7863      	ldrb	r3, [r4, #1]
 80078a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078a2:	d132      	bne.n	800790a <_svfiprintf_r+0x186>
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	1d1a      	adds	r2, r3, #4
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	9203      	str	r2, [sp, #12]
 80078ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078b0:	3402      	adds	r4, #2
 80078b2:	9305      	str	r3, [sp, #20]
 80078b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007978 <_svfiprintf_r+0x1f4>
 80078b8:	7821      	ldrb	r1, [r4, #0]
 80078ba:	2203      	movs	r2, #3
 80078bc:	4650      	mov	r0, sl
 80078be:	f7f8 fc97 	bl	80001f0 <memchr>
 80078c2:	b138      	cbz	r0, 80078d4 <_svfiprintf_r+0x150>
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	eba0 000a 	sub.w	r0, r0, sl
 80078ca:	2240      	movs	r2, #64	@ 0x40
 80078cc:	4082      	lsls	r2, r0
 80078ce:	4313      	orrs	r3, r2
 80078d0:	3401      	adds	r4, #1
 80078d2:	9304      	str	r3, [sp, #16]
 80078d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d8:	4824      	ldr	r0, [pc, #144]	@ (800796c <_svfiprintf_r+0x1e8>)
 80078da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078de:	2206      	movs	r2, #6
 80078e0:	f7f8 fc86 	bl	80001f0 <memchr>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	d036      	beq.n	8007956 <_svfiprintf_r+0x1d2>
 80078e8:	4b21      	ldr	r3, [pc, #132]	@ (8007970 <_svfiprintf_r+0x1ec>)
 80078ea:	bb1b      	cbnz	r3, 8007934 <_svfiprintf_r+0x1b0>
 80078ec:	9b03      	ldr	r3, [sp, #12]
 80078ee:	3307      	adds	r3, #7
 80078f0:	f023 0307 	bic.w	r3, r3, #7
 80078f4:	3308      	adds	r3, #8
 80078f6:	9303      	str	r3, [sp, #12]
 80078f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fa:	4433      	add	r3, r6
 80078fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80078fe:	e76a      	b.n	80077d6 <_svfiprintf_r+0x52>
 8007900:	fb0c 3202 	mla	r2, ip, r2, r3
 8007904:	460c      	mov	r4, r1
 8007906:	2001      	movs	r0, #1
 8007908:	e7a8      	b.n	800785c <_svfiprintf_r+0xd8>
 800790a:	2300      	movs	r3, #0
 800790c:	3401      	adds	r4, #1
 800790e:	9305      	str	r3, [sp, #20]
 8007910:	4619      	mov	r1, r3
 8007912:	f04f 0c0a 	mov.w	ip, #10
 8007916:	4620      	mov	r0, r4
 8007918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800791c:	3a30      	subs	r2, #48	@ 0x30
 800791e:	2a09      	cmp	r2, #9
 8007920:	d903      	bls.n	800792a <_svfiprintf_r+0x1a6>
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0c6      	beq.n	80078b4 <_svfiprintf_r+0x130>
 8007926:	9105      	str	r1, [sp, #20]
 8007928:	e7c4      	b.n	80078b4 <_svfiprintf_r+0x130>
 800792a:	fb0c 2101 	mla	r1, ip, r1, r2
 800792e:	4604      	mov	r4, r0
 8007930:	2301      	movs	r3, #1
 8007932:	e7f0      	b.n	8007916 <_svfiprintf_r+0x192>
 8007934:	ab03      	add	r3, sp, #12
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	462a      	mov	r2, r5
 800793a:	4b0e      	ldr	r3, [pc, #56]	@ (8007974 <_svfiprintf_r+0x1f0>)
 800793c:	a904      	add	r1, sp, #16
 800793e:	4638      	mov	r0, r7
 8007940:	f3af 8000 	nop.w
 8007944:	1c42      	adds	r2, r0, #1
 8007946:	4606      	mov	r6, r0
 8007948:	d1d6      	bne.n	80078f8 <_svfiprintf_r+0x174>
 800794a:	89ab      	ldrh	r3, [r5, #12]
 800794c:	065b      	lsls	r3, r3, #25
 800794e:	f53f af2d 	bmi.w	80077ac <_svfiprintf_r+0x28>
 8007952:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007954:	e72c      	b.n	80077b0 <_svfiprintf_r+0x2c>
 8007956:	ab03      	add	r3, sp, #12
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	462a      	mov	r2, r5
 800795c:	4b05      	ldr	r3, [pc, #20]	@ (8007974 <_svfiprintf_r+0x1f0>)
 800795e:	a904      	add	r1, sp, #16
 8007960:	4638      	mov	r0, r7
 8007962:	f000 f879 	bl	8007a58 <_printf_i>
 8007966:	e7ed      	b.n	8007944 <_svfiprintf_r+0x1c0>
 8007968:	08008064 	.word	0x08008064
 800796c:	0800806e 	.word	0x0800806e
 8007970:	00000000 	.word	0x00000000
 8007974:	080076cd 	.word	0x080076cd
 8007978:	0800806a 	.word	0x0800806a

0800797c <_printf_common>:
 800797c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007980:	4616      	mov	r6, r2
 8007982:	4698      	mov	r8, r3
 8007984:	688a      	ldr	r2, [r1, #8]
 8007986:	690b      	ldr	r3, [r1, #16]
 8007988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800798c:	4293      	cmp	r3, r2
 800798e:	bfb8      	it	lt
 8007990:	4613      	movlt	r3, r2
 8007992:	6033      	str	r3, [r6, #0]
 8007994:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007998:	4607      	mov	r7, r0
 800799a:	460c      	mov	r4, r1
 800799c:	b10a      	cbz	r2, 80079a2 <_printf_common+0x26>
 800799e:	3301      	adds	r3, #1
 80079a0:	6033      	str	r3, [r6, #0]
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	0699      	lsls	r1, r3, #26
 80079a6:	bf42      	ittt	mi
 80079a8:	6833      	ldrmi	r3, [r6, #0]
 80079aa:	3302      	addmi	r3, #2
 80079ac:	6033      	strmi	r3, [r6, #0]
 80079ae:	6825      	ldr	r5, [r4, #0]
 80079b0:	f015 0506 	ands.w	r5, r5, #6
 80079b4:	d106      	bne.n	80079c4 <_printf_common+0x48>
 80079b6:	f104 0a19 	add.w	sl, r4, #25
 80079ba:	68e3      	ldr	r3, [r4, #12]
 80079bc:	6832      	ldr	r2, [r6, #0]
 80079be:	1a9b      	subs	r3, r3, r2
 80079c0:	42ab      	cmp	r3, r5
 80079c2:	dc26      	bgt.n	8007a12 <_printf_common+0x96>
 80079c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079c8:	6822      	ldr	r2, [r4, #0]
 80079ca:	3b00      	subs	r3, #0
 80079cc:	bf18      	it	ne
 80079ce:	2301      	movne	r3, #1
 80079d0:	0692      	lsls	r2, r2, #26
 80079d2:	d42b      	bmi.n	8007a2c <_printf_common+0xb0>
 80079d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80079d8:	4641      	mov	r1, r8
 80079da:	4638      	mov	r0, r7
 80079dc:	47c8      	blx	r9
 80079de:	3001      	adds	r0, #1
 80079e0:	d01e      	beq.n	8007a20 <_printf_common+0xa4>
 80079e2:	6823      	ldr	r3, [r4, #0]
 80079e4:	6922      	ldr	r2, [r4, #16]
 80079e6:	f003 0306 	and.w	r3, r3, #6
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	bf02      	ittt	eq
 80079ee:	68e5      	ldreq	r5, [r4, #12]
 80079f0:	6833      	ldreq	r3, [r6, #0]
 80079f2:	1aed      	subeq	r5, r5, r3
 80079f4:	68a3      	ldr	r3, [r4, #8]
 80079f6:	bf0c      	ite	eq
 80079f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079fc:	2500      	movne	r5, #0
 80079fe:	4293      	cmp	r3, r2
 8007a00:	bfc4      	itt	gt
 8007a02:	1a9b      	subgt	r3, r3, r2
 8007a04:	18ed      	addgt	r5, r5, r3
 8007a06:	2600      	movs	r6, #0
 8007a08:	341a      	adds	r4, #26
 8007a0a:	42b5      	cmp	r5, r6
 8007a0c:	d11a      	bne.n	8007a44 <_printf_common+0xc8>
 8007a0e:	2000      	movs	r0, #0
 8007a10:	e008      	b.n	8007a24 <_printf_common+0xa8>
 8007a12:	2301      	movs	r3, #1
 8007a14:	4652      	mov	r2, sl
 8007a16:	4641      	mov	r1, r8
 8007a18:	4638      	mov	r0, r7
 8007a1a:	47c8      	blx	r9
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	d103      	bne.n	8007a28 <_printf_common+0xac>
 8007a20:	f04f 30ff 	mov.w	r0, #4294967295
 8007a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a28:	3501      	adds	r5, #1
 8007a2a:	e7c6      	b.n	80079ba <_printf_common+0x3e>
 8007a2c:	18e1      	adds	r1, r4, r3
 8007a2e:	1c5a      	adds	r2, r3, #1
 8007a30:	2030      	movs	r0, #48	@ 0x30
 8007a32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a36:	4422      	add	r2, r4
 8007a38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a40:	3302      	adds	r3, #2
 8007a42:	e7c7      	b.n	80079d4 <_printf_common+0x58>
 8007a44:	2301      	movs	r3, #1
 8007a46:	4622      	mov	r2, r4
 8007a48:	4641      	mov	r1, r8
 8007a4a:	4638      	mov	r0, r7
 8007a4c:	47c8      	blx	r9
 8007a4e:	3001      	adds	r0, #1
 8007a50:	d0e6      	beq.n	8007a20 <_printf_common+0xa4>
 8007a52:	3601      	adds	r6, #1
 8007a54:	e7d9      	b.n	8007a0a <_printf_common+0x8e>
	...

08007a58 <_printf_i>:
 8007a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a5c:	7e0f      	ldrb	r7, [r1, #24]
 8007a5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007a60:	2f78      	cmp	r7, #120	@ 0x78
 8007a62:	4691      	mov	r9, r2
 8007a64:	4680      	mov	r8, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	469a      	mov	sl, r3
 8007a6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007a6e:	d807      	bhi.n	8007a80 <_printf_i+0x28>
 8007a70:	2f62      	cmp	r7, #98	@ 0x62
 8007a72:	d80a      	bhi.n	8007a8a <_printf_i+0x32>
 8007a74:	2f00      	cmp	r7, #0
 8007a76:	f000 80d1 	beq.w	8007c1c <_printf_i+0x1c4>
 8007a7a:	2f58      	cmp	r7, #88	@ 0x58
 8007a7c:	f000 80b8 	beq.w	8007bf0 <_printf_i+0x198>
 8007a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007a88:	e03a      	b.n	8007b00 <_printf_i+0xa8>
 8007a8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007a8e:	2b15      	cmp	r3, #21
 8007a90:	d8f6      	bhi.n	8007a80 <_printf_i+0x28>
 8007a92:	a101      	add	r1, pc, #4	@ (adr r1, 8007a98 <_printf_i+0x40>)
 8007a94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a98:	08007af1 	.word	0x08007af1
 8007a9c:	08007b05 	.word	0x08007b05
 8007aa0:	08007a81 	.word	0x08007a81
 8007aa4:	08007a81 	.word	0x08007a81
 8007aa8:	08007a81 	.word	0x08007a81
 8007aac:	08007a81 	.word	0x08007a81
 8007ab0:	08007b05 	.word	0x08007b05
 8007ab4:	08007a81 	.word	0x08007a81
 8007ab8:	08007a81 	.word	0x08007a81
 8007abc:	08007a81 	.word	0x08007a81
 8007ac0:	08007a81 	.word	0x08007a81
 8007ac4:	08007c03 	.word	0x08007c03
 8007ac8:	08007b2f 	.word	0x08007b2f
 8007acc:	08007bbd 	.word	0x08007bbd
 8007ad0:	08007a81 	.word	0x08007a81
 8007ad4:	08007a81 	.word	0x08007a81
 8007ad8:	08007c25 	.word	0x08007c25
 8007adc:	08007a81 	.word	0x08007a81
 8007ae0:	08007b2f 	.word	0x08007b2f
 8007ae4:	08007a81 	.word	0x08007a81
 8007ae8:	08007a81 	.word	0x08007a81
 8007aec:	08007bc5 	.word	0x08007bc5
 8007af0:	6833      	ldr	r3, [r6, #0]
 8007af2:	1d1a      	adds	r2, r3, #4
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	6032      	str	r2, [r6, #0]
 8007af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007afc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b00:	2301      	movs	r3, #1
 8007b02:	e09c      	b.n	8007c3e <_printf_i+0x1e6>
 8007b04:	6833      	ldr	r3, [r6, #0]
 8007b06:	6820      	ldr	r0, [r4, #0]
 8007b08:	1d19      	adds	r1, r3, #4
 8007b0a:	6031      	str	r1, [r6, #0]
 8007b0c:	0606      	lsls	r6, r0, #24
 8007b0e:	d501      	bpl.n	8007b14 <_printf_i+0xbc>
 8007b10:	681d      	ldr	r5, [r3, #0]
 8007b12:	e003      	b.n	8007b1c <_printf_i+0xc4>
 8007b14:	0645      	lsls	r5, r0, #25
 8007b16:	d5fb      	bpl.n	8007b10 <_printf_i+0xb8>
 8007b18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b1c:	2d00      	cmp	r5, #0
 8007b1e:	da03      	bge.n	8007b28 <_printf_i+0xd0>
 8007b20:	232d      	movs	r3, #45	@ 0x2d
 8007b22:	426d      	negs	r5, r5
 8007b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b28:	4858      	ldr	r0, [pc, #352]	@ (8007c8c <_printf_i+0x234>)
 8007b2a:	230a      	movs	r3, #10
 8007b2c:	e011      	b.n	8007b52 <_printf_i+0xfa>
 8007b2e:	6821      	ldr	r1, [r4, #0]
 8007b30:	6833      	ldr	r3, [r6, #0]
 8007b32:	0608      	lsls	r0, r1, #24
 8007b34:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b38:	d402      	bmi.n	8007b40 <_printf_i+0xe8>
 8007b3a:	0649      	lsls	r1, r1, #25
 8007b3c:	bf48      	it	mi
 8007b3e:	b2ad      	uxthmi	r5, r5
 8007b40:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b42:	4852      	ldr	r0, [pc, #328]	@ (8007c8c <_printf_i+0x234>)
 8007b44:	6033      	str	r3, [r6, #0]
 8007b46:	bf14      	ite	ne
 8007b48:	230a      	movne	r3, #10
 8007b4a:	2308      	moveq	r3, #8
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b52:	6866      	ldr	r6, [r4, #4]
 8007b54:	60a6      	str	r6, [r4, #8]
 8007b56:	2e00      	cmp	r6, #0
 8007b58:	db05      	blt.n	8007b66 <_printf_i+0x10e>
 8007b5a:	6821      	ldr	r1, [r4, #0]
 8007b5c:	432e      	orrs	r6, r5
 8007b5e:	f021 0104 	bic.w	r1, r1, #4
 8007b62:	6021      	str	r1, [r4, #0]
 8007b64:	d04b      	beq.n	8007bfe <_printf_i+0x1a6>
 8007b66:	4616      	mov	r6, r2
 8007b68:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b6c:	fb03 5711 	mls	r7, r3, r1, r5
 8007b70:	5dc7      	ldrb	r7, [r0, r7]
 8007b72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b76:	462f      	mov	r7, r5
 8007b78:	42bb      	cmp	r3, r7
 8007b7a:	460d      	mov	r5, r1
 8007b7c:	d9f4      	bls.n	8007b68 <_printf_i+0x110>
 8007b7e:	2b08      	cmp	r3, #8
 8007b80:	d10b      	bne.n	8007b9a <_printf_i+0x142>
 8007b82:	6823      	ldr	r3, [r4, #0]
 8007b84:	07df      	lsls	r7, r3, #31
 8007b86:	d508      	bpl.n	8007b9a <_printf_i+0x142>
 8007b88:	6923      	ldr	r3, [r4, #16]
 8007b8a:	6861      	ldr	r1, [r4, #4]
 8007b8c:	4299      	cmp	r1, r3
 8007b8e:	bfde      	ittt	le
 8007b90:	2330      	movle	r3, #48	@ 0x30
 8007b92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b9a:	1b92      	subs	r2, r2, r6
 8007b9c:	6122      	str	r2, [r4, #16]
 8007b9e:	f8cd a000 	str.w	sl, [sp]
 8007ba2:	464b      	mov	r3, r9
 8007ba4:	aa03      	add	r2, sp, #12
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4640      	mov	r0, r8
 8007baa:	f7ff fee7 	bl	800797c <_printf_common>
 8007bae:	3001      	adds	r0, #1
 8007bb0:	d14a      	bne.n	8007c48 <_printf_i+0x1f0>
 8007bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb6:	b004      	add	sp, #16
 8007bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	f043 0320 	orr.w	r3, r3, #32
 8007bc2:	6023      	str	r3, [r4, #0]
 8007bc4:	4832      	ldr	r0, [pc, #200]	@ (8007c90 <_printf_i+0x238>)
 8007bc6:	2778      	movs	r7, #120	@ 0x78
 8007bc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	6831      	ldr	r1, [r6, #0]
 8007bd0:	061f      	lsls	r7, r3, #24
 8007bd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007bd6:	d402      	bmi.n	8007bde <_printf_i+0x186>
 8007bd8:	065f      	lsls	r7, r3, #25
 8007bda:	bf48      	it	mi
 8007bdc:	b2ad      	uxthmi	r5, r5
 8007bde:	6031      	str	r1, [r6, #0]
 8007be0:	07d9      	lsls	r1, r3, #31
 8007be2:	bf44      	itt	mi
 8007be4:	f043 0320 	orrmi.w	r3, r3, #32
 8007be8:	6023      	strmi	r3, [r4, #0]
 8007bea:	b11d      	cbz	r5, 8007bf4 <_printf_i+0x19c>
 8007bec:	2310      	movs	r3, #16
 8007bee:	e7ad      	b.n	8007b4c <_printf_i+0xf4>
 8007bf0:	4826      	ldr	r0, [pc, #152]	@ (8007c8c <_printf_i+0x234>)
 8007bf2:	e7e9      	b.n	8007bc8 <_printf_i+0x170>
 8007bf4:	6823      	ldr	r3, [r4, #0]
 8007bf6:	f023 0320 	bic.w	r3, r3, #32
 8007bfa:	6023      	str	r3, [r4, #0]
 8007bfc:	e7f6      	b.n	8007bec <_printf_i+0x194>
 8007bfe:	4616      	mov	r6, r2
 8007c00:	e7bd      	b.n	8007b7e <_printf_i+0x126>
 8007c02:	6833      	ldr	r3, [r6, #0]
 8007c04:	6825      	ldr	r5, [r4, #0]
 8007c06:	6961      	ldr	r1, [r4, #20]
 8007c08:	1d18      	adds	r0, r3, #4
 8007c0a:	6030      	str	r0, [r6, #0]
 8007c0c:	062e      	lsls	r6, r5, #24
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	d501      	bpl.n	8007c16 <_printf_i+0x1be>
 8007c12:	6019      	str	r1, [r3, #0]
 8007c14:	e002      	b.n	8007c1c <_printf_i+0x1c4>
 8007c16:	0668      	lsls	r0, r5, #25
 8007c18:	d5fb      	bpl.n	8007c12 <_printf_i+0x1ba>
 8007c1a:	8019      	strh	r1, [r3, #0]
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	6123      	str	r3, [r4, #16]
 8007c20:	4616      	mov	r6, r2
 8007c22:	e7bc      	b.n	8007b9e <_printf_i+0x146>
 8007c24:	6833      	ldr	r3, [r6, #0]
 8007c26:	1d1a      	adds	r2, r3, #4
 8007c28:	6032      	str	r2, [r6, #0]
 8007c2a:	681e      	ldr	r6, [r3, #0]
 8007c2c:	6862      	ldr	r2, [r4, #4]
 8007c2e:	2100      	movs	r1, #0
 8007c30:	4630      	mov	r0, r6
 8007c32:	f7f8 fadd 	bl	80001f0 <memchr>
 8007c36:	b108      	cbz	r0, 8007c3c <_printf_i+0x1e4>
 8007c38:	1b80      	subs	r0, r0, r6
 8007c3a:	6060      	str	r0, [r4, #4]
 8007c3c:	6863      	ldr	r3, [r4, #4]
 8007c3e:	6123      	str	r3, [r4, #16]
 8007c40:	2300      	movs	r3, #0
 8007c42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c46:	e7aa      	b.n	8007b9e <_printf_i+0x146>
 8007c48:	6923      	ldr	r3, [r4, #16]
 8007c4a:	4632      	mov	r2, r6
 8007c4c:	4649      	mov	r1, r9
 8007c4e:	4640      	mov	r0, r8
 8007c50:	47d0      	blx	sl
 8007c52:	3001      	adds	r0, #1
 8007c54:	d0ad      	beq.n	8007bb2 <_printf_i+0x15a>
 8007c56:	6823      	ldr	r3, [r4, #0]
 8007c58:	079b      	lsls	r3, r3, #30
 8007c5a:	d413      	bmi.n	8007c84 <_printf_i+0x22c>
 8007c5c:	68e0      	ldr	r0, [r4, #12]
 8007c5e:	9b03      	ldr	r3, [sp, #12]
 8007c60:	4298      	cmp	r0, r3
 8007c62:	bfb8      	it	lt
 8007c64:	4618      	movlt	r0, r3
 8007c66:	e7a6      	b.n	8007bb6 <_printf_i+0x15e>
 8007c68:	2301      	movs	r3, #1
 8007c6a:	4632      	mov	r2, r6
 8007c6c:	4649      	mov	r1, r9
 8007c6e:	4640      	mov	r0, r8
 8007c70:	47d0      	blx	sl
 8007c72:	3001      	adds	r0, #1
 8007c74:	d09d      	beq.n	8007bb2 <_printf_i+0x15a>
 8007c76:	3501      	adds	r5, #1
 8007c78:	68e3      	ldr	r3, [r4, #12]
 8007c7a:	9903      	ldr	r1, [sp, #12]
 8007c7c:	1a5b      	subs	r3, r3, r1
 8007c7e:	42ab      	cmp	r3, r5
 8007c80:	dcf2      	bgt.n	8007c68 <_printf_i+0x210>
 8007c82:	e7eb      	b.n	8007c5c <_printf_i+0x204>
 8007c84:	2500      	movs	r5, #0
 8007c86:	f104 0619 	add.w	r6, r4, #25
 8007c8a:	e7f5      	b.n	8007c78 <_printf_i+0x220>
 8007c8c:	08008075 	.word	0x08008075
 8007c90:	08008086 	.word	0x08008086

08007c94 <memmove>:
 8007c94:	4288      	cmp	r0, r1
 8007c96:	b510      	push	{r4, lr}
 8007c98:	eb01 0402 	add.w	r4, r1, r2
 8007c9c:	d902      	bls.n	8007ca4 <memmove+0x10>
 8007c9e:	4284      	cmp	r4, r0
 8007ca0:	4623      	mov	r3, r4
 8007ca2:	d807      	bhi.n	8007cb4 <memmove+0x20>
 8007ca4:	1e43      	subs	r3, r0, #1
 8007ca6:	42a1      	cmp	r1, r4
 8007ca8:	d008      	beq.n	8007cbc <memmove+0x28>
 8007caa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cb2:	e7f8      	b.n	8007ca6 <memmove+0x12>
 8007cb4:	4402      	add	r2, r0
 8007cb6:	4601      	mov	r1, r0
 8007cb8:	428a      	cmp	r2, r1
 8007cba:	d100      	bne.n	8007cbe <memmove+0x2a>
 8007cbc:	bd10      	pop	{r4, pc}
 8007cbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cc6:	e7f7      	b.n	8007cb8 <memmove+0x24>

08007cc8 <_sbrk_r>:
 8007cc8:	b538      	push	{r3, r4, r5, lr}
 8007cca:	4d06      	ldr	r5, [pc, #24]	@ (8007ce4 <_sbrk_r+0x1c>)
 8007ccc:	2300      	movs	r3, #0
 8007cce:	4604      	mov	r4, r0
 8007cd0:	4608      	mov	r0, r1
 8007cd2:	602b      	str	r3, [r5, #0]
 8007cd4:	f7fa f84a 	bl	8001d6c <_sbrk>
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	d102      	bne.n	8007ce2 <_sbrk_r+0x1a>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	b103      	cbz	r3, 8007ce2 <_sbrk_r+0x1a>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	20004cbc 	.word	0x20004cbc

08007ce8 <_realloc_r>:
 8007ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cec:	4607      	mov	r7, r0
 8007cee:	4614      	mov	r4, r2
 8007cf0:	460d      	mov	r5, r1
 8007cf2:	b921      	cbnz	r1, 8007cfe <_realloc_r+0x16>
 8007cf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	f7ff bc5b 	b.w	80075b4 <_malloc_r>
 8007cfe:	b92a      	cbnz	r2, 8007d0c <_realloc_r+0x24>
 8007d00:	f7ff fbec 	bl	80074dc <_free_r>
 8007d04:	4625      	mov	r5, r4
 8007d06:	4628      	mov	r0, r5
 8007d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d0c:	f000 f81a 	bl	8007d44 <_malloc_usable_size_r>
 8007d10:	4284      	cmp	r4, r0
 8007d12:	4606      	mov	r6, r0
 8007d14:	d802      	bhi.n	8007d1c <_realloc_r+0x34>
 8007d16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d1a:	d8f4      	bhi.n	8007d06 <_realloc_r+0x1e>
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	4638      	mov	r0, r7
 8007d20:	f7ff fc48 	bl	80075b4 <_malloc_r>
 8007d24:	4680      	mov	r8, r0
 8007d26:	b908      	cbnz	r0, 8007d2c <_realloc_r+0x44>
 8007d28:	4645      	mov	r5, r8
 8007d2a:	e7ec      	b.n	8007d06 <_realloc_r+0x1e>
 8007d2c:	42b4      	cmp	r4, r6
 8007d2e:	4622      	mov	r2, r4
 8007d30:	4629      	mov	r1, r5
 8007d32:	bf28      	it	cs
 8007d34:	4632      	movcs	r2, r6
 8007d36:	f7ff fbc3 	bl	80074c0 <memcpy>
 8007d3a:	4629      	mov	r1, r5
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	f7ff fbcd 	bl	80074dc <_free_r>
 8007d42:	e7f1      	b.n	8007d28 <_realloc_r+0x40>

08007d44 <_malloc_usable_size_r>:
 8007d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d48:	1f18      	subs	r0, r3, #4
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	bfbc      	itt	lt
 8007d4e:	580b      	ldrlt	r3, [r1, r0]
 8007d50:	18c0      	addlt	r0, r0, r3
 8007d52:	4770      	bx	lr

08007d54 <_init>:
 8007d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d56:	bf00      	nop
 8007d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d5a:	bc08      	pop	{r3}
 8007d5c:	469e      	mov	lr, r3
 8007d5e:	4770      	bx	lr

08007d60 <_fini>:
 8007d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d62:	bf00      	nop
 8007d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d66:	bc08      	pop	{r3}
 8007d68:	469e      	mov	lr, r3
 8007d6a:	4770      	bx	lr
