
Thermal_Chamber.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000273c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080027fc  080027fc  000037fc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002838  08002838  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002838  08002838  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002838  08002838  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002838  08002838  00003838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800283c  0800283c  0000383c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002840  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  2000000c  0800284c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  0800284c  000041e0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013fb0  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002842  00000000  00000000  00017fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000c208  00000000  00000000  0001a826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b58  00000000  00000000  00026a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010a0  00000000  00000000  00027588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001008a  00000000  00000000  00028628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000161d4  00000000  00000000  000386b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005c5de  00000000  00000000  0004e886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aae64  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002008  00000000  00000000  000aaea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080027e4 	.word	0x080027e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080027e4 	.word	0x080027e4

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_fmul>:
 8000234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000236:	464f      	mov	r7, r9
 8000238:	4646      	mov	r6, r8
 800023a:	46d6      	mov	lr, sl
 800023c:	0243      	lsls	r3, r0, #9
 800023e:	0a5b      	lsrs	r3, r3, #9
 8000240:	0045      	lsls	r5, r0, #1
 8000242:	b5c0      	push	{r6, r7, lr}
 8000244:	4699      	mov	r9, r3
 8000246:	1c0f      	adds	r7, r1, #0
 8000248:	0e2d      	lsrs	r5, r5, #24
 800024a:	0fc6      	lsrs	r6, r0, #31
 800024c:	2d00      	cmp	r5, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_fmul+0x1e>
 8000250:	e088      	b.n	8000364 <__aeabi_fmul+0x130>
 8000252:	2dff      	cmp	r5, #255	@ 0xff
 8000254:	d100      	bne.n	8000258 <__aeabi_fmul+0x24>
 8000256:	e08d      	b.n	8000374 <__aeabi_fmul+0x140>
 8000258:	2280      	movs	r2, #128	@ 0x80
 800025a:	00db      	lsls	r3, r3, #3
 800025c:	04d2      	lsls	r2, r2, #19
 800025e:	431a      	orrs	r2, r3
 8000260:	2300      	movs	r3, #0
 8000262:	4691      	mov	r9, r2
 8000264:	4698      	mov	r8, r3
 8000266:	469a      	mov	sl, r3
 8000268:	3d7f      	subs	r5, #127	@ 0x7f
 800026a:	027c      	lsls	r4, r7, #9
 800026c:	007b      	lsls	r3, r7, #1
 800026e:	0a64      	lsrs	r4, r4, #9
 8000270:	0e1b      	lsrs	r3, r3, #24
 8000272:	0fff      	lsrs	r7, r7, #31
 8000274:	2b00      	cmp	r3, #0
 8000276:	d068      	beq.n	800034a <__aeabi_fmul+0x116>
 8000278:	2bff      	cmp	r3, #255	@ 0xff
 800027a:	d021      	beq.n	80002c0 <__aeabi_fmul+0x8c>
 800027c:	2280      	movs	r2, #128	@ 0x80
 800027e:	00e4      	lsls	r4, r4, #3
 8000280:	04d2      	lsls	r2, r2, #19
 8000282:	4314      	orrs	r4, r2
 8000284:	4642      	mov	r2, r8
 8000286:	3b7f      	subs	r3, #127	@ 0x7f
 8000288:	195b      	adds	r3, r3, r5
 800028a:	2100      	movs	r1, #0
 800028c:	1c5d      	adds	r5, r3, #1
 800028e:	2a0a      	cmp	r2, #10
 8000290:	dc2e      	bgt.n	80002f0 <__aeabi_fmul+0xbc>
 8000292:	407e      	eors	r6, r7
 8000294:	4642      	mov	r2, r8
 8000296:	2a02      	cmp	r2, #2
 8000298:	dc23      	bgt.n	80002e2 <__aeabi_fmul+0xae>
 800029a:	3a01      	subs	r2, #1
 800029c:	2a01      	cmp	r2, #1
 800029e:	d900      	bls.n	80002a2 <__aeabi_fmul+0x6e>
 80002a0:	e0bd      	b.n	800041e <__aeabi_fmul+0x1ea>
 80002a2:	2902      	cmp	r1, #2
 80002a4:	d06e      	beq.n	8000384 <__aeabi_fmul+0x150>
 80002a6:	2901      	cmp	r1, #1
 80002a8:	d12c      	bne.n	8000304 <__aeabi_fmul+0xd0>
 80002aa:	2000      	movs	r0, #0
 80002ac:	2200      	movs	r2, #0
 80002ae:	05c0      	lsls	r0, r0, #23
 80002b0:	07f6      	lsls	r6, r6, #31
 80002b2:	4310      	orrs	r0, r2
 80002b4:	4330      	orrs	r0, r6
 80002b6:	bce0      	pop	{r5, r6, r7}
 80002b8:	46ba      	mov	sl, r7
 80002ba:	46b1      	mov	r9, r6
 80002bc:	46a8      	mov	r8, r5
 80002be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002c0:	002b      	movs	r3, r5
 80002c2:	33ff      	adds	r3, #255	@ 0xff
 80002c4:	2c00      	cmp	r4, #0
 80002c6:	d065      	beq.n	8000394 <__aeabi_fmul+0x160>
 80002c8:	2203      	movs	r2, #3
 80002ca:	4641      	mov	r1, r8
 80002cc:	4311      	orrs	r1, r2
 80002ce:	0032      	movs	r2, r6
 80002d0:	3501      	adds	r5, #1
 80002d2:	4688      	mov	r8, r1
 80002d4:	407a      	eors	r2, r7
 80002d6:	35ff      	adds	r5, #255	@ 0xff
 80002d8:	290a      	cmp	r1, #10
 80002da:	dd00      	ble.n	80002de <__aeabi_fmul+0xaa>
 80002dc:	e0d8      	b.n	8000490 <__aeabi_fmul+0x25c>
 80002de:	0016      	movs	r6, r2
 80002e0:	2103      	movs	r1, #3
 80002e2:	4640      	mov	r0, r8
 80002e4:	2201      	movs	r2, #1
 80002e6:	4082      	lsls	r2, r0
 80002e8:	20a6      	movs	r0, #166	@ 0xa6
 80002ea:	00c0      	lsls	r0, r0, #3
 80002ec:	4202      	tst	r2, r0
 80002ee:	d020      	beq.n	8000332 <__aeabi_fmul+0xfe>
 80002f0:	4653      	mov	r3, sl
 80002f2:	2b02      	cmp	r3, #2
 80002f4:	d046      	beq.n	8000384 <__aeabi_fmul+0x150>
 80002f6:	2b03      	cmp	r3, #3
 80002f8:	d100      	bne.n	80002fc <__aeabi_fmul+0xc8>
 80002fa:	e0bb      	b.n	8000474 <__aeabi_fmul+0x240>
 80002fc:	4651      	mov	r1, sl
 80002fe:	464c      	mov	r4, r9
 8000300:	2901      	cmp	r1, #1
 8000302:	d0d2      	beq.n	80002aa <__aeabi_fmul+0x76>
 8000304:	002b      	movs	r3, r5
 8000306:	337f      	adds	r3, #127	@ 0x7f
 8000308:	2b00      	cmp	r3, #0
 800030a:	dd70      	ble.n	80003ee <__aeabi_fmul+0x1ba>
 800030c:	0762      	lsls	r2, r4, #29
 800030e:	d004      	beq.n	800031a <__aeabi_fmul+0xe6>
 8000310:	220f      	movs	r2, #15
 8000312:	4022      	ands	r2, r4
 8000314:	2a04      	cmp	r2, #4
 8000316:	d000      	beq.n	800031a <__aeabi_fmul+0xe6>
 8000318:	3404      	adds	r4, #4
 800031a:	0122      	lsls	r2, r4, #4
 800031c:	d503      	bpl.n	8000326 <__aeabi_fmul+0xf2>
 800031e:	4b63      	ldr	r3, [pc, #396]	@ (80004ac <__aeabi_fmul+0x278>)
 8000320:	401c      	ands	r4, r3
 8000322:	002b      	movs	r3, r5
 8000324:	3380      	adds	r3, #128	@ 0x80
 8000326:	2bfe      	cmp	r3, #254	@ 0xfe
 8000328:	dc2c      	bgt.n	8000384 <__aeabi_fmul+0x150>
 800032a:	01a2      	lsls	r2, r4, #6
 800032c:	0a52      	lsrs	r2, r2, #9
 800032e:	b2d8      	uxtb	r0, r3
 8000330:	e7bd      	b.n	80002ae <__aeabi_fmul+0x7a>
 8000332:	2090      	movs	r0, #144	@ 0x90
 8000334:	0080      	lsls	r0, r0, #2
 8000336:	4202      	tst	r2, r0
 8000338:	d127      	bne.n	800038a <__aeabi_fmul+0x156>
 800033a:	38b9      	subs	r0, #185	@ 0xb9
 800033c:	38ff      	subs	r0, #255	@ 0xff
 800033e:	4210      	tst	r0, r2
 8000340:	d06d      	beq.n	800041e <__aeabi_fmul+0x1ea>
 8000342:	003e      	movs	r6, r7
 8000344:	46a1      	mov	r9, r4
 8000346:	468a      	mov	sl, r1
 8000348:	e7d2      	b.n	80002f0 <__aeabi_fmul+0xbc>
 800034a:	2c00      	cmp	r4, #0
 800034c:	d141      	bne.n	80003d2 <__aeabi_fmul+0x19e>
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	431a      	orrs	r2, r3
 8000354:	4690      	mov	r8, r2
 8000356:	002b      	movs	r3, r5
 8000358:	4642      	mov	r2, r8
 800035a:	2101      	movs	r1, #1
 800035c:	1c5d      	adds	r5, r3, #1
 800035e:	2a0a      	cmp	r2, #10
 8000360:	dd97      	ble.n	8000292 <__aeabi_fmul+0x5e>
 8000362:	e7c5      	b.n	80002f0 <__aeabi_fmul+0xbc>
 8000364:	2b00      	cmp	r3, #0
 8000366:	d126      	bne.n	80003b6 <__aeabi_fmul+0x182>
 8000368:	2304      	movs	r3, #4
 800036a:	4698      	mov	r8, r3
 800036c:	3b03      	subs	r3, #3
 800036e:	2500      	movs	r5, #0
 8000370:	469a      	mov	sl, r3
 8000372:	e77a      	b.n	800026a <__aeabi_fmul+0x36>
 8000374:	2b00      	cmp	r3, #0
 8000376:	d118      	bne.n	80003aa <__aeabi_fmul+0x176>
 8000378:	2308      	movs	r3, #8
 800037a:	4698      	mov	r8, r3
 800037c:	3b06      	subs	r3, #6
 800037e:	25ff      	movs	r5, #255	@ 0xff
 8000380:	469a      	mov	sl, r3
 8000382:	e772      	b.n	800026a <__aeabi_fmul+0x36>
 8000384:	20ff      	movs	r0, #255	@ 0xff
 8000386:	2200      	movs	r2, #0
 8000388:	e791      	b.n	80002ae <__aeabi_fmul+0x7a>
 800038a:	2280      	movs	r2, #128	@ 0x80
 800038c:	2600      	movs	r6, #0
 800038e:	20ff      	movs	r0, #255	@ 0xff
 8000390:	03d2      	lsls	r2, r2, #15
 8000392:	e78c      	b.n	80002ae <__aeabi_fmul+0x7a>
 8000394:	4641      	mov	r1, r8
 8000396:	2202      	movs	r2, #2
 8000398:	3501      	adds	r5, #1
 800039a:	4311      	orrs	r1, r2
 800039c:	4688      	mov	r8, r1
 800039e:	35ff      	adds	r5, #255	@ 0xff
 80003a0:	290a      	cmp	r1, #10
 80003a2:	dca5      	bgt.n	80002f0 <__aeabi_fmul+0xbc>
 80003a4:	2102      	movs	r1, #2
 80003a6:	407e      	eors	r6, r7
 80003a8:	e774      	b.n	8000294 <__aeabi_fmul+0x60>
 80003aa:	230c      	movs	r3, #12
 80003ac:	4698      	mov	r8, r3
 80003ae:	3b09      	subs	r3, #9
 80003b0:	25ff      	movs	r5, #255	@ 0xff
 80003b2:	469a      	mov	sl, r3
 80003b4:	e759      	b.n	800026a <__aeabi_fmul+0x36>
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 f8c6 	bl	8000548 <__clzsi2>
 80003bc:	464a      	mov	r2, r9
 80003be:	1f43      	subs	r3, r0, #5
 80003c0:	2576      	movs	r5, #118	@ 0x76
 80003c2:	409a      	lsls	r2, r3
 80003c4:	2300      	movs	r3, #0
 80003c6:	426d      	negs	r5, r5
 80003c8:	4691      	mov	r9, r2
 80003ca:	4698      	mov	r8, r3
 80003cc:	469a      	mov	sl, r3
 80003ce:	1a2d      	subs	r5, r5, r0
 80003d0:	e74b      	b.n	800026a <__aeabi_fmul+0x36>
 80003d2:	0020      	movs	r0, r4
 80003d4:	f000 f8b8 	bl	8000548 <__clzsi2>
 80003d8:	4642      	mov	r2, r8
 80003da:	1f43      	subs	r3, r0, #5
 80003dc:	409c      	lsls	r4, r3
 80003de:	1a2b      	subs	r3, r5, r0
 80003e0:	3b76      	subs	r3, #118	@ 0x76
 80003e2:	2100      	movs	r1, #0
 80003e4:	1c5d      	adds	r5, r3, #1
 80003e6:	2a0a      	cmp	r2, #10
 80003e8:	dc00      	bgt.n	80003ec <__aeabi_fmul+0x1b8>
 80003ea:	e752      	b.n	8000292 <__aeabi_fmul+0x5e>
 80003ec:	e780      	b.n	80002f0 <__aeabi_fmul+0xbc>
 80003ee:	2201      	movs	r2, #1
 80003f0:	1ad3      	subs	r3, r2, r3
 80003f2:	2b1b      	cmp	r3, #27
 80003f4:	dd00      	ble.n	80003f8 <__aeabi_fmul+0x1c4>
 80003f6:	e758      	b.n	80002aa <__aeabi_fmul+0x76>
 80003f8:	359e      	adds	r5, #158	@ 0x9e
 80003fa:	0022      	movs	r2, r4
 80003fc:	40ac      	lsls	r4, r5
 80003fe:	40da      	lsrs	r2, r3
 8000400:	1e63      	subs	r3, r4, #1
 8000402:	419c      	sbcs	r4, r3
 8000404:	4322      	orrs	r2, r4
 8000406:	0753      	lsls	r3, r2, #29
 8000408:	d004      	beq.n	8000414 <__aeabi_fmul+0x1e0>
 800040a:	230f      	movs	r3, #15
 800040c:	4013      	ands	r3, r2
 800040e:	2b04      	cmp	r3, #4
 8000410:	d000      	beq.n	8000414 <__aeabi_fmul+0x1e0>
 8000412:	3204      	adds	r2, #4
 8000414:	0153      	lsls	r3, r2, #5
 8000416:	d537      	bpl.n	8000488 <__aeabi_fmul+0x254>
 8000418:	2001      	movs	r0, #1
 800041a:	2200      	movs	r2, #0
 800041c:	e747      	b.n	80002ae <__aeabi_fmul+0x7a>
 800041e:	0c21      	lsrs	r1, r4, #16
 8000420:	464a      	mov	r2, r9
 8000422:	0424      	lsls	r4, r4, #16
 8000424:	0c24      	lsrs	r4, r4, #16
 8000426:	0027      	movs	r7, r4
 8000428:	0c10      	lsrs	r0, r2, #16
 800042a:	0412      	lsls	r2, r2, #16
 800042c:	0c12      	lsrs	r2, r2, #16
 800042e:	4344      	muls	r4, r0
 8000430:	4357      	muls	r7, r2
 8000432:	4348      	muls	r0, r1
 8000434:	4351      	muls	r1, r2
 8000436:	0c3a      	lsrs	r2, r7, #16
 8000438:	1909      	adds	r1, r1, r4
 800043a:	1852      	adds	r2, r2, r1
 800043c:	4294      	cmp	r4, r2
 800043e:	d903      	bls.n	8000448 <__aeabi_fmul+0x214>
 8000440:	2180      	movs	r1, #128	@ 0x80
 8000442:	0249      	lsls	r1, r1, #9
 8000444:	468c      	mov	ip, r1
 8000446:	4460      	add	r0, ip
 8000448:	043f      	lsls	r7, r7, #16
 800044a:	0411      	lsls	r1, r2, #16
 800044c:	0c3f      	lsrs	r7, r7, #16
 800044e:	19c9      	adds	r1, r1, r7
 8000450:	018c      	lsls	r4, r1, #6
 8000452:	1e67      	subs	r7, r4, #1
 8000454:	41bc      	sbcs	r4, r7
 8000456:	0c12      	lsrs	r2, r2, #16
 8000458:	0e89      	lsrs	r1, r1, #26
 800045a:	1812      	adds	r2, r2, r0
 800045c:	430c      	orrs	r4, r1
 800045e:	0192      	lsls	r2, r2, #6
 8000460:	4314      	orrs	r4, r2
 8000462:	0112      	lsls	r2, r2, #4
 8000464:	d50e      	bpl.n	8000484 <__aeabi_fmul+0x250>
 8000466:	2301      	movs	r3, #1
 8000468:	0862      	lsrs	r2, r4, #1
 800046a:	401c      	ands	r4, r3
 800046c:	4314      	orrs	r4, r2
 800046e:	e749      	b.n	8000304 <__aeabi_fmul+0xd0>
 8000470:	003e      	movs	r6, r7
 8000472:	46a1      	mov	r9, r4
 8000474:	2280      	movs	r2, #128	@ 0x80
 8000476:	464b      	mov	r3, r9
 8000478:	03d2      	lsls	r2, r2, #15
 800047a:	431a      	orrs	r2, r3
 800047c:	0252      	lsls	r2, r2, #9
 800047e:	20ff      	movs	r0, #255	@ 0xff
 8000480:	0a52      	lsrs	r2, r2, #9
 8000482:	e714      	b.n	80002ae <__aeabi_fmul+0x7a>
 8000484:	001d      	movs	r5, r3
 8000486:	e73d      	b.n	8000304 <__aeabi_fmul+0xd0>
 8000488:	0192      	lsls	r2, r2, #6
 800048a:	2000      	movs	r0, #0
 800048c:	0a52      	lsrs	r2, r2, #9
 800048e:	e70e      	b.n	80002ae <__aeabi_fmul+0x7a>
 8000490:	290f      	cmp	r1, #15
 8000492:	d1ed      	bne.n	8000470 <__aeabi_fmul+0x23c>
 8000494:	2280      	movs	r2, #128	@ 0x80
 8000496:	464b      	mov	r3, r9
 8000498:	03d2      	lsls	r2, r2, #15
 800049a:	4213      	tst	r3, r2
 800049c:	d0ea      	beq.n	8000474 <__aeabi_fmul+0x240>
 800049e:	4214      	tst	r4, r2
 80004a0:	d1e8      	bne.n	8000474 <__aeabi_fmul+0x240>
 80004a2:	003e      	movs	r6, r7
 80004a4:	20ff      	movs	r0, #255	@ 0xff
 80004a6:	4322      	orrs	r2, r4
 80004a8:	e701      	b.n	80002ae <__aeabi_fmul+0x7a>
 80004aa:	46c0      	nop			@ (mov r8, r8)
 80004ac:	f7ffffff 	.word	0xf7ffffff

080004b0 <__aeabi_i2f>:
 80004b0:	b570      	push	{r4, r5, r6, lr}
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d013      	beq.n	80004de <__aeabi_i2f+0x2e>
 80004b6:	17c3      	asrs	r3, r0, #31
 80004b8:	18c5      	adds	r5, r0, r3
 80004ba:	405d      	eors	r5, r3
 80004bc:	0fc4      	lsrs	r4, r0, #31
 80004be:	0028      	movs	r0, r5
 80004c0:	f000 f842 	bl	8000548 <__clzsi2>
 80004c4:	239e      	movs	r3, #158	@ 0x9e
 80004c6:	0001      	movs	r1, r0
 80004c8:	1a1b      	subs	r3, r3, r0
 80004ca:	2b96      	cmp	r3, #150	@ 0x96
 80004cc:	dc0f      	bgt.n	80004ee <__aeabi_i2f+0x3e>
 80004ce:	2808      	cmp	r0, #8
 80004d0:	d034      	beq.n	800053c <__aeabi_i2f+0x8c>
 80004d2:	3908      	subs	r1, #8
 80004d4:	408d      	lsls	r5, r1
 80004d6:	026d      	lsls	r5, r5, #9
 80004d8:	0a6d      	lsrs	r5, r5, #9
 80004da:	b2d8      	uxtb	r0, r3
 80004dc:	e002      	b.n	80004e4 <__aeabi_i2f+0x34>
 80004de:	2400      	movs	r4, #0
 80004e0:	2000      	movs	r0, #0
 80004e2:	2500      	movs	r5, #0
 80004e4:	05c0      	lsls	r0, r0, #23
 80004e6:	4328      	orrs	r0, r5
 80004e8:	07e4      	lsls	r4, r4, #31
 80004ea:	4320      	orrs	r0, r4
 80004ec:	bd70      	pop	{r4, r5, r6, pc}
 80004ee:	2b99      	cmp	r3, #153	@ 0x99
 80004f0:	dc16      	bgt.n	8000520 <__aeabi_i2f+0x70>
 80004f2:	1f42      	subs	r2, r0, #5
 80004f4:	2805      	cmp	r0, #5
 80004f6:	d000      	beq.n	80004fa <__aeabi_i2f+0x4a>
 80004f8:	4095      	lsls	r5, r2
 80004fa:	002a      	movs	r2, r5
 80004fc:	4811      	ldr	r0, [pc, #68]	@ (8000544 <__aeabi_i2f+0x94>)
 80004fe:	4002      	ands	r2, r0
 8000500:	076e      	lsls	r6, r5, #29
 8000502:	d009      	beq.n	8000518 <__aeabi_i2f+0x68>
 8000504:	260f      	movs	r6, #15
 8000506:	4035      	ands	r5, r6
 8000508:	2d04      	cmp	r5, #4
 800050a:	d005      	beq.n	8000518 <__aeabi_i2f+0x68>
 800050c:	3204      	adds	r2, #4
 800050e:	0155      	lsls	r5, r2, #5
 8000510:	d502      	bpl.n	8000518 <__aeabi_i2f+0x68>
 8000512:	239f      	movs	r3, #159	@ 0x9f
 8000514:	4002      	ands	r2, r0
 8000516:	1a5b      	subs	r3, r3, r1
 8000518:	0192      	lsls	r2, r2, #6
 800051a:	0a55      	lsrs	r5, r2, #9
 800051c:	b2d8      	uxtb	r0, r3
 800051e:	e7e1      	b.n	80004e4 <__aeabi_i2f+0x34>
 8000520:	2205      	movs	r2, #5
 8000522:	1a12      	subs	r2, r2, r0
 8000524:	0028      	movs	r0, r5
 8000526:	40d0      	lsrs	r0, r2
 8000528:	0002      	movs	r2, r0
 800052a:	0008      	movs	r0, r1
 800052c:	301b      	adds	r0, #27
 800052e:	4085      	lsls	r5, r0
 8000530:	0028      	movs	r0, r5
 8000532:	1e45      	subs	r5, r0, #1
 8000534:	41a8      	sbcs	r0, r5
 8000536:	4302      	orrs	r2, r0
 8000538:	0015      	movs	r5, r2
 800053a:	e7de      	b.n	80004fa <__aeabi_i2f+0x4a>
 800053c:	026d      	lsls	r5, r5, #9
 800053e:	2096      	movs	r0, #150	@ 0x96
 8000540:	0a6d      	lsrs	r5, r5, #9
 8000542:	e7cf      	b.n	80004e4 <__aeabi_i2f+0x34>
 8000544:	fbffffff 	.word	0xfbffffff

08000548 <__clzsi2>:
 8000548:	211c      	movs	r1, #28
 800054a:	2301      	movs	r3, #1
 800054c:	041b      	lsls	r3, r3, #16
 800054e:	4298      	cmp	r0, r3
 8000550:	d301      	bcc.n	8000556 <__clzsi2+0xe>
 8000552:	0c00      	lsrs	r0, r0, #16
 8000554:	3910      	subs	r1, #16
 8000556:	0a1b      	lsrs	r3, r3, #8
 8000558:	4298      	cmp	r0, r3
 800055a:	d301      	bcc.n	8000560 <__clzsi2+0x18>
 800055c:	0a00      	lsrs	r0, r0, #8
 800055e:	3908      	subs	r1, #8
 8000560:	091b      	lsrs	r3, r3, #4
 8000562:	4298      	cmp	r0, r3
 8000564:	d301      	bcc.n	800056a <__clzsi2+0x22>
 8000566:	0900      	lsrs	r0, r0, #4
 8000568:	3904      	subs	r1, #4
 800056a:	a202      	add	r2, pc, #8	@ (adr r2, 8000574 <__clzsi2+0x2c>)
 800056c:	5c10      	ldrb	r0, [r2, r0]
 800056e:	1840      	adds	r0, r0, r1
 8000570:	4770      	bx	lr
 8000572:	46c0      	nop			@ (mov r8, r8)
 8000574:	02020304 	.word	0x02020304
 8000578:	01010101 	.word	0x01010101
	...

08000584 <ADC_Incremental_Write>:
 * @param[in]			- Amount of registers which need to be written
 *
 * @return				- none
 */
uint8_t ADC_Incremental_Write(ADC_Handle_t *pADC, uint8_t RegisterAddress, uint8_t AmountADCRegistersToWrite)
{
 8000584:	0003      	movs	r3, r0
 8000586:	b570      	push	{r4, r5, r6, lr}
	// Check if the parameters which were given to the function are correct
	// 1. Check if initial address is okey
	if (RegisterAddress < ADCDATA_ADDRESS || RegisterAddress > CRCCFG_ADDRESS)
 8000588:	290f      	cmp	r1, #15
 800058a:	d82e      	bhi.n	80005ea <ADC_Incremental_Write+0x66>
	{
		// Generate Error
		return 1;
	}
	// 2. Check if amount to write is not too long
	if (AmountADCRegistersToWrite > (0xE - RegisterAddress))
 800058c:	200e      	movs	r0, #14
 800058e:	1a40      	subs	r0, r0, r1
 8000590:	4282      	cmp	r2, r0
 8000592:	dc2a      	bgt.n	80005ea <ADC_Incremental_Write+0x66>
	// Forming Fast Command for incremental writing
	// Adding Device address to the bits [7:6];
	FastCommandByte = ADC_DEVICE_ADDRESS << 6;

	// Adding address (bits [5:2]) of ADC's register address we want to start writing to
	FastCommandByte += RegisterAddress << 2;
 8000594:	0088      	lsls	r0, r1, #2

	// Adding "Increment writing" command (bits [1:0])
	FastCommandByte += COMMAND_INCREMENTAL_WRITE;
 8000596:	4c3b      	ldr	r4, [pc, #236]	@ (8000684 <ADC_Incremental_Write+0x100>)
 8000598:	3042      	adds	r0, #66	@ 0x42
 800059a:	b2c0      	uxtb	r0, r0
 800059c:	7020      	strb	r0, [r4, #0]
	// Assign first byte for sending SPI writing command with desirable address
	SPIMessage[0] = FastCommandByte;

	// Variable will be responsible for creating exact length of the SPI message
	// Initial value "1" because it will be first byte with system information (previous assignment)
	uint8_t SPIAmountofBytes = 1;
 800059e:	2401      	movs	r4, #1
	SPIMessage[0] = FastCommandByte;
 80005a0:	4d39      	ldr	r5, [pc, #228]	@ (8000688 <ADC_Incremental_Write+0x104>)
 80005a2:	7028      	strb	r0, [r5, #0]
	 *
	 * for loop will go through register which needs to be processed
	 * Switch will decide amount of bytes for each particular register
	 */

	for (uint8_t CurrentRegister = RegisterAddress; CurrentRegister <= AmountADCRegistersToWrite; CurrentRegister++)
 80005a4:	4291      	cmp	r1, r2
 80005a6:	d913      	bls.n	80005d0 <ADC_Incremental_Write+0x4c>
				return 1;			//???????????????    Return error for the function    ???????????????????
		}

	}

	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 80005a8:	2090      	movs	r0, #144	@ 0x90
 80005aa:	2200      	movs	r2, #0
 80005ac:	2110      	movs	r1, #16
 80005ae:	05c0      	lsls	r0, r0, #23
 80005b0:	f000 fd68 	bl	8001084 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI, SPIMessage, SPIAmountofBytes, 10);
 80005b4:	230a      	movs	r3, #10
 80005b6:	0022      	movs	r2, r4
 80005b8:	0029      	movs	r1, r5
 80005ba:	4834      	ldr	r0, [pc, #208]	@ (800068c <ADC_Incremental_Write+0x108>)
 80005bc:	f001 fc90 	bl	8001ee0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 80005c0:	2090      	movs	r0, #144	@ 0x90
 80005c2:	2201      	movs	r2, #1
 80005c4:	05c0      	lsls	r0, r0, #23
 80005c6:	2110      	movs	r1, #16
 80005c8:	f000 fd5c 	bl	8001084 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&SPI, &FastCommandByte, 1, 10);




	return 0;
 80005cc:	2000      	movs	r0, #0
 80005ce:	e00d      	b.n	80005ec <ADC_Incremental_Write+0x68>
		switch (CurrentRegister)
 80005d0:	1e48      	subs	r0, r1, #1
 80005d2:	280d      	cmp	r0, #13
 80005d4:	d809      	bhi.n	80005ea <ADC_Incremental_Write+0x66>
 80005d6:	1c66      	adds	r6, r4, #1
 80005d8:	f7ff fd96 	bl	8000108 <__gnu_thumb1_case_uqi>
 80005dc:	13110f09 	.word	0x13110f09
 80005e0:	25191715 	.word	0x25191715
 80005e4:	453c332c 	.word	0x453c332c
 80005e8:	4a48      	.short	0x4a48
		return 1;
 80005ea:	2001      	movs	r0, #1
}
 80005ec:	bd70      	pop	{r4, r5, r6, pc}
				SPIMessage[SPIAmountofBytes] = *pTemp;
 80005ee:	7918      	ldrb	r0, [r3, #4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 80005f0:	5528      	strb	r0, [r5, r4]
				SPIAmountofBytes++;
 80005f2:	b2f4      	uxtb	r4, r6
	for (uint8_t CurrentRegister = RegisterAddress; CurrentRegister <= AmountADCRegistersToWrite; CurrentRegister++)
 80005f4:	3101      	adds	r1, #1
 80005f6:	b2c9      	uxtb	r1, r1
 80005f8:	e7d4      	b.n	80005a4 <ADC_Incremental_Write+0x20>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 80005fa:	7958      	ldrb	r0, [r3, #5]
 80005fc:	e7f8      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 80005fe:	7998      	ldrb	r0, [r3, #6]
 8000600:	e7f6      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000602:	79d8      	ldrb	r0, [r3, #7]
 8000604:	e7f4      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000606:	7a18      	ldrb	r0, [r3, #8]
 8000608:	e7f2      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800060a:	7a58      	ldrb	r0, [r3, #9]
 800060c:	e7f0      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800060e:	7a98      	ldrb	r0, [r3, #10]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000610:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000612:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000614:	7ad8      	ldrb	r0, [r3, #11]
 8000616:	55a8      	strb	r0, [r5, r6]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000618:	7b1e      	ldrb	r6, [r3, #12]
				SPIAmountofBytes++;
 800061a:	1ca0      	adds	r0, r4, #2
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800061c:	b2c0      	uxtb	r0, r0
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800061e:	542e      	strb	r6, [r5, r0]
				SPIAmountofBytes++;
 8000620:	3403      	adds	r4, #3
				SPIAmountofBytes++;
 8000622:	b2e4      	uxtb	r4, r4
				break;
 8000624:	e7e6      	b.n	80005f4 <ADC_Incremental_Write+0x70>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000626:	7c18      	ldrb	r0, [r3, #16]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000628:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800062a:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800062c:	7c58      	ldrb	r0, [r3, #17]
 800062e:	55a8      	strb	r0, [r5, r6]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000630:	7c9e      	ldrb	r6, [r3, #18]
 8000632:	e7f2      	b.n	800061a <ADC_Incremental_Write+0x96>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000634:	7d18      	ldrb	r0, [r3, #20]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000636:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000638:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800063a:	7d58      	ldrb	r0, [r3, #21]
 800063c:	55a8      	strb	r0, [r5, r6]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800063e:	7d9e      	ldrb	r6, [r3, #22]
 8000640:	e7eb      	b.n	800061a <ADC_Incremental_Write+0x96>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000642:	7e18      	ldrb	r0, [r3, #24]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000644:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000646:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000648:	7e58      	ldrb	r0, [r3, #25]
 800064a:	55a8      	strb	r0, [r5, r6]
				SPIAmountofBytes++;
 800064c:	1ca0      	adds	r0, r4, #2
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800064e:	7e9e      	ldrb	r6, [r3, #26]
 8000650:	b2c0      	uxtb	r0, r0
 8000652:	e7e4      	b.n	800061e <ADC_Incremental_Write+0x9a>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000654:	7f18      	ldrb	r0, [r3, #28]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000656:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000658:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800065a:	7f58      	ldrb	r0, [r3, #29]
 800065c:	55a8      	strb	r0, [r5, r6]
				SPIAmountofBytes++;
 800065e:	1ca0      	adds	r0, r4, #2
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000660:	7f9e      	ldrb	r6, [r3, #30]
 8000662:	b2c0      	uxtb	r0, r0
 8000664:	e7db      	b.n	800061e <ADC_Incremental_Write+0x9a>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000666:	1c58      	adds	r0, r3, #1
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000668:	7fc0      	ldrb	r0, [r0, #31]
 800066a:	e7c1      	b.n	80005f0 <ADC_Incremental_Write+0x6c>
 800066c:	1c98      	adds	r0, r3, #2
 800066e:	e7fb      	b.n	8000668 <ADC_Incremental_Write+0xe4>
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000670:	1cd8      	adds	r0, r3, #3
 8000672:	7fc0      	ldrb	r0, [r0, #31]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000674:	b2f6      	uxtb	r6, r6
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000676:	5528      	strb	r0, [r5, r4]
				SPIMessage[SPIAmountofBytes] = *pTemp;
 8000678:	1d18      	adds	r0, r3, #4
 800067a:	7fc0      	ldrb	r0, [r0, #31]
				SPIAmountofBytes++;
 800067c:	3402      	adds	r4, #2
				SPIMessage[SPIAmountofBytes] = *pTemp;
 800067e:	55a8      	strb	r0, [r5, r6]
				SPIAmountofBytes++;
 8000680:	e7cf      	b.n	8000622 <ADC_Incremental_Write+0x9e>
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	20000048 	.word	0x20000048
 8000688:	20000049 	.word	0x20000049
 800068c:	20000124 	.word	0x20000124

08000690 <ADC_Init>:
	pADC->RESERVED1 = 0x900000;
 8000690:	2390      	movs	r3, #144	@ 0x90
	pADC->RESERVED2 = 0x50;
 8000692:	2250      	movs	r2, #80	@ 0x50
	pADC->RESERVED1 = 0x900000;
 8000694:	041b      	lsls	r3, r3, #16
{
 8000696:	b510      	push	{r4, lr}
	pADC->RESERVED1 = 0x900000;
 8000698:	61c3      	str	r3, [r0, #28]
	pADC->RESERVED2 = 0x50;
 800069a:	1c43      	adds	r3, r0, #1
 800069c:	77da      	strb	r2, [r3, #31]
	pADC->RESERVED3 = 0x0009;
 800069e:	2309      	movs	r3, #9
 80006a0:	8443      	strh	r3, [r0, #34]	@ 0x22
	pADC->SCAN.RESERVED = 0x00;
 80006a2:	7b03      	ldrb	r3, [r0, #12]
 80006a4:	3a40      	subs	r2, #64	@ 0x40
 80006a6:	4393      	bics	r3, r2
 80006a8:	7303      	strb	r3, [r0, #12]
	pADC->Config0.CONFIG0 = 0x03;
 80006aa:	8882      	ldrh	r2, [r0, #4]
 80006ac:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <ADC_Init+0x3c>)
	ADC_Incremental_Write(pADC, CONFIG0_ADDRESS, INITIALIZATION_AMOUNT_OF_REGISTERS);
 80006ae:	2101      	movs	r1, #1
	pADC->Config0.CONFIG0 = 0x03;
 80006b0:	401a      	ands	r2, r3
 80006b2:	23c0      	movs	r3, #192	@ 0xc0
 80006b4:	4313      	orrs	r3, r2
 80006b6:	8083      	strh	r3, [r0, #4]
	pADC->Config2.RESERVED = 0x03;
 80006b8:	2303      	movs	r3, #3
 80006ba:	7982      	ldrb	r2, [r0, #6]
 80006bc:	4313      	orrs	r3, r2
 80006be:	7183      	strb	r3, [r0, #6]
	ADC_Incremental_Write(pADC, CONFIG0_ADDRESS, INITIALIZATION_AMOUNT_OF_REGISTERS);
 80006c0:	220d      	movs	r2, #13
 80006c2:	f7ff ff5f 	bl	8000584 <ADC_Incremental_Write>
}
 80006c6:	2000      	movs	r0, #0
 80006c8:	bd10      	pop	{r4, pc}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	fffffc3f 	.word	0xfffffc3f

080006d0 <ADC_Start_Conversion>:
 * @param[in]			- Address of ADC handler
 *
 * @return				- none
 */
void ADC_Start_Conversion(ADC_Handle_t *pADC)
{
 80006d0:	b570      	push	{r4, r5, r6, lr}
	// Adding command, bits [5:0]
	FastCommandByte += FC_START_CONVERSION;

	//Start_SPI3_TransmitReceive(&FastCommandByte, SPIDUMMYData, 1);
	// Transfer this via SPI
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 80006d2:	2590      	movs	r5, #144	@ 0x90
	FastCommandByte += FC_START_CONVERSION;
 80006d4:	2368      	movs	r3, #104	@ 0x68
 80006d6:	4c0a      	ldr	r4, [pc, #40]	@ (8000700 <ADC_Start_Conversion+0x30>)
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 80006d8:	05ed      	lsls	r5, r5, #23
 80006da:	0028      	movs	r0, r5
 80006dc:	2200      	movs	r2, #0
 80006de:	2110      	movs	r1, #16
	FastCommandByte += FC_START_CONVERSION;
 80006e0:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 80006e2:	f000 fccf 	bl	8001084 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&SPI, &FastCommandByte, 1, 10);
 80006e6:	230a      	movs	r3, #10
 80006e8:	0021      	movs	r1, r4
 80006ea:	2201      	movs	r2, #1
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <ADC_Start_Conversion+0x34>)
 80006ee:	f001 fbf7 	bl	8001ee0 <HAL_SPI_Transmit>
	//HAL_SPI_Transmit_IT(&SPI, &FastCommandByte, 1);
	// HAL_SPI_Transmit_DMA(&SPI, &FastCommandByte, 1);
	//__HAL_DMA_DISABLE_IT(&hdma_spi3_tx, DMA_IT_HT);
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 80006f2:	0028      	movs	r0, r5
 80006f4:	2201      	movs	r2, #1
 80006f6:	2110      	movs	r1, #16
 80006f8:	f000 fcc4 	bl	8001084 <HAL_GPIO_WritePin>
}
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	20000048 	.word	0x20000048
 8000704:	20000124 	.word	0x20000124

08000708 <ADC_Full_Reset>:
 * @param[in]			- Address of ADC handler
 *
 * @return				- none
 */
void ADC_Full_Reset(ADC_Handle_t *pADC)
{
 8000708:	b570      	push	{r4, r5, r6, lr}

	// Adding command, bits [5:0]
	FastCommandByte += FC_DEVICE_FULL_RESET;

	// Transfer this via SPI
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 800070a:	2590      	movs	r5, #144	@ 0x90
	FastCommandByte += FC_DEVICE_FULL_RESET;
 800070c:	2378      	movs	r3, #120	@ 0x78
 800070e:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <ADC_Full_Reset+0x30>)
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 8000710:	05ed      	lsls	r5, r5, #23
 8000712:	0028      	movs	r0, r5
 8000714:	2200      	movs	r2, #0
 8000716:	2110      	movs	r1, #16
	FastCommandByte += FC_DEVICE_FULL_RESET;
 8000718:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 800071a:	f000 fcb3 	bl	8001084 <HAL_GPIO_WritePin>
	//Start_SPI_Transmit(&FastCommandByte, 1);
	HAL_SPI_Transmit(&SPI, &FastCommandByte, 1, 10);
 800071e:	230a      	movs	r3, #10
 8000720:	0021      	movs	r1, r4
 8000722:	2201      	movs	r2, #1
 8000724:	4805      	ldr	r0, [pc, #20]	@ (800073c <ADC_Full_Reset+0x34>)
 8000726:	f001 fbdb 	bl	8001ee0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 800072a:	0028      	movs	r0, r5
 800072c:	2201      	movs	r2, #1
 800072e:	2110      	movs	r1, #16
 8000730:	f000 fca8 	bl	8001084 <HAL_GPIO_WritePin>
}
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	20000048 	.word	0x20000048
 800073c:	20000124 	.word	0x20000124

08000740 <ADC_Proccess_Data>:




void ADC_Proccess_Data(void)
{
 8000740:	b510      	push	{r4, lr}
	// Check errors
	ADC_Check_Errors(ADCReceivedData[0]);
 8000742:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <ADC_Proccess_Data+0x34>)

	// Check if new data available
	if (!(ADCReceivedData[0] & ADC_STATUS_DATA_READY_MASK))
 8000744:	781a      	ldrb	r2, [r3, #0]
 8000746:	0752      	lsls	r2, r2, #29
 8000748:	d412      	bmi.n	8000770 <ADC_Proccess_Data+0x30>
	{
		//Transfer array of bytes to the 32 bit variable:
		ReadData = ADCReceivedData[1];
		ReadData <<= 8;
		ReadData += ADCReceivedData[2];
 800074a:	7898      	ldrb	r0, [r3, #2]
 800074c:	785a      	ldrb	r2, [r3, #1]
 800074e:	0200      	lsls	r0, r0, #8
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <ADC_Proccess_Data+0x38>)
 8000752:	4310      	orrs	r0, r2
 8000754:	ba42      	rev16	r2, r0
 8000756:	801a      	strh	r2, [r3, #0]
 8000758:	bac0      	revsh	r0, r0

		// Calculating real Voltage
		Voltage =  VREF * ReadData / 32768;
 800075a:	f7ff fea9 	bl	80004b0 <__aeabi_i2f>
 800075e:	4907      	ldr	r1, [pc, #28]	@ (800077c <ADC_Proccess_Data+0x3c>)
 8000760:	f7ff fd68 	bl	8000234 <__aeabi_fmul>
 8000764:	21e0      	movs	r1, #224	@ 0xe0
 8000766:	0589      	lsls	r1, r1, #22
 8000768:	f7ff fd64 	bl	8000234 <__aeabi_fmul>
 800076c:	4c04      	ldr	r4, [pc, #16]	@ (8000780 <ADC_Proccess_Data+0x40>)
 800076e:	6020      	str	r0, [r4, #0]
	{
		// if no new data available, just return previous value
	}
	// Check if new data available to read from ADC:

}
 8000770:	bd10      	pop	{r4, pc}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	2000002a 	.word	0x2000002a
 8000778:	20000028 	.word	0x20000028
 800077c:	40400000 	.word	0x40400000
 8000780:	20000064 	.word	0x20000064

08000784 <ADC_Get_Measured_DATA>:
{
 8000784:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 8000786:	2590      	movs	r5, #144	@ 0x90
	FastCommandByte += COMMAND_STATIC_READ;
 8000788:	2341      	movs	r3, #65	@ 0x41
 800078a:	4c0c      	ldr	r4, [pc, #48]	@ (80007bc <ADC_Get_Measured_DATA+0x38>)
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 800078c:	05ed      	lsls	r5, r5, #23
 800078e:	0028      	movs	r0, r5
 8000790:	2200      	movs	r2, #0
 8000792:	2110      	movs	r1, #16
	FastCommandByte += COMMAND_STATIC_READ;
 8000794:	7023      	strb	r3, [r4, #0]
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_RESET);
 8000796:	f000 fc75 	bl	8001084 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&SPI, &FastCommandByte, ADCReceivedData, 3, 10);
 800079a:	230a      	movs	r3, #10
 800079c:	0021      	movs	r1, r4
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	4a07      	ldr	r2, [pc, #28]	@ (80007c0 <ADC_Get_Measured_DATA+0x3c>)
 80007a2:	3b07      	subs	r3, #7
 80007a4:	4807      	ldr	r0, [pc, #28]	@ (80007c4 <ADC_Get_Measured_DATA+0x40>)
 80007a6:	f001 fc5d 	bl	8002064 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 80007aa:	0028      	movs	r0, r5
 80007ac:	2201      	movs	r2, #1
 80007ae:	2110      	movs	r1, #16
 80007b0:	f000 fc68 	bl	8001084 <HAL_GPIO_WritePin>
	ADC_Proccess_Data();
 80007b4:	f7ff ffc4 	bl	8000740 <ADC_Proccess_Data>
}
 80007b8:	2000      	movs	r0, #0
 80007ba:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80007bc:	20000048 	.word	0x20000048
 80007c0:	2000002a 	.word	0x2000002a
 80007c4:	20000124 	.word	0x20000124

080007c8 <Expander_Init>:
 * @return				- none
 */
void Expander_Init(Expander_Handle_t *pExpander)
{
	//temporary variable to create an I2C message
	uint8_t temp[2] = {0};
 80007c8:	2300      	movs	r3, #0
{
 80007ca:	b5f0      	push	{r4, r5, r6, r7, lr}

	// Reset Output register
	temp[0] = COMMAND_OUTPUT_PORT_REGISTER;
	temp[1] = 0;
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007cc:	270a      	movs	r7, #10
{
 80007ce:	b085      	sub	sp, #20
	uint8_t temp[2] = {0};
 80007d0:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007d2:	4e11      	ldr	r6, [pc, #68]	@ (8000818 <Expander_Init+0x50>)
	uint8_t temp[2] = {0};
 80007d4:	8023      	strh	r3, [r4, #0]
	temp[0] = COMMAND_OUTPUT_PORT_REGISTER;
 80007d6:	3301      	adds	r3, #1
{
 80007d8:	0005      	movs	r5, r0
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007da:	7801      	ldrb	r1, [r0, #0]
	temp[0] = COMMAND_OUTPUT_PORT_REGISTER;
 80007dc:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007de:	0022      	movs	r2, r4
 80007e0:	0030      	movs	r0, r6
 80007e2:	9700      	str	r7, [sp, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	f000 fdef 	bl	80013c8 <HAL_I2C_Master_Transmit>

	// Sending configuration register to the Device
	temp[0] = COMMAND_CONFIGURATION_REGISTER;
 80007ea:	2303      	movs	r3, #3
 80007ec:	7023      	strb	r3, [r4, #0]
	temp[1] = pExpander->ConfigReg;
 80007ee:	792b      	ldrb	r3, [r5, #4]
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007f0:	7829      	ldrb	r1, [r5, #0]
	temp[1] = pExpander->ConfigReg;
 80007f2:	7063      	strb	r3, [r4, #1]
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 80007f4:	0022      	movs	r2, r4
 80007f6:	2302      	movs	r3, #2
 80007f8:	0030      	movs	r0, r6
 80007fa:	9700      	str	r7, [sp, #0]
 80007fc:	f000 fde4 	bl	80013c8 <HAL_I2C_Master_Transmit>

	// Sending polarity register to the Device
	temp[0] = COMMAND_POLARITY_INVERSION_REGISTER;
 8000800:	2302      	movs	r3, #2
 8000802:	7023      	strb	r3, [r4, #0]
	temp[1] = pExpander->PolarityPortReg;
 8000804:	78ea      	ldrb	r2, [r5, #3]
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 8000806:	7829      	ldrb	r1, [r5, #0]
	temp[1] = pExpander->PolarityPortReg;
 8000808:	7062      	strb	r2, [r4, #1]
	HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 800080a:	0030      	movs	r0, r6
 800080c:	0022      	movs	r2, r4
 800080e:	9700      	str	r7, [sp, #0]
 8000810:	f000 fdda 	bl	80013c8 <HAL_I2C_Master_Transmit>



}
 8000814:	b005      	add	sp, #20
 8000816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000818:	20000188 	.word	0x20000188

0800081c <Expander_Write_Single_Bit>:

 *
 * @return				- Error if the pin is configure as an input and user try to assign value to this pin
 */
DeviceState Expander_Write_Single_Bit(Expander_Handle_t *pExpander, uint8_t BitNumber, PinState State)
{
 800081c:	b5f0      	push	{r4, r5, r6, r7, lr}
	// Before writing to the GPIO pin,
	// we need to make sure that this particular bin was configure as an output
	if (!((pExpander->ConfigReg) & (1 << BitNumber)))
 800081e:	7903      	ldrb	r3, [r0, #4]
 8000820:	2501      	movs	r5, #1
 8000822:	410b      	asrs	r3, r1
{
 8000824:	0004      	movs	r4, r0
 8000826:	0016      	movs	r6, r2
			return DEVICE_OK;
		}
	}
	else
	{
		return DEVICE_ERROR;
 8000828:	0028      	movs	r0, r5
{
 800082a:	b085      	sub	sp, #20
	if (!((pExpander->ConfigReg) & (1 << BitNumber)))
 800082c:	422b      	tst	r3, r5
 800082e:	d112      	bne.n	8000856 <Expander_Write_Single_Bit+0x3a>
			pExpander->OutputPortReg |= 1 << BitNumber;
 8000830:	002f      	movs	r7, r5
 8000832:	78a3      	ldrb	r3, [r4, #2]
 8000834:	408f      	lsls	r7, r1
 8000836:	480b      	ldr	r0, [pc, #44]	@ (8000864 <Expander_Write_Single_Bit+0x48>)
			HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 8000838:	7821      	ldrb	r1, [r4, #0]
 800083a:	aa03      	add	r2, sp, #12
		if (State == PIN_SET)
 800083c:	42ae      	cmp	r6, r5
 800083e:	d10c      	bne.n	800085a <Expander_Write_Single_Bit+0x3e>
			pExpander->OutputPortReg |= 1 << BitNumber;
 8000840:	433b      	orrs	r3, r7
 8000842:	b2db      	uxtb	r3, r3
 8000844:	70a3      	strb	r3, [r4, #2]
			temp[0] = COMMAND_OUTPUT_PORT_REGISTER;
 8000846:	7016      	strb	r6, [r2, #0]
			temp[1] = pExpander->OutputPortReg;
 8000848:	7053      	strb	r3, [r2, #1]
			HAL_I2C_Master_Transmit(&I2C, pExpander->ExpanderAddress, temp, 2, 10);
 800084a:	230a      	movs	r3, #10
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	3b08      	subs	r3, #8
 8000850:	f000 fdba 	bl	80013c8 <HAL_I2C_Master_Transmit>
			return DEVICE_OK;
 8000854:	2000      	movs	r0, #0
	}

}
 8000856:	b005      	add	sp, #20
 8000858:	bdf0      	pop	{r4, r5, r6, r7, pc}
			pExpander->OutputPortReg &=~(1 << BitNumber);
 800085a:	43bb      	bics	r3, r7
 800085c:	70a3      	strb	r3, [r4, #2]
			temp[0] = COMMAND_OUTPUT_PORT_REGISTER;
 800085e:	7015      	strb	r5, [r2, #0]
 8000860:	e7f2      	b.n	8000848 <Expander_Write_Single_Bit+0x2c>
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	20000188 	.word	0x20000188

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800086a:	2610      	movs	r6, #16
{
 800086c:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	222c      	movs	r2, #44	@ 0x2c
 8000870:	2100      	movs	r1, #0
 8000872:	a809      	add	r0, sp, #36	@ 0x24
 8000874:	f001 ff8a 	bl	800278c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000878:	0032      	movs	r2, r6
 800087a:	2100      	movs	r1, #0
 800087c:	4668      	mov	r0, sp
 800087e:	f001 ff85 	bl	800278c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000882:	0032      	movs	r2, r6
 8000884:	2100      	movs	r1, #0
 8000886:	a804      	add	r0, sp, #16
 8000888:	f001 ff80 	bl	800278c <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800088c:	23a0      	movs	r3, #160	@ 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800088e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000890:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000892:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000894:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000896:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000898:	950b      	str	r5, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800089a:	960c      	str	r6, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089c:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800089e:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a0:	f000 fe7c 	bl	800159c <HAL_RCC_OscConfig>
 80008a4:	2800      	cmp	r0, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008aa:	e7fe      	b.n	80008aa <SystemClock_Config+0x42>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ac:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ae:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b0:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008b2:	0029      	movs	r1, r5
 80008b4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b6:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b8:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008ba:	f001 f893 	bl	80019e4 <HAL_RCC_ClockConfig>
 80008be:	2800      	cmp	r0, #0
 80008c0:	d001      	beq.n	80008c6 <SystemClock_Config+0x5e>
 80008c2:	b672      	cpsid	i
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <SystemClock_Config+0x5c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80008c6:	2321      	movs	r3, #33	@ 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80008c8:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80008ca:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80008ce:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d0:	f001 f91c 	bl	8001b0c <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	2800      	cmp	r0, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x74>
 80008d8:	b672      	cpsid	i
  while (1)
 80008da:	e7fe      	b.n	80008da <SystemClock_Config+0x72>
}
 80008dc:	b014      	add	sp, #80	@ 0x50
 80008de:	bd70      	pop	{r4, r5, r6, pc}

080008e0 <main>:
{
 80008e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e2:	b08b      	sub	sp, #44	@ 0x2c
  HAL_Init();
 80008e4:	f000 fa70 	bl	8000dc8 <HAL_Init>
  SystemClock_Config();
 80008e8:	f7ff ffbe 	bl	8000868 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	2214      	movs	r2, #20
 80008ee:	2100      	movs	r1, #0
 80008f0:	a805      	add	r0, sp, #20
 80008f2:	f001 ff4b 	bl	800278c <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008f6:	2180      	movs	r1, #128	@ 0x80
 80008f8:	4b88      	ldr	r3, [pc, #544]	@ (8000b1c <main+0x23c>)
 80008fa:	03c9      	lsls	r1, r1, #15
 80008fc:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOF, FAN_1_EN_Pin|FAN_2_EN_Pin, GPIO_PIN_RESET);
 80008fe:	4888      	ldr	r0, [pc, #544]	@ (8000b20 <main+0x240>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000900:	430a      	orrs	r2, r1
 8000902:	615a      	str	r2, [r3, #20]
 8000904:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2600      	movs	r6, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000908:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090a:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800090c:	9202      	str	r2, [sp, #8]
 800090e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000910:	695a      	ldr	r2, [r3, #20]
 8000912:	0289      	lsls	r1, r1, #10
 8000914:	430a      	orrs	r2, r1
 8000916:	615a      	str	r2, [r3, #20]
 8000918:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091a:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000920:	9203      	str	r2, [sp, #12]
 8000922:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000924:	695a      	ldr	r2, [r3, #20]
 8000926:	02c9      	lsls	r1, r1, #11
 8000928:	430a      	orrs	r2, r1
 800092a:	615a      	str	r2, [r3, #20]
 800092c:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOF, FAN_1_EN_Pin|FAN_2_EN_Pin, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000930:	400b      	ands	r3, r1
 8000932:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOF, FAN_1_EN_Pin|FAN_2_EN_Pin, GPIO_PIN_RESET);
 8000934:	2103      	movs	r1, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOF, FAN_1_EN_Pin|FAN_2_EN_Pin, GPIO_PIN_RESET);
 8000938:	f000 fba4 	bl	8001084 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FAN_3_EN_GPIO_Port, FAN_3_EN_Pin, GPIO_PIN_RESET);
 800093c:	2090      	movs	r0, #144	@ 0x90
 800093e:	2200      	movs	r2, #0
 8000940:	2102      	movs	r1, #2
 8000942:	05c0      	lsls	r0, r0, #23
 8000944:	f000 fb9e 	bl	8001084 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 8000948:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = FAN_1_EN_Pin|FAN_2_EN_Pin;
 800094a:	2703      	movs	r7, #3
  HAL_GPIO_WritePin(ADC_nCS_GPIO_Port, ADC_nCS_Pin, GPIO_PIN_SET);
 800094c:	2201      	movs	r2, #1
 800094e:	2110      	movs	r1, #16
 8000950:	05c0      	lsls	r0, r0, #23
 8000952:	f000 fb97 	bl	8001084 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000956:	4872      	ldr	r0, [pc, #456]	@ (8000b20 <main+0x240>)
 8000958:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800095a:	2484      	movs	r4, #132	@ 0x84
  GPIO_InitStruct.Pin = FAN_1_EN_Pin|FAN_2_EN_Pin;
 800095c:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000964:	f000 fad6 	bl	8000f14 <HAL_GPIO_Init>
  HAL_GPIO_Init(IOEXPANDER_INT_L_GPIO_Port, &GPIO_InitStruct);
 8000968:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800096a:	03a4      	lsls	r4, r4, #14
  HAL_GPIO_Init(IOEXPANDER_INT_L_GPIO_Port, &GPIO_InitStruct);
 800096c:	a905      	add	r1, sp, #20
 800096e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000970:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = IOEXPANDER_INT_L_Pin;
 8000972:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000974:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(IOEXPANDER_INT_L_GPIO_Port, &GPIO_InitStruct);
 8000976:	f000 facd 	bl	8000f14 <HAL_GPIO_Init>
  HAL_GPIO_Init(FAN_3_EN_GPIO_Port, &GPIO_InitStruct);
 800097a:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = FAN_3_EN_Pin;
 800097c:	2302      	movs	r3, #2
  HAL_GPIO_Init(FAN_3_EN_GPIO_Port, &GPIO_InitStruct);
 800097e:	a905      	add	r1, sp, #20
 8000980:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = FAN_3_EN_Pin;
 8000982:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000984:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(FAN_3_EN_GPIO_Port, &GPIO_InitStruct);
 800098a:	f000 fac3 	bl	8000f14 <HAL_GPIO_Init>
  HAL_GPIO_Init(ADC_nCS_GPIO_Port, &GPIO_InitStruct);
 800098e:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pin = ADC_nCS_Pin;
 8000990:	2310      	movs	r3, #16
  HAL_GPIO_Init(ADC_nCS_GPIO_Port, &GPIO_InitStruct);
 8000992:	a905      	add	r1, sp, #20
 8000994:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = ADC_nCS_Pin;
 8000996:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800099a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800099c:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(ADC_nCS_GPIO_Port, &GPIO_InitStruct);
 800099e:	f000 fab9 	bl	8000f14 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ADC_IRQ_Pin;
 80009a2:	2302      	movs	r3, #2
  HAL_GPIO_Init(ADC_IRQ_GPIO_Port, &GPIO_InitStruct);
 80009a4:	485f      	ldr	r0, [pc, #380]	@ (8000b24 <main+0x244>)
 80009a6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = ADC_IRQ_Pin;
 80009a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009aa:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009ac:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(ADC_IRQ_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f000 fab1 	bl	8000f14 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80009b2:	0031      	movs	r1, r6
 80009b4:	0032      	movs	r2, r6
 80009b6:	2005      	movs	r0, #5
 80009b8:	f000 fa3a 	bl	8000e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80009bc:	2005      	movs	r0, #5
 80009be:	f000 fa61 	bl	8000e84 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 80009c2:	4c59      	ldr	r4, [pc, #356]	@ (8000b28 <main+0x248>)
 80009c4:	4b59      	ldr	r3, [pc, #356]	@ (8000b2c <main+0x24c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c6:	0020      	movs	r0, r4
  hi2c1.Instance = I2C1;
 80009c8:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80009ca:	4b59      	ldr	r3, [pc, #356]	@ (8000b30 <main+0x250>)
  hi2c1.Init.OwnAddress1 = 0;
 80009cc:	60a6      	str	r6, [r4, #8]
  hi2c1.Init.Timing = 0x2000090E;
 80009ce:	6063      	str	r3, [r4, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d0:	60e5      	str	r5, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009d2:	6126      	str	r6, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009d4:	6166      	str	r6, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009d6:	61a6      	str	r6, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009d8:	61e6      	str	r6, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009da:	6226      	str	r6, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009dc:	f000 fc96 	bl	800130c <HAL_I2C_Init>
 80009e0:	0001      	movs	r1, r0
 80009e2:	42b0      	cmp	r0, r6
 80009e4:	d001      	beq.n	80009ea <main+0x10a>
 80009e6:	b672      	cpsid	i
  while (1)
 80009e8:	e7fe      	b.n	80009e8 <main+0x108>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ea:	0020      	movs	r0, r4
 80009ec:	f000 fd8c 	bl	8001508 <HAL_I2CEx_ConfigAnalogFilter>
 80009f0:	1e01      	subs	r1, r0, #0
 80009f2:	d001      	beq.n	80009f8 <main+0x118>
 80009f4:	b672      	cpsid	i
  while (1)
 80009f6:	e7fe      	b.n	80009f6 <main+0x116>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009f8:	0020      	movs	r0, r4
 80009fa:	f000 fdab 	bl	8001554 <HAL_I2CEx_ConfigDigitalFilter>
 80009fe:	1e03      	subs	r3, r0, #0
 8000a00:	d001      	beq.n	8000a06 <main+0x126>
 8000a02:	b672      	cpsid	i
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <main+0x124>
  hspi1.Instance = SPI1;
 8000a06:	484b      	ldr	r0, [pc, #300]	@ (8000b34 <main+0x254>)
 8000a08:	4a4b      	ldr	r2, [pc, #300]	@ (8000b38 <main+0x258>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a0a:	6083      	str	r3, [r0, #8]
  hspi1.Instance = SPI1;
 8000a0c:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a0e:	2282      	movs	r2, #130	@ 0x82
 8000a10:	0052      	lsls	r2, r2, #1
 8000a12:	6042      	str	r2, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a14:	22e0      	movs	r2, #224	@ 0xe0
 8000a16:	00d2      	lsls	r2, r2, #3
 8000a18:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a1a:	2280      	movs	r2, #128	@ 0x80
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a1c:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a1e:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a20:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a22:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a24:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a26:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a28:	2308      	movs	r3, #8
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a2a:	0092      	lsls	r2, r2, #2
 8000a2c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a2e:	3ae9      	subs	r2, #233	@ 0xe9
 8000a30:	3aff      	subs	r2, #255	@ 0xff
 8000a32:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8000a34:	3a11      	subs	r2, #17
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a36:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi1.Init.CRCPolynomial = 7;
 8000a38:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a3a:	f001 f9d9 	bl	8001df0 <HAL_SPI_Init>
 8000a3e:	1e03      	subs	r3, r0, #0
 8000a40:	d001      	beq.n	8000a46 <main+0x166>
 8000a42:	b672      	cpsid	i
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <main+0x164>
  huart1.Instance = USART1;
 8000a46:	483d      	ldr	r0, [pc, #244]	@ (8000b3c <main+0x25c>)
 8000a48:	4a3d      	ldr	r2, [pc, #244]	@ (8000b40 <main+0x260>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	6083      	str	r3, [r0, #8]
  huart1.Instance = USART1;
 8000a4c:	6002      	str	r2, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8000a4e:	2296      	movs	r2, #150	@ 0x96
 8000a50:	0212      	lsls	r2, r2, #8
 8000a52:	6042      	str	r2, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a54:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a56:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a58:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a5a:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5c:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a5e:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a60:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a62:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a64:	f001 fe60 	bl	8002728 <HAL_UART_Init>
 8000a68:	1e07      	subs	r7, r0, #0
 8000a6a:	d001      	beq.n	8000a70 <main+0x190>
 8000a6c:	b672      	cpsid	i
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <main+0x18e>
  HAL_Delay(1000);
 8000a70:	20fa      	movs	r0, #250	@ 0xfa
 8000a72:	0080      	lsls	r0, r0, #2
 8000a74:	f000 f9ca 	bl	8000e0c <HAL_Delay>
	MyExpander.ExpanderAddress = 0x40;			//0b1000000
 8000a78:	2340      	movs	r3, #64	@ 0x40
 8000a7a:	4e32      	ldr	r6, [pc, #200]	@ (8000b44 <main+0x264>)
	Expander_Init(&MyExpander);
 8000a7c:	0030      	movs	r0, r6
	MyExpander.ExpanderAddress = 0x40;			//0b1000000
 8000a7e:	7033      	strb	r3, [r6, #0]
	MyExpander.ConfigReg = 0xF0;				//0b11110000
 8000a80:	33b0      	adds	r3, #176	@ 0xb0
 8000a82:	7133      	strb	r3, [r6, #4]
	MyExpander.PolarityPortReg = 0xF0;			//0b11110000
 8000a84:	70f3      	strb	r3, [r6, #3]
	Expander_Init(&MyExpander);
 8000a86:	f7ff fe9f 	bl	80007c8 <Expander_Init>
	Expander_Write_Single_Bit(&MyExpander, LED_BLUE, PIN_RESET);
 8000a8a:	003a      	movs	r2, r7
 8000a8c:	0039      	movs	r1, r7
 8000a8e:	0030      	movs	r0, r6
 8000a90:	f7ff fec4 	bl	800081c <Expander_Write_Single_Bit>
	Expander_Write_Single_Bit(&MyExpander, LED_RED, PIN_RESET);
 8000a94:	003a      	movs	r2, r7
 8000a96:	0029      	movs	r1, r5
 8000a98:	0030      	movs	r0, r6
 8000a9a:	f7ff febf 	bl	800081c <Expander_Write_Single_Bit>
	Expander_Write_Single_Bit(&MyExpander, LED_WHITE, PIN_RESET);
 8000a9e:	003a      	movs	r2, r7
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	0030      	movs	r0, r6
 8000aa4:	f7ff feba 	bl	800081c <Expander_Write_Single_Bit>
	Expander_Write_Single_Bit(&MyExpander, LED_AMBER, PIN_RESET);
 8000aa8:	003a      	movs	r2, r7
 8000aaa:	2103      	movs	r1, #3
 8000aac:	0030      	movs	r0, r6
 8000aae:	f7ff feb5 	bl	800081c <Expander_Write_Single_Bit>
	MyDAC.DACAddress = 0x63;
 8000ab2:	4b25      	ldr	r3, [pc, #148]	@ (8000b48 <main+0x268>)
 8000ab4:	4a25      	ldr	r2, [pc, #148]	@ (8000b4c <main+0x26c>)
	if (HAL_I2C_Master_Transmit(&I2C, MyDAC.DACAddress<<1, &MyDAC.Command, 3, 10) == HAL_OK)
 8000ab6:	21c6      	movs	r1, #198	@ 0xc6
	MyDAC.DACAddress = 0x63;
 8000ab8:	801a      	strh	r2, [r3, #0]
	MyDAC.DACValue = 0x0080;    // 0x80 - 1.5V
 8000aba:	2280      	movs	r2, #128	@ 0x80
 8000abc:	805a      	strh	r2, [r3, #2]
	if (HAL_I2C_Master_Transmit(&I2C, MyDAC.DACAddress<<1, &MyDAC.Command, 3, 10) == HAL_OK)
 8000abe:	230a      	movs	r3, #10
 8000ac0:	4a23      	ldr	r2, [pc, #140]	@ (8000b50 <main+0x270>)
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	0020      	movs	r0, r4
 8000ac6:	3b07      	subs	r3, #7
 8000ac8:	f000 fc7e 	bl	80013c8 <HAL_I2C_Master_Transmit>
		Expander_Write_Single_Bit(&MyExpander, LED_WHITE, PIN_SET);
 8000acc:	002a      	movs	r2, r5
 8000ace:	2102      	movs	r1, #2
	if (HAL_I2C_Master_Transmit(&I2C, MyDAC.DACAddress<<1, &MyDAC.Command, 3, 10) == HAL_OK)
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	d000      	beq.n	8000ad6 <main+0x1f6>
		Expander_Write_Single_Bit(&MyExpander, LED_RED, PIN_SET);
 8000ad4:	0029      	movs	r1, r5
 8000ad6:	0030      	movs	r0, r6
 8000ad8:	f7ff fea0 	bl	800081c <Expander_Write_Single_Bit>
	MyADC.Config0.ADCMode = ADC_STANDBY_MODE;
 8000adc:	23c0      	movs	r3, #192	@ 0xc0
 8000ade:	4c1d      	ldr	r4, [pc, #116]	@ (8000b54 <main+0x274>)
	  HAL_Delay(300);
 8000ae0:	2596      	movs	r5, #150	@ 0x96
	MyADC.Config0.ADCMode = ADC_STANDBY_MODE;
 8000ae2:	6862      	ldr	r2, [r4, #4]
	ADC_Full_Reset(&MyADC);
 8000ae4:	0020      	movs	r0, r4
	MyADC.Config0.ADCMode = ADC_STANDBY_MODE;
 8000ae6:	401a      	ands	r2, r3
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <main+0x278>)
	  HAL_Delay(300);
 8000aea:	006d      	lsls	r5, r5, #1
	MyADC.Config0.ADCMode = ADC_STANDBY_MODE;
 8000aec:	4313      	orrs	r3, r2
 8000aee:	6063      	str	r3, [r4, #4]
	MyADC.IRQ.EN_STP = CONVERSATION_START_INTERRUPT_DISABLED;
 8000af0:	23f0      	movs	r3, #240	@ 0xf0
 8000af2:	8922      	ldrh	r2, [r4, #8]
 8000af4:	401a      	ands	r2, r3
 8000af6:	3316      	adds	r3, #22
 8000af8:	4313      	orrs	r3, r2
	MyADC.LOCK = 0xA5;
 8000afa:	22a5      	movs	r2, #165	@ 0xa5
	MyADC.IRQ.EN_STP = CONVERSATION_START_INTERRUPT_DISABLED;
 8000afc:	8123      	strh	r3, [r4, #8]
	MyADC.LOCK = 0xA5;
 8000afe:	1ca3      	adds	r3, r4, #2
 8000b00:	77da      	strb	r2, [r3, #31]
	ADC_Full_Reset(&MyADC);
 8000b02:	f7ff fe01 	bl	8000708 <ADC_Full_Reset>
	ADC_Init(&MyADC);
 8000b06:	0020      	movs	r0, r4
 8000b08:	f7ff fdc2 	bl	8000690 <ADC_Init>
	  ADC_Start_Conversion(&MyADC);
 8000b0c:	0020      	movs	r0, r4
 8000b0e:	f7ff fddf 	bl	80006d0 <ADC_Start_Conversion>
	  HAL_Delay(300);
 8000b12:	0028      	movs	r0, r5
 8000b14:	f000 f97a 	bl	8000e0c <HAL_Delay>
  while (1)
 8000b18:	e7f8      	b.n	8000b0c <main+0x22c>
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48001400 	.word	0x48001400
 8000b24:	48000400 	.word	0x48000400
 8000b28:	20000188 	.word	0x20000188
 8000b2c:	40005400 	.word	0x40005400
 8000b30:	2000090e 	.word	0x2000090e
 8000b34:	20000124 	.word	0x20000124
 8000b38:	40013000 	.word	0x40013000
 8000b3c:	2000009c 	.word	0x2000009c
 8000b40:	40013800 	.word	0x40013800
 8000b44:	20000068 	.word	0x20000068
 8000b48:	2000006e 	.word	0x2000006e
 8000b4c:	00005963 	.word	0x00005963
 8000b50:	2000006f 	.word	0x2000006f
 8000b54:	20000074 	.word	0x20000074
 8000b58:	808bbc02 	.word	0x808bbc02

08000b5c <HAL_GPIO_EXTI_Callback>:
{
 8000b5c:	b510      	push	{r4, lr}
	if (GPIO_Pin == IOEXPANDER_INT_L_Pin)
 8000b5e:	2801      	cmp	r0, #1
 8000b60:	d103      	bne.n	8000b6a <HAL_GPIO_EXTI_Callback+0xe>
		ADC_Start_Conversion(&MyADC);
 8000b62:	4808      	ldr	r0, [pc, #32]	@ (8000b84 <HAL_GPIO_EXTI_Callback+0x28>)
 8000b64:	f7ff fdb4 	bl	80006d0 <ADC_Start_Conversion>
}
 8000b68:	bd10      	pop	{r4, pc}
	else if (GPIO_Pin == ADC_IRQ_Pin)
 8000b6a:	2802      	cmp	r0, #2
 8000b6c:	d1fc      	bne.n	8000b68 <HAL_GPIO_EXTI_Callback+0xc>
		Expander_Write_Single_Bit(&MyExpander, LED_AMBER, PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	2103      	movs	r1, #3
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000b74:	f7ff fe52 	bl	800081c <Expander_Write_Single_Bit>
		ADC_Get_Measured_DATA(&MyADC);
 8000b78:	4802      	ldr	r0, [pc, #8]	@ (8000b84 <HAL_GPIO_EXTI_Callback+0x28>)
 8000b7a:	f7ff fe03 	bl	8000784 <ADC_Get_Measured_DATA>
		ADC_Proccess_Data();
 8000b7e:	f7ff fddf 	bl	8000740 <ADC_Proccess_Data>
}
 8000b82:	e7f1      	b.n	8000b68 <HAL_GPIO_EXTI_Callback+0xc>
 8000b84:	20000074 	.word	0x20000074
 8000b88:	20000068 	.word	0x20000068

08000b8c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <HAL_MspInit+0x2c>)
{
 8000b90:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b92:	699a      	ldr	r2, [r3, #24]
 8000b94:	430a      	orrs	r2, r1
 8000b96:	619a      	str	r2, [r3, #24]
 8000b98:	699a      	ldr	r2, [r3, #24]
 8000b9a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b9c:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	9200      	str	r2, [sp, #0]
 8000ba0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	69da      	ldr	r2, [r3, #28]
 8000ba4:	0549      	lsls	r1, r1, #21
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	61da      	str	r2, [r3, #28]
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	400b      	ands	r3, r1
 8000bae:	9301      	str	r3, [sp, #4]
 8000bb0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bb2:	b002      	add	sp, #8
 8000bb4:	4770      	bx	lr
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	40021000 	.word	0x40021000

08000bbc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bbc:	b510      	push	{r4, lr}
 8000bbe:	0004      	movs	r4, r0
 8000bc0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc2:	2214      	movs	r2, #20
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	a803      	add	r0, sp, #12
 8000bc8:	f001 fde0 	bl	800278c <memset>
  if(hi2c->Instance==I2C1)
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <HAL_I2C_MspInit+0x60>)
 8000bce:	6822      	ldr	r2, [r4, #0]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d120      	bne.n	8000c16 <HAL_I2C_MspInit+0x5a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	2280      	movs	r2, #128	@ 0x80
 8000bd6:	4c12      	ldr	r4, [pc, #72]	@ (8000c20 <HAL_I2C_MspInit+0x64>)
 8000bd8:	0292      	lsls	r2, r2, #10
 8000bda:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bde:	4313      	orrs	r3, r2
 8000be0:	6163      	str	r3, [r4, #20]
 8000be2:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	4013      	ands	r3, r2
 8000be8:	9301      	str	r3, [sp, #4]
 8000bea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bec:	23c0      	movs	r3, #192	@ 0xc0
 8000bee:	00db      	lsls	r3, r3, #3
 8000bf0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bf2:	2312      	movs	r3, #18
 8000bf4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bf6:	3b0f      	subs	r3, #15
 8000bf8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfa:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	f000 f988 	bl	8000f14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c04:	2280      	movs	r2, #128	@ 0x80
 8000c06:	69e3      	ldr	r3, [r4, #28]
 8000c08:	0392      	lsls	r2, r2, #14
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	61e3      	str	r3, [r4, #28]
 8000c0e:	69e3      	ldr	r3, [r4, #28]
 8000c10:	4013      	ands	r3, r2
 8000c12:	9302      	str	r3, [sp, #8]
 8000c14:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c16:	b008      	add	sp, #32
 8000c18:	bd10      	pop	{r4, pc}
 8000c1a:	46c0      	nop			@ (mov r8, r8)
 8000c1c:	40005400 	.word	0x40005400
 8000c20:	40021000 	.word	0x40021000

08000c24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c24:	b510      	push	{r4, lr}
 8000c26:	0004      	movs	r4, r0
 8000c28:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	2214      	movs	r2, #20
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	a803      	add	r0, sp, #12
 8000c30:	f001 fdac 	bl	800278c <memset>
  if(hspi->Instance==SPI1)
 8000c34:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <HAL_SPI_MspInit+0x68>)
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d125      	bne.n	8000c88 <HAL_SPI_MspInit+0x64>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c3c:	2180      	movs	r1, #128	@ 0x80
 8000c3e:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <HAL_SPI_MspInit+0x6c>)
 8000c40:	0149      	lsls	r1, r1, #5
 8000c42:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c46:	430a      	orrs	r2, r1
 8000c48:	619a      	str	r2, [r3, #24]
 8000c4a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c4e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c50:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c52:	9201      	str	r2, [sp, #4]
 8000c54:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c56:	695a      	ldr	r2, [r3, #20]
 8000c58:	0289      	lsls	r1, r1, #10
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	615a      	str	r2, [r3, #20]
 8000c5e:	695b      	ldr	r3, [r3, #20]
 8000c60:	400b      	ands	r3, r1
 8000c62:	9302      	str	r3, [sp, #8]
 8000c64:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c66:	23e0      	movs	r3, #224	@ 0xe0
 8000c68:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	3bde      	subs	r3, #222	@ 0xde
 8000c6c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c70:	3301      	adds	r3, #1
 8000c72:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f000 f94e 	bl	8000f14 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2019      	movs	r0, #25
 8000c7c:	0011      	movs	r1, r2
 8000c7e:	f000 f8d7 	bl	8000e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c82:	2019      	movs	r0, #25
 8000c84:	f000 f8fe 	bl	8000e84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c88:	b008      	add	sp, #32
 8000c8a:	bd10      	pop	{r4, pc}
 8000c8c:	40013000 	.word	0x40013000
 8000c90:	40021000 	.word	0x40021000

08000c94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c94:	b510      	push	{r4, lr}
 8000c96:	0004      	movs	r4, r0
 8000c98:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	2214      	movs	r2, #20
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	a803      	add	r0, sp, #12
 8000ca0:	f001 fd74 	bl	800278c <memset>
  if(huart->Instance==USART1)
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_UART_MspInit+0x5c>)
 8000ca6:	6822      	ldr	r2, [r4, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d11f      	bne.n	8000cec <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cac:	2180      	movs	r1, #128	@ 0x80
 8000cae:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <HAL_UART_MspInit+0x60>)
 8000cb0:	01c9      	lsls	r1, r1, #7
 8000cb2:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	619a      	str	r2, [r3, #24]
 8000cba:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cbe:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc0:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cc2:	9201      	str	r2, [sp, #4]
 8000cc4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	695a      	ldr	r2, [r3, #20]
 8000cc8:	0289      	lsls	r1, r1, #10
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	615a      	str	r2, [r3, #20]
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	400b      	ands	r3, r1
 8000cd2:	9302      	str	r3, [sp, #8]
 8000cd4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cd6:	230c      	movs	r3, #12
 8000cd8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	3b0a      	subs	r3, #10
 8000cdc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cde:	3301      	adds	r3, #1
 8000ce0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000ce4:	3b02      	subs	r3, #2
 8000ce6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f000 f914 	bl	8000f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cec:	b008      	add	sp, #32
 8000cee:	bd10      	pop	{r4, pc}
 8000cf0:	40013800 	.word	0x40013800
 8000cf4:	40021000 	.word	0x40021000

08000cf8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf8:	e7fe      	b.n	8000cf8 <NMI_Handler>

08000cfa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cfa:	e7fe      	b.n	8000cfa <HardFault_Handler>

08000cfc <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cfc:	4770      	bx	lr

08000cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000cfe:	4770      	bx	lr

08000d00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d00:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f871 	bl	8000de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bd10      	pop	{r4, pc}

08000d08 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000d08:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IOEXPANDER_INT_L_Pin);
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	f000 f9c0 	bl	8001090 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ADC_IRQ_Pin);
 8000d10:	2002      	movs	r0, #2
 8000d12:	f000 f9bd 	bl	8001090 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000d16:	bd10      	pop	{r4, pc}

08000d18 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d18:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d1a:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <SPI1_IRQHandler+0xc>)
 8000d1c:	f001 faae 	bl	800227c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000d20:	bd10      	pop	{r4, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	20000124 	.word	0x20000124

08000d28 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d28:	4770      	bx	lr
	...

08000d2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d2c:	480d      	ldr	r0, [pc, #52]	@ (8000d64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d2e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d30:	f7ff fffa 	bl	8000d28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d34:	480c      	ldr	r0, [pc, #48]	@ (8000d68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d36:	490d      	ldr	r1, [pc, #52]	@ (8000d6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d38:	4a0d      	ldr	r2, [pc, #52]	@ (8000d70 <LoopForever+0xe>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d3c:	e002      	b.n	8000d44 <LoopCopyDataInit>

08000d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d42:	3304      	adds	r3, #4

08000d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d48:	d3f9      	bcc.n	8000d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d4c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d78 <LoopForever+0x16>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d50:	e001      	b.n	8000d56 <LoopFillZerobss>

08000d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d54:	3204      	adds	r2, #4

08000d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d58:	d3fb      	bcc.n	8000d52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d5a:	f001 fd1f 	bl	800279c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d5e:	f7ff fdbf 	bl	80008e0 <main>

08000d62 <LoopForever>:

LoopForever:
    b LoopForever
 8000d62:	e7fe      	b.n	8000d62 <LoopForever>
  ldr   r0, =_estack
 8000d64:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d6c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d70:	08002840 	.word	0x08002840
  ldr r2, =_sbss
 8000d74:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d78:	200001e0 	.word	0x200001e0

08000d7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d7c:	e7fe      	b.n	8000d7c <ADC1_IRQHandler>
	...

08000d80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d80:	b570      	push	{r4, r5, r6, lr}
 8000d82:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d84:	20fa      	movs	r0, #250	@ 0xfa
 8000d86:	4b0d      	ldr	r3, [pc, #52]	@ (8000dbc <HAL_InitTick+0x3c>)
 8000d88:	0080      	lsls	r0, r0, #2
 8000d8a:	7819      	ldrb	r1, [r3, #0]
 8000d8c:	f7ff f9c6 	bl	800011c <__udivsi3>
 8000d90:	4c0b      	ldr	r4, [pc, #44]	@ (8000dc0 <HAL_InitTick+0x40>)
 8000d92:	0001      	movs	r1, r0
 8000d94:	6820      	ldr	r0, [r4, #0]
 8000d96:	f7ff f9c1 	bl	800011c <__udivsi3>
 8000d9a:	f000 f87f 	bl	8000e9c <HAL_SYSTICK_Config>
 8000d9e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000da0:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da2:	2c00      	cmp	r4, #0
 8000da4:	d109      	bne.n	8000dba <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da6:	2d03      	cmp	r5, #3
 8000da8:	d807      	bhi.n	8000dba <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000daa:	3802      	subs	r0, #2
 8000dac:	0022      	movs	r2, r4
 8000dae:	0029      	movs	r1, r5
 8000db0:	f000 f83e 	bl	8000e30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db4:	0020      	movs	r0, r4
 8000db6:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <HAL_InitTick+0x44>)
 8000db8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000dba:	bd70      	pop	{r4, r5, r6, pc}
 8000dbc:	20000004 	.word	0x20000004
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000008 	.word	0x20000008

08000dc8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc8:	2310      	movs	r3, #16
 8000dca:	4a06      	ldr	r2, [pc, #24]	@ (8000de4 <HAL_Init+0x1c>)
{
 8000dcc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dce:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dd0:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd2:	430b      	orrs	r3, r1
 8000dd4:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dd6:	f7ff ffd3 	bl	8000d80 <HAL_InitTick>
  HAL_MspInit();
 8000dda:	f7ff fed7 	bl	8000b8c <HAL_MspInit>
}
 8000dde:	2000      	movs	r0, #0
 8000de0:	bd10      	pop	{r4, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	40022000 	.word	0x40022000

08000de8 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000de8:	4a03      	ldr	r2, [pc, #12]	@ (8000df8 <HAL_IncTick+0x10>)
 8000dea:	4b04      	ldr	r3, [pc, #16]	@ (8000dfc <HAL_IncTick+0x14>)
 8000dec:	6811      	ldr	r1, [r2, #0]
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	185b      	adds	r3, r3, r1
 8000df2:	6013      	str	r3, [r2, #0]
}
 8000df4:	4770      	bx	lr
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	200001dc 	.word	0x200001dc
 8000dfc:	20000004 	.word	0x20000004

08000e00 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e00:	4b01      	ldr	r3, [pc, #4]	@ (8000e08 <HAL_GetTick+0x8>)
 8000e02:	6818      	ldr	r0, [r3, #0]
}
 8000e04:	4770      	bx	lr
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	200001dc 	.word	0x200001dc

08000e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e0c:	b570      	push	{r4, r5, r6, lr}
 8000e0e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e10:	f7ff fff6 	bl	8000e00 <HAL_GetTick>
 8000e14:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	1c63      	adds	r3, r4, #1
 8000e18:	d002      	beq.n	8000e20 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1a:	4b04      	ldr	r3, [pc, #16]	@ (8000e2c <HAL_Delay+0x20>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e20:	f7ff ffee 	bl	8000e00 <HAL_GetTick>
 8000e24:	1b40      	subs	r0, r0, r5
 8000e26:	42a0      	cmp	r0, r4
 8000e28:	d3fa      	bcc.n	8000e20 <HAL_Delay+0x14>
  {
  }
}
 8000e2a:	bd70      	pop	{r4, r5, r6, pc}
 8000e2c:	20000004 	.word	0x20000004

08000e30 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e30:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e32:	24ff      	movs	r4, #255	@ 0xff
 8000e34:	2203      	movs	r2, #3
 8000e36:	000b      	movs	r3, r1
 8000e38:	0021      	movs	r1, r4
 8000e3a:	4002      	ands	r2, r0
 8000e3c:	00d2      	lsls	r2, r2, #3
 8000e3e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e40:	019b      	lsls	r3, r3, #6
 8000e42:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e44:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e46:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8000e48:	2800      	cmp	r0, #0
 8000e4a:	db0a      	blt.n	8000e62 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e4c:	24c0      	movs	r4, #192	@ 0xc0
 8000e4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000e7c <HAL_NVIC_SetPriority+0x4c>)
 8000e50:	0880      	lsrs	r0, r0, #2
 8000e52:	0080      	lsls	r0, r0, #2
 8000e54:	1880      	adds	r0, r0, r2
 8000e56:	00a4      	lsls	r4, r4, #2
 8000e58:	5902      	ldr	r2, [r0, r4]
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000e60:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e62:	220f      	movs	r2, #15
 8000e64:	4010      	ands	r0, r2
 8000e66:	3808      	subs	r0, #8
 8000e68:	4a05      	ldr	r2, [pc, #20]	@ (8000e80 <HAL_NVIC_SetPriority+0x50>)
 8000e6a:	0880      	lsrs	r0, r0, #2
 8000e6c:	0080      	lsls	r0, r0, #2
 8000e6e:	1880      	adds	r0, r0, r2
 8000e70:	69c2      	ldr	r2, [r0, #28]
 8000e72:	4011      	ands	r1, r2
 8000e74:	4319      	orrs	r1, r3
 8000e76:	61c1      	str	r1, [r0, #28]
 8000e78:	e7f2      	b.n	8000e60 <HAL_NVIC_SetPriority+0x30>
 8000e7a:	46c0      	nop			@ (mov r8, r8)
 8000e7c:	e000e100 	.word	0xe000e100
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e84:	2800      	cmp	r0, #0
 8000e86:	db05      	blt.n	8000e94 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e88:	231f      	movs	r3, #31
 8000e8a:	4018      	ands	r0, r3
 8000e8c:	3b1e      	subs	r3, #30
 8000e8e:	4083      	lsls	r3, r0
 8000e90:	4a01      	ldr	r2, [pc, #4]	@ (8000e98 <HAL_NVIC_EnableIRQ+0x14>)
 8000e92:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e94:	4770      	bx	lr
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	e000e100 	.word	0xe000e100

08000e9c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e9c:	2280      	movs	r2, #128	@ 0x80
 8000e9e:	1e43      	subs	r3, r0, #1
 8000ea0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d20d      	bcs.n	8000ec4 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ea8:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eaa:	4a07      	ldr	r2, [pc, #28]	@ (8000ec8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eac:	4807      	ldr	r0, [pc, #28]	@ (8000ecc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eae:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eb0:	6a03      	ldr	r3, [r0, #32]
 8000eb2:	0609      	lsls	r1, r1, #24
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	0a1b      	lsrs	r3, r3, #8
 8000eb8:	430b      	orrs	r3, r1
 8000eba:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ebc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ebe:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec0:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec2:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ec4:	4770      	bx	lr
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	e000e010 	.word	0xe000e010
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ed0:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000ed2:	1c84      	adds	r4, r0, #2
 8000ed4:	7fe3      	ldrb	r3, [r4, #31]
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d003      	beq.n	8000ee2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eda:	2304      	movs	r3, #4
 8000edc:	6383      	str	r3, [r0, #56]	@ 0x38

    status = HAL_ERROR;
 8000ede:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8000ee0:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ee2:	210e      	movs	r1, #14
 8000ee4:	6803      	ldr	r3, [r0, #0]
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	438a      	bics	r2, r1
 8000eea:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000eec:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000eee:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ef0:	6819      	ldr	r1, [r3, #0]
 8000ef2:	4391      	bics	r1, r2
 8000ef4:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000ef6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000ef8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8000efa:	408d      	lsls	r5, r1
 8000efc:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000efe:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000f00:	1883      	adds	r3, r0, r2
 8000f02:	2200      	movs	r2, #0
 8000f04:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8000f06:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d000      	beq.n	8000f0e <HAL_DMA_Abort_IT+0x3e>
      hdma->XferAbortCallback(hdma);
 8000f0c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000f0e:	2000      	movs	r0, #0
 8000f10:	e7e6      	b.n	8000ee0 <HAL_DMA_Abort_IT+0x10>
	...

08000f14 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8000f14:	2300      	movs	r3, #0
{
 8000f16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f18:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f1a:	680a      	ldr	r2, [r1, #0]
 8000f1c:	0014      	movs	r4, r2
 8000f1e:	40dc      	lsrs	r4, r3
 8000f20:	d101      	bne.n	8000f26 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8000f22:	b007      	add	sp, #28
 8000f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f26:	2501      	movs	r5, #1
 8000f28:	0014      	movs	r4, r2
 8000f2a:	409d      	lsls	r5, r3
 8000f2c:	402c      	ands	r4, r5
 8000f2e:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8000f30:	422a      	tst	r2, r5
 8000f32:	d100      	bne.n	8000f36 <HAL_GPIO_Init+0x22>
 8000f34:	e098      	b.n	8001068 <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f36:	684a      	ldr	r2, [r1, #4]
 8000f38:	005f      	lsls	r7, r3, #1
 8000f3a:	4694      	mov	ip, r2
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	4664      	mov	r4, ip
 8000f40:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f42:	2403      	movs	r4, #3
 8000f44:	40bc      	lsls	r4, r7
 8000f46:	43e4      	mvns	r4, r4
 8000f48:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f4a:	1e54      	subs	r4, r2, #1
 8000f4c:	2c01      	cmp	r4, #1
 8000f4e:	d82e      	bhi.n	8000fae <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8000f50:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f52:	9c01      	ldr	r4, [sp, #4]
 8000f54:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f56:	68cc      	ldr	r4, [r1, #12]
 8000f58:	40bc      	lsls	r4, r7
 8000f5a:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000f5c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f5e:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f60:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f62:	43ac      	bics	r4, r5
 8000f64:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f66:	4664      	mov	r4, ip
 8000f68:	0924      	lsrs	r4, r4, #4
 8000f6a:	4034      	ands	r4, r6
 8000f6c:	409c      	lsls	r4, r3
 8000f6e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000f70:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000f72:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f74:	9c01      	ldr	r4, [sp, #4]
 8000f76:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f78:	688c      	ldr	r4, [r1, #8]
 8000f7a:	40bc      	lsls	r4, r7
 8000f7c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000f7e:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f80:	2a02      	cmp	r2, #2
 8000f82:	d116      	bne.n	8000fb2 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f84:	2507      	movs	r5, #7
 8000f86:	260f      	movs	r6, #15
 8000f88:	401d      	ands	r5, r3
 8000f8a:	00ad      	lsls	r5, r5, #2
 8000f8c:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8000f8e:	08dc      	lsrs	r4, r3, #3
 8000f90:	00a4      	lsls	r4, r4, #2
 8000f92:	1904      	adds	r4, r0, r4
 8000f94:	9402      	str	r4, [sp, #8]
 8000f96:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f98:	9603      	str	r6, [sp, #12]
 8000f9a:	0026      	movs	r6, r4
 8000f9c:	9c03      	ldr	r4, [sp, #12]
 8000f9e:	43a6      	bics	r6, r4
 8000fa0:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fa2:	690e      	ldr	r6, [r1, #16]
 8000fa4:	40ae      	lsls	r6, r5
 8000fa6:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8000fa8:	9c02      	ldr	r4, [sp, #8]
 8000faa:	6226      	str	r6, [r4, #32]
 8000fac:	e001      	b.n	8000fb2 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fae:	2a03      	cmp	r2, #3
 8000fb0:	d1df      	bne.n	8000f72 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fb2:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8000fb4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000fb6:	9d01      	ldr	r5, [sp, #4]
 8000fb8:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fba:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fbc:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8000fbe:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fc0:	4662      	mov	r2, ip
 8000fc2:	02a4      	lsls	r4, r4, #10
 8000fc4:	4222      	tst	r2, r4
 8000fc6:	d04f      	beq.n	8001068 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc8:	2501      	movs	r5, #1
 8000fca:	4a28      	ldr	r2, [pc, #160]	@ (800106c <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fcc:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fce:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fd0:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd2:	432c      	orrs	r4, r5
 8000fd4:	6194      	str	r4, [r2, #24]
 8000fd6:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000fd8:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	402a      	ands	r2, r5
 8000fdc:	9205      	str	r2, [sp, #20]
 8000fde:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000fe0:	4a23      	ldr	r2, [pc, #140]	@ (8001070 <HAL_GPIO_Init+0x15c>)
 8000fe2:	00a4      	lsls	r4, r4, #2
 8000fe4:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fe6:	220f      	movs	r2, #15
 8000fe8:	3502      	adds	r5, #2
 8000fea:	401d      	ands	r5, r3
 8000fec:	00ad      	lsls	r5, r5, #2
 8000fee:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8000ff0:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ff2:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	42b8      	cmp	r0, r7
 8000ff8:	d00c      	beq.n	8001014 <HAL_GPIO_Init+0x100>
 8000ffa:	4f1e      	ldr	r7, [pc, #120]	@ (8001074 <HAL_GPIO_Init+0x160>)
 8000ffc:	3201      	adds	r2, #1
 8000ffe:	42b8      	cmp	r0, r7
 8001000:	d008      	beq.n	8001014 <HAL_GPIO_Init+0x100>
 8001002:	4f1d      	ldr	r7, [pc, #116]	@ (8001078 <HAL_GPIO_Init+0x164>)
 8001004:	3201      	adds	r2, #1
 8001006:	42b8      	cmp	r0, r7
 8001008:	d004      	beq.n	8001014 <HAL_GPIO_Init+0x100>
 800100a:	4f1c      	ldr	r7, [pc, #112]	@ (800107c <HAL_GPIO_Init+0x168>)
 800100c:	3203      	adds	r2, #3
 800100e:	42b8      	cmp	r0, r7
 8001010:	d100      	bne.n	8001014 <HAL_GPIO_Init+0x100>
 8001012:	3a02      	subs	r2, #2
 8001014:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001016:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001018:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 800101a:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 800101c:	4a18      	ldr	r2, [pc, #96]	@ (8001080 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 800101e:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8001020:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8001022:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8001024:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001026:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001028:	02ff      	lsls	r7, r7, #11
 800102a:	d401      	bmi.n	8001030 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 800102c:	0035      	movs	r5, r6
 800102e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001030:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8001032:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001034:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8001036:	9d00      	ldr	r5, [sp, #0]
 8001038:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800103a:	02bf      	lsls	r7, r7, #10
 800103c:	d401      	bmi.n	8001042 <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 800103e:	0035      	movs	r5, r6
 8001040:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001042:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8001044:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8001046:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8001048:	9d00      	ldr	r5, [sp, #0]
 800104a:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800104c:	03bf      	lsls	r7, r7, #14
 800104e:	d401      	bmi.n	8001054 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8001050:	0035      	movs	r5, r6
 8001052:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001054:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8001056:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8001058:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 800105a:	9e00      	ldr	r6, [sp, #0]
 800105c:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800105e:	03ff      	lsls	r7, r7, #15
 8001060:	d401      	bmi.n	8001066 <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 8001062:	4025      	ands	r5, r4
 8001064:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8001066:	6016      	str	r6, [r2, #0]
    position++;
 8001068:	3301      	adds	r3, #1
 800106a:	e756      	b.n	8000f1a <HAL_GPIO_Init+0x6>
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000
 8001074:	48000400 	.word	0x48000400
 8001078:	48000800 	.word	0x48000800
 800107c:	48000c00 	.word	0x48000c00
 8001080:	40010400 	.word	0x40010400

08001084 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001084:	2a00      	cmp	r2, #0
 8001086:	d001      	beq.n	800108c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001088:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800108a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800108c:	6281      	str	r1, [r0, #40]	@ 0x28
}
 800108e:	e7fc      	b.n	800108a <HAL_GPIO_WritePin+0x6>

08001090 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001090:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8001092:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001094:	695a      	ldr	r2, [r3, #20]
 8001096:	4210      	tst	r0, r2
 8001098:	d002      	beq.n	80010a0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800109a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800109c:	f7ff fd5e 	bl	8000b5c <HAL_GPIO_EXTI_Callback>
  }
}
 80010a0:	bd10      	pop	{r4, pc}
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	40010400 	.word	0x40010400

080010a8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80010a8:	6803      	ldr	r3, [r0, #0]
 80010aa:	699a      	ldr	r2, [r3, #24]
 80010ac:	0792      	lsls	r2, r2, #30
 80010ae:	d501      	bpl.n	80010b4 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80010b0:	2200      	movs	r2, #0
 80010b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80010b4:	2201      	movs	r2, #1
 80010b6:	6999      	ldr	r1, [r3, #24]
 80010b8:	4211      	tst	r1, r2
 80010ba:	d102      	bne.n	80010c2 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80010bc:	6999      	ldr	r1, [r3, #24]
 80010be:	430a      	orrs	r2, r1
 80010c0:	619a      	str	r2, [r3, #24]
  }
}
 80010c2:	4770      	bx	lr

080010c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80010c4:	b530      	push	{r4, r5, lr}
 80010c6:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80010c8:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80010ca:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80010cc:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80010ce:	0589      	lsls	r1, r1, #22
 80010d0:	431a      	orrs	r2, r3
 80010d2:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80010d4:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <I2C_TransferConfig+0x28>)
 80010d6:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80010d8:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80010da:	0d64      	lsrs	r4, r4, #21
 80010dc:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80010de:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80010e0:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80010e2:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80010e4:	432a      	orrs	r2, r5
 80010e6:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80010e8:	bd30      	pop	{r4, r5, pc}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	03ff63ff 	.word	0x03ff63ff

080010f0 <I2C_IsErrorOccurred>:
{
 80010f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010f2:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80010f4:	6802      	ldr	r2, [r0, #0]
{
 80010f6:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80010f8:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80010fa:	2310      	movs	r3, #16
 80010fc:	000f      	movs	r7, r1
{
 80010fe:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001100:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8001102:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001104:	4219      	tst	r1, r3
 8001106:	d00d      	beq.n	8001124 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8001108:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800110a:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 800110c:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800110e:	6823      	ldr	r3, [r4, #0]
 8001110:	2120      	movs	r1, #32
 8001112:	699a      	ldr	r2, [r3, #24]
 8001114:	420a      	tst	r2, r1
 8001116:	d15f      	bne.n	80011d8 <I2C_IsErrorOccurred+0xe8>
 8001118:	2f00      	cmp	r7, #0
 800111a:	d031      	beq.n	8001180 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 800111c:	2704      	movs	r7, #4
    status = HAL_ERROR;
 800111e:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8001120:	9b01      	ldr	r3, [sp, #4]
 8001122:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001124:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8001126:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001128:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 800112a:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800112c:	4213      	tst	r3, r2
 800112e:	d002      	beq.n	8001136 <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8001130:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001132:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001134:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001136:	2280      	movs	r2, #128	@ 0x80
 8001138:	00d2      	lsls	r2, r2, #3
 800113a:	4213      	tst	r3, r2
 800113c:	d003      	beq.n	8001146 <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 800113e:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8001140:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001142:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001144:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001146:	2280      	movs	r2, #128	@ 0x80
 8001148:	0092      	lsls	r2, r2, #2
 800114a:	4213      	tst	r3, r2
 800114c:	d049      	beq.n	80011e2 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 800114e:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001150:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001152:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8001154:	0020      	movs	r0, r4
 8001156:	f7ff ffa7 	bl	80010a8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800115a:	686b      	ldr	r3, [r5, #4]
 800115c:	4a22      	ldr	r2, [pc, #136]	@ (80011e8 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 800115e:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001160:	4013      	ands	r3, r2
 8001162:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8001164:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001166:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8001168:	433b      	orrs	r3, r7
 800116a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800116c:	0023      	movs	r3, r4
 800116e:	3341      	adds	r3, #65	@ 0x41
 8001170:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001172:	0022      	movs	r2, r4
 8001174:	2300      	movs	r3, #0
 8001176:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8001178:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800117a:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 800117c:	7023      	strb	r3, [r4, #0]
 800117e:	e032      	b.n	80011e6 <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8001180:	1c72      	adds	r2, r6, #1
 8001182:	d0c5      	beq.n	8001110 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001184:	f7ff fe3c 	bl	8000e00 <HAL_GetTick>
 8001188:	1b40      	subs	r0, r0, r5
 800118a:	42b0      	cmp	r0, r6
 800118c:	d801      	bhi.n	8001192 <I2C_IsErrorOccurred+0xa2>
 800118e:	2e00      	cmp	r6, #0
 8001190:	d1bd      	bne.n	800110e <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8001192:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001194:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8001196:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001198:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800119a:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800119c:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 800119e:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80011a0:	0412      	lsls	r2, r2, #16
 80011a2:	d50b      	bpl.n	80011bc <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80011a4:	2280      	movs	r2, #128	@ 0x80
 80011a6:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80011a8:	4210      	tst	r0, r2
 80011aa:	d107      	bne.n	80011bc <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 80011ac:	2920      	cmp	r1, #32
 80011ae:	d005      	beq.n	80011bc <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80011b0:	6859      	ldr	r1, [r3, #4]
 80011b2:	430a      	orrs	r2, r1
 80011b4:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80011b6:	f7ff fe23 	bl	8000e00 <HAL_GetTick>
 80011ba:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80011bc:	2220      	movs	r2, #32
 80011be:	6823      	ldr	r3, [r4, #0]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	4213      	tst	r3, r2
 80011c4:	d1a3      	bne.n	800110e <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80011c6:	f7ff fe1b 	bl	8000e00 <HAL_GetTick>
 80011ca:	1b40      	subs	r0, r0, r5
 80011cc:	2819      	cmp	r0, #25
 80011ce:	d9f5      	bls.n	80011bc <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80011d0:	2320      	movs	r3, #32
              status = HAL_ERROR;
 80011d2:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	e79a      	b.n	800110e <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 80011d8:	2f00      	cmp	r7, #0
 80011da:	d19f      	bne.n	800111c <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80011dc:	2220      	movs	r2, #32
 80011de:	61da      	str	r2, [r3, #28]
 80011e0:	e79c      	b.n	800111c <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 80011e2:	2800      	cmp	r0, #0
 80011e4:	d1b6      	bne.n	8001154 <I2C_IsErrorOccurred+0x64>
}
 80011e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80011e8:	fe00e800 	.word	0xfe00e800

080011ec <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80011ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ee:	0004      	movs	r4, r0
 80011f0:	000d      	movs	r5, r1
 80011f2:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80011f4:	2702      	movs	r7, #2
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	423b      	tst	r3, r7
 80011fc:	d001      	beq.n	8001202 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80011fe:	2000      	movs	r0, #0
 8001200:	e021      	b.n	8001246 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001202:	0032      	movs	r2, r6
 8001204:	0029      	movs	r1, r5
 8001206:	0020      	movs	r0, r4
 8001208:	f7ff ff72 	bl	80010f0 <I2C_IsErrorOccurred>
 800120c:	2800      	cmp	r0, #0
 800120e:	d119      	bne.n	8001244 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8001210:	1c6b      	adds	r3, r5, #1
 8001212:	d0f0      	beq.n	80011f6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001214:	f7ff fdf4 	bl	8000e00 <HAL_GetTick>
 8001218:	1b80      	subs	r0, r0, r6
 800121a:	42a8      	cmp	r0, r5
 800121c:	d801      	bhi.n	8001222 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 800121e:	2d00      	cmp	r5, #0
 8001220:	d1e9      	bne.n	80011f6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001222:	6823      	ldr	r3, [r4, #0]
 8001224:	6999      	ldr	r1, [r3, #24]
 8001226:	2302      	movs	r3, #2
 8001228:	000a      	movs	r2, r1
 800122a:	401a      	ands	r2, r3
 800122c:	4219      	tst	r1, r3
 800122e:	d1e2      	bne.n	80011f6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001230:	2120      	movs	r1, #32
 8001232:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001234:	430b      	orrs	r3, r1
 8001236:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001238:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 800123a:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 800123c:	3341      	adds	r3, #65	@ 0x41
 800123e:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001240:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8001242:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001244:	2001      	movs	r0, #1
}
 8001246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001248 <I2C_WaitOnFlagUntilTimeout>:
{
 8001248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800124a:	0004      	movs	r4, r0
 800124c:	000d      	movs	r5, r1
 800124e:	0017      	movs	r7, r2
 8001250:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001252:	6823      	ldr	r3, [r4, #0]
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	402b      	ands	r3, r5
 8001258:	1b5b      	subs	r3, r3, r5
 800125a:	425a      	negs	r2, r3
 800125c:	4153      	adcs	r3, r2
 800125e:	42bb      	cmp	r3, r7
 8001260:	d001      	beq.n	8001266 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001262:	2000      	movs	r0, #0
 8001264:	e026      	b.n	80012b4 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001266:	0031      	movs	r1, r6
 8001268:	0020      	movs	r0, r4
 800126a:	9a06      	ldr	r2, [sp, #24]
 800126c:	f7ff ff40 	bl	80010f0 <I2C_IsErrorOccurred>
 8001270:	2800      	cmp	r0, #0
 8001272:	d11e      	bne.n	80012b2 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001274:	1c73      	adds	r3, r6, #1
 8001276:	d0ec      	beq.n	8001252 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001278:	f7ff fdc2 	bl	8000e00 <HAL_GetTick>
 800127c:	9b06      	ldr	r3, [sp, #24]
 800127e:	1ac0      	subs	r0, r0, r3
 8001280:	42b0      	cmp	r0, r6
 8001282:	d801      	bhi.n	8001288 <I2C_WaitOnFlagUntilTimeout+0x40>
 8001284:	2e00      	cmp	r6, #0
 8001286:	d1e4      	bne.n	8001252 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001288:	6823      	ldr	r3, [r4, #0]
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	402b      	ands	r3, r5
 800128e:	1b5b      	subs	r3, r3, r5
 8001290:	425a      	negs	r2, r3
 8001292:	4153      	adcs	r3, r2
 8001294:	42bb      	cmp	r3, r7
 8001296:	d1dc      	bne.n	8001252 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001298:	2220      	movs	r2, #32
 800129a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800129c:	4313      	orrs	r3, r2
 800129e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80012a0:	0023      	movs	r3, r4
 80012a2:	3341      	adds	r3, #65	@ 0x41
 80012a4:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a6:	0022      	movs	r2, r4
 80012a8:	2300      	movs	r3, #0
 80012aa:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 80012ac:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80012ae:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 80012b0:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80012b2:	2001      	movs	r0, #1
}
 80012b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080012b6 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80012b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012b8:	0004      	movs	r4, r0
 80012ba:	000e      	movs	r6, r1
 80012bc:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012be:	2520      	movs	r5, #32
 80012c0:	6823      	ldr	r3, [r4, #0]
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	422b      	tst	r3, r5
 80012c6:	d001      	beq.n	80012cc <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80012c8:	2000      	movs	r0, #0
 80012ca:	e01d      	b.n	8001308 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012cc:	003a      	movs	r2, r7
 80012ce:	0031      	movs	r1, r6
 80012d0:	0020      	movs	r0, r4
 80012d2:	f7ff ff0d 	bl	80010f0 <I2C_IsErrorOccurred>
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d115      	bne.n	8001306 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012da:	f7ff fd91 	bl	8000e00 <HAL_GetTick>
 80012de:	1bc0      	subs	r0, r0, r7
 80012e0:	42b0      	cmp	r0, r6
 80012e2:	d801      	bhi.n	80012e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	d1eb      	bne.n	80012c0 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	001a      	movs	r2, r3
 80012ee:	402a      	ands	r2, r5
 80012f0:	422b      	tst	r3, r5
 80012f2:	d1e5      	bne.n	80012c0 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012f4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80012f6:	432b      	orrs	r3, r5
 80012f8:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80012fa:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 80012fc:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 80012fe:	3341      	adds	r3, #65	@ 0x41
 8001300:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001302:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8001304:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001306:	2001      	movs	r0, #1
}
 8001308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800130c <HAL_I2C_Init>:
{
 800130c:	b570      	push	{r4, r5, r6, lr}
 800130e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001310:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001312:	2c00      	cmp	r4, #0
 8001314:	d04e      	beq.n	80013b4 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001316:	0025      	movs	r5, r4
 8001318:	3541      	adds	r5, #65	@ 0x41
 800131a:	782b      	ldrb	r3, [r5, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d105      	bne.n	800132e <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001322:	0023      	movs	r3, r4
 8001324:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001326:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001328:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 800132a:	f7ff fc47 	bl	8000bbc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800132e:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001330:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001332:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001334:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001336:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001338:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800133a:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 800133c:	438a      	bics	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001340:	491d      	ldr	r1, [pc, #116]	@ (80013b8 <HAL_I2C_Init+0xac>)
 8001342:	6862      	ldr	r2, [r4, #4]
 8001344:	400a      	ands	r2, r1
 8001346:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	491c      	ldr	r1, [pc, #112]	@ (80013bc <HAL_I2C_Init+0xb0>)
 800134c:	400a      	ands	r2, r1
 800134e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001350:	2801      	cmp	r0, #1
 8001352:	d107      	bne.n	8001364 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001354:	2280      	movs	r2, #128	@ 0x80
 8001356:	0212      	lsls	r2, r2, #8
 8001358:	4332      	orrs	r2, r6
 800135a:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	4818      	ldr	r0, [pc, #96]	@ (80013c0 <HAL_I2C_Init+0xb4>)
 8001360:	4002      	ands	r2, r0
 8001362:	e009      	b.n	8001378 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001364:	2284      	movs	r2, #132	@ 0x84
 8001366:	0212      	lsls	r2, r2, #8
 8001368:	4332      	orrs	r2, r6
 800136a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800136c:	2802      	cmp	r0, #2
 800136e:	d1f5      	bne.n	800135c <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001370:	2280      	movs	r2, #128	@ 0x80
 8001372:	6858      	ldr	r0, [r3, #4]
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001378:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800137a:	6858      	ldr	r0, [r3, #4]
 800137c:	4a11      	ldr	r2, [pc, #68]	@ (80013c4 <HAL_I2C_Init+0xb8>)
 800137e:	4302      	orrs	r2, r0
 8001380:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001382:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001384:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001386:	400a      	ands	r2, r1
 8001388:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800138a:	6961      	ldr	r1, [r4, #20]
 800138c:	6922      	ldr	r2, [r4, #16]
 800138e:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001390:	69a1      	ldr	r1, [r4, #24]
 8001392:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001394:	430a      	orrs	r2, r1
 8001396:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001398:	6a21      	ldr	r1, [r4, #32]
 800139a:	69e2      	ldr	r2, [r4, #28]
 800139c:	430a      	orrs	r2, r1
 800139e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80013a0:	2201      	movs	r2, #1
 80013a2:	6819      	ldr	r1, [r3, #0]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80013a8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013aa:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80013ac:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80013ae:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013b0:	3442      	adds	r4, #66	@ 0x42
 80013b2:	7020      	strb	r0, [r4, #0]
}
 80013b4:	bd70      	pop	{r4, r5, r6, pc}
 80013b6:	46c0      	nop			@ (mov r8, r8)
 80013b8:	f0ffffff 	.word	0xf0ffffff
 80013bc:	ffff7fff 	.word	0xffff7fff
 80013c0:	fffff7ff 	.word	0xfffff7ff
 80013c4:	02008000 	.word	0x02008000

080013c8 <HAL_I2C_Master_Transmit>:
{
 80013c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80013ca:	0006      	movs	r6, r0
{
 80013cc:	b085      	sub	sp, #20
 80013ce:	9202      	str	r2, [sp, #8]
 80013d0:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80013d2:	3641      	adds	r6, #65	@ 0x41
 80013d4:	7833      	ldrb	r3, [r6, #0]
{
 80013d6:	0004      	movs	r4, r0
 80013d8:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 80013da:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80013dc:	2b20      	cmp	r3, #32
 80013de:	d114      	bne.n	800140a <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 80013e0:	0023      	movs	r3, r4
 80013e2:	3340      	adds	r3, #64	@ 0x40
 80013e4:	781a      	ldrb	r2, [r3, #0]
 80013e6:	2a01      	cmp	r2, #1
 80013e8:	d00f      	beq.n	800140a <HAL_I2C_Master_Transmit+0x42>
 80013ea:	2201      	movs	r2, #1
 80013ec:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80013ee:	f7ff fd07 	bl	8000e00 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f2:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 80013f4:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013f6:	9000      	str	r0, [sp, #0]
 80013f8:	2319      	movs	r3, #25
 80013fa:	2201      	movs	r2, #1
 80013fc:	0020      	movs	r0, r4
 80013fe:	0209      	lsls	r1, r1, #8
 8001400:	f7ff ff22 	bl	8001248 <I2C_WaitOnFlagUntilTimeout>
 8001404:	2800      	cmp	r0, #0
 8001406:	d002      	beq.n	800140e <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8001408:	2001      	movs	r0, #1
}
 800140a:	b005      	add	sp, #20
 800140c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800140e:	2321      	movs	r3, #33	@ 0x21
 8001410:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001412:	0023      	movs	r3, r4
 8001414:	2210      	movs	r2, #16
 8001416:	3342      	adds	r3, #66	@ 0x42
 8001418:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 800141a:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800141c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800141e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001420:	9b03      	ldr	r3, [sp, #12]
    hi2c->XferISR   = NULL;
 8001422:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001424:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001426:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001428:	2bff      	cmp	r3, #255	@ 0xff
 800142a:	d834      	bhi.n	8001496 <HAL_I2C_Master_Transmit+0xce>
      xfermode = I2C_AUTOEND_MODE;
 800142c:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 800142e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      xfermode = I2C_AUTOEND_MODE;
 8001430:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8001432:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8001434:	4932      	ldr	r1, [pc, #200]	@ (8001500 <HAL_I2C_Master_Transmit+0x138>)
 8001436:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8001438:	2a00      	cmp	r2, #0
 800143a:	d00f      	beq.n	800145c <HAL_I2C_Master_Transmit+0x94>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800143c:	9e02      	ldr	r6, [sp, #8]
 800143e:	6820      	ldr	r0, [r4, #0]
 8001440:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 8001442:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001444:	6286      	str	r6, [r0, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8001446:	9802      	ldr	r0, [sp, #8]
      hi2c->XferSize--;
 8001448:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800144a:	3001      	adds	r0, #1
 800144c:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800144e:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001450:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8001452:	3801      	subs	r0, #1
 8001454:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001456:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8001458:	8560      	strh	r0, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800145a:	b2d2      	uxtb	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800145c:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800145e:	0039      	movs	r1, r7
 8001460:	0020      	movs	r0, r4
 8001462:	f7ff fe2f 	bl	80010c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001466:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001468:	002a      	movs	r2, r5
 800146a:	0020      	movs	r0, r4
 800146c:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 800146e:	2b00      	cmp	r3, #0
 8001470:	d115      	bne.n	800149e <HAL_I2C_Master_Transmit+0xd6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001472:	f7ff ff20 	bl	80012b6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001476:	2800      	cmp	r0, #0
 8001478:	d1c6      	bne.n	8001408 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800147a:	2120      	movs	r1, #32
 800147c:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800147e:	4d21      	ldr	r5, [pc, #132]	@ (8001504 <HAL_I2C_Master_Transmit+0x13c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001480:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	402a      	ands	r2, r5
 8001486:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001488:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800148a:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800148c:	3341      	adds	r3, #65	@ 0x41
 800148e:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001490:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 8001492:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001494:	e7b9      	b.n	800140a <HAL_I2C_Master_Transmit+0x42>
      xfermode = I2C_RELOAD_MODE;
 8001496:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001498:	22ff      	movs	r2, #255	@ 0xff
      xfermode = I2C_RELOAD_MODE;
 800149a:	045b      	lsls	r3, r3, #17
 800149c:	e7ca      	b.n	8001434 <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800149e:	f7ff fea5 	bl	80011ec <I2C_WaitOnTXISFlagUntilTimeout>
 80014a2:	2800      	cmp	r0, #0
 80014a4:	d1b0      	bne.n	8001408 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014a6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80014a8:	6822      	ldr	r2, [r4, #0]
 80014aa:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80014ac:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014ae:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80014b0:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80014b2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80014b4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 80014b6:	3b01      	subs	r3, #1
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80014bc:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014be:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80014c0:	b292      	uxth	r2, r2
 80014c2:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0ce      	beq.n	8001466 <HAL_I2C_Master_Transmit+0x9e>
 80014c8:	2a00      	cmp	r2, #0
 80014ca:	d1cc      	bne.n	8001466 <HAL_I2C_Master_Transmit+0x9e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014cc:	2180      	movs	r1, #128	@ 0x80
 80014ce:	0020      	movs	r0, r4
 80014d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80014d2:	9500      	str	r5, [sp, #0]
 80014d4:	f7ff feb8 	bl	8001248 <I2C_WaitOnFlagUntilTimeout>
 80014d8:	2800      	cmp	r0, #0
 80014da:	d000      	beq.n	80014de <HAL_I2C_Master_Transmit+0x116>
 80014dc:	e794      	b.n	8001408 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014de:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80014e0:	2bff      	cmp	r3, #255	@ 0xff
 80014e2:	d905      	bls.n	80014f0 <HAL_I2C_Master_Transmit+0x128>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014e4:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80014e6:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014e8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80014ea:	045b      	lsls	r3, r3, #17
 80014ec:	9000      	str	r0, [sp, #0]
 80014ee:	e7b6      	b.n	800145e <HAL_I2C_Master_Transmit+0x96>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014f0:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 80014f2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014f4:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80014f6:	b292      	uxth	r2, r2
 80014f8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014fa:	b2d2      	uxtb	r2, r2
 80014fc:	9000      	str	r0, [sp, #0]
 80014fe:	e7ae      	b.n	800145e <HAL_I2C_Master_Transmit+0x96>
 8001500:	80002000 	.word	0x80002000
 8001504:	fe00e800 	.word	0xfe00e800

08001508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800150a:	0004      	movs	r4, r0
 800150c:	3441      	adds	r4, #65	@ 0x41
 800150e:	7822      	ldrb	r2, [r4, #0]
{
 8001510:	0003      	movs	r3, r0
 8001512:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001514:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001516:	b2d6      	uxtb	r6, r2
 8001518:	2a20      	cmp	r2, #32
 800151a:	d118      	bne.n	800154e <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 800151c:	001d      	movs	r5, r3
 800151e:	3540      	adds	r5, #64	@ 0x40
 8001520:	782a      	ldrb	r2, [r5, #0]
 8001522:	2a01      	cmp	r2, #1
 8001524:	d013      	beq.n	800154e <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001526:	2224      	movs	r2, #36	@ 0x24
 8001528:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	3a23      	subs	r2, #35	@ 0x23
 800152e:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001530:	4807      	ldr	r0, [pc, #28]	@ (8001550 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8001532:	4391      	bics	r1, r2
 8001534:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800153a:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800153c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800153e:	6819      	ldr	r1, [r3, #0]
 8001540:	4339      	orrs	r1, r7
 8001542:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	430a      	orrs	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800154a:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 800154c:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800154e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001550:	ffffefff 	.word	0xffffefff

08001554 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001554:	0002      	movs	r2, r0
{
 8001556:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001558:	3241      	adds	r2, #65	@ 0x41
 800155a:	7814      	ldrb	r4, [r2, #0]
{
 800155c:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800155e:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001560:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001562:	2c20      	cmp	r4, #32
 8001564:	d117      	bne.n	8001596 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001566:	001c      	movs	r4, r3
 8001568:	3440      	adds	r4, #64	@ 0x40
 800156a:	7826      	ldrb	r6, [r4, #0]
 800156c:	2e01      	cmp	r6, #1
 800156e:	d012      	beq.n	8001596 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001570:	3022      	adds	r0, #34	@ 0x22
 8001572:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	3823      	subs	r0, #35	@ 0x23
 8001578:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800157a:	4f07      	ldr	r7, [pc, #28]	@ (8001598 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 800157c:	4386      	bics	r6, r0
 800157e:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8001580:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001582:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001584:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001586:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001588:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800158a:	6819      	ldr	r1, [r3, #0]
 800158c:	4308      	orrs	r0, r1
 800158e:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001590:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001592:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001594:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001598:	fffff0ff 	.word	0xfffff0ff

0800159c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800159c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159e:	0004      	movs	r4, r0
 80015a0:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015a2:	2800      	cmp	r0, #0
 80015a4:	d045      	beq.n	8001632 <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a6:	6803      	ldr	r3, [r0, #0]
 80015a8:	07db      	lsls	r3, r3, #31
 80015aa:	d42f      	bmi.n	800160c <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	079b      	lsls	r3, r3, #30
 80015b0:	d500      	bpl.n	80015b4 <HAL_RCC_OscConfig+0x18>
 80015b2:	e081      	b.n	80016b8 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b4:	6823      	ldr	r3, [r4, #0]
 80015b6:	071b      	lsls	r3, r3, #28
 80015b8:	d500      	bpl.n	80015bc <HAL_RCC_OscConfig+0x20>
 80015ba:	e0bc      	b.n	8001736 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015bc:	6823      	ldr	r3, [r4, #0]
 80015be:	075b      	lsls	r3, r3, #29
 80015c0:	d500      	bpl.n	80015c4 <HAL_RCC_OscConfig+0x28>
 80015c2:	e0df      	b.n	8001784 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80015c4:	6823      	ldr	r3, [r4, #0]
 80015c6:	06db      	lsls	r3, r3, #27
 80015c8:	d51a      	bpl.n	8001600 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80015ca:	6962      	ldr	r2, [r4, #20]
 80015cc:	2304      	movs	r3, #4
 80015ce:	4db4      	ldr	r5, [pc, #720]	@ (80018a0 <HAL_RCC_OscConfig+0x304>)
 80015d0:	2a01      	cmp	r2, #1
 80015d2:	d000      	beq.n	80015d6 <HAL_RCC_OscConfig+0x3a>
 80015d4:	e148      	b.n	8001868 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015d6:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80015d8:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80015da:	430b      	orrs	r3, r1
 80015dc:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 80015de:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80015e0:	431a      	orrs	r2, r3
 80015e2:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 80015e4:	f7ff fc0c 	bl	8000e00 <HAL_GetTick>
 80015e8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80015ea:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80015ec:	423b      	tst	r3, r7
 80015ee:	d100      	bne.n	80015f2 <HAL_RCC_OscConfig+0x56>
 80015f0:	e133      	b.n	800185a <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015f2:	21f8      	movs	r1, #248	@ 0xf8
 80015f4:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80015f6:	69a3      	ldr	r3, [r4, #24]
 80015f8:	438a      	bics	r2, r1
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001600:	6a23      	ldr	r3, [r4, #32]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d000      	beq.n	8001608 <HAL_RCC_OscConfig+0x6c>
 8001606:	e157      	b.n	80018b8 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8001608:	2000      	movs	r0, #0
 800160a:	e02a      	b.n	8001662 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800160c:	220c      	movs	r2, #12
 800160e:	4da4      	ldr	r5, [pc, #656]	@ (80018a0 <HAL_RCC_OscConfig+0x304>)
 8001610:	686b      	ldr	r3, [r5, #4]
 8001612:	4013      	ands	r3, r2
 8001614:	2b04      	cmp	r3, #4
 8001616:	d006      	beq.n	8001626 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001618:	686b      	ldr	r3, [r5, #4]
 800161a:	4013      	ands	r3, r2
 800161c:	2b08      	cmp	r3, #8
 800161e:	d10a      	bne.n	8001636 <HAL_RCC_OscConfig+0x9a>
 8001620:	686b      	ldr	r3, [r5, #4]
 8001622:	03db      	lsls	r3, r3, #15
 8001624:	d507      	bpl.n	8001636 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001626:	682b      	ldr	r3, [r5, #0]
 8001628:	039b      	lsls	r3, r3, #14
 800162a:	d5bf      	bpl.n	80015ac <HAL_RCC_OscConfig+0x10>
 800162c:	6863      	ldr	r3, [r4, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1bc      	bne.n	80015ac <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001632:	2001      	movs	r0, #1
 8001634:	e015      	b.n	8001662 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001636:	6863      	ldr	r3, [r4, #4]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d114      	bne.n	8001666 <HAL_RCC_OscConfig+0xca>
 800163c:	2380      	movs	r3, #128	@ 0x80
 800163e:	682a      	ldr	r2, [r5, #0]
 8001640:	025b      	lsls	r3, r3, #9
 8001642:	4313      	orrs	r3, r2
 8001644:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001646:	f7ff fbdb 	bl	8000e00 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800164c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164e:	02bf      	lsls	r7, r7, #10
 8001650:	682b      	ldr	r3, [r5, #0]
 8001652:	423b      	tst	r3, r7
 8001654:	d1aa      	bne.n	80015ac <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001656:	f7ff fbd3 	bl	8000e00 <HAL_GetTick>
 800165a:	1b80      	subs	r0, r0, r6
 800165c:	2864      	cmp	r0, #100	@ 0x64
 800165e:	d9f7      	bls.n	8001650 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 8001660:	2003      	movs	r0, #3
}
 8001662:	b005      	add	sp, #20
 8001664:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001666:	2b00      	cmp	r3, #0
 8001668:	d116      	bne.n	8001698 <HAL_RCC_OscConfig+0xfc>
 800166a:	682b      	ldr	r3, [r5, #0]
 800166c:	4a8d      	ldr	r2, [pc, #564]	@ (80018a4 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800166e:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001670:	4013      	ands	r3, r2
 8001672:	602b      	str	r3, [r5, #0]
 8001674:	682b      	ldr	r3, [r5, #0]
 8001676:	4a8c      	ldr	r2, [pc, #560]	@ (80018a8 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001678:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800167a:	4013      	ands	r3, r2
 800167c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800167e:	f7ff fbbf 	bl	8000e00 <HAL_GetTick>
 8001682:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001684:	682b      	ldr	r3, [r5, #0]
 8001686:	423b      	tst	r3, r7
 8001688:	d100      	bne.n	800168c <HAL_RCC_OscConfig+0xf0>
 800168a:	e78f      	b.n	80015ac <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff fbb8 	bl	8000e00 <HAL_GetTick>
 8001690:	1b80      	subs	r0, r0, r6
 8001692:	2864      	cmp	r0, #100	@ 0x64
 8001694:	d9f6      	bls.n	8001684 <HAL_RCC_OscConfig+0xe8>
 8001696:	e7e3      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001698:	2b05      	cmp	r3, #5
 800169a:	d105      	bne.n	80016a8 <HAL_RCC_OscConfig+0x10c>
 800169c:	2380      	movs	r3, #128	@ 0x80
 800169e:	682a      	ldr	r2, [r5, #0]
 80016a0:	02db      	lsls	r3, r3, #11
 80016a2:	4313      	orrs	r3, r2
 80016a4:	602b      	str	r3, [r5, #0]
 80016a6:	e7c9      	b.n	800163c <HAL_RCC_OscConfig+0xa0>
 80016a8:	682b      	ldr	r3, [r5, #0]
 80016aa:	4a7e      	ldr	r2, [pc, #504]	@ (80018a4 <HAL_RCC_OscConfig+0x308>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	602b      	str	r3, [r5, #0]
 80016b0:	682b      	ldr	r3, [r5, #0]
 80016b2:	4a7d      	ldr	r2, [pc, #500]	@ (80018a8 <HAL_RCC_OscConfig+0x30c>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	e7c5      	b.n	8001644 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80016b8:	220c      	movs	r2, #12
 80016ba:	4d79      	ldr	r5, [pc, #484]	@ (80018a0 <HAL_RCC_OscConfig+0x304>)
 80016bc:	686b      	ldr	r3, [r5, #4]
 80016be:	4213      	tst	r3, r2
 80016c0:	d006      	beq.n	80016d0 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80016c2:	686b      	ldr	r3, [r5, #4]
 80016c4:	4013      	ands	r3, r2
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d110      	bne.n	80016ec <HAL_RCC_OscConfig+0x150>
 80016ca:	686b      	ldr	r3, [r5, #4]
 80016cc:	03db      	lsls	r3, r3, #15
 80016ce:	d40d      	bmi.n	80016ec <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016d0:	682b      	ldr	r3, [r5, #0]
 80016d2:	079b      	lsls	r3, r3, #30
 80016d4:	d502      	bpl.n	80016dc <HAL_RCC_OscConfig+0x140>
 80016d6:	68e3      	ldr	r3, [r4, #12]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d1aa      	bne.n	8001632 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	21f8      	movs	r1, #248	@ 0xf8
 80016de:	682a      	ldr	r2, [r5, #0]
 80016e0:	6923      	ldr	r3, [r4, #16]
 80016e2:	438a      	bics	r2, r1
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4313      	orrs	r3, r2
 80016e8:	602b      	str	r3, [r5, #0]
 80016ea:	e763      	b.n	80015b4 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ec:	68e2      	ldr	r2, [r4, #12]
 80016ee:	2301      	movs	r3, #1
 80016f0:	2a00      	cmp	r2, #0
 80016f2:	d00f      	beq.n	8001714 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 80016f4:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 80016f8:	4313      	orrs	r3, r2
 80016fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80016fc:	f7ff fb80 	bl	8000e00 <HAL_GetTick>
 8001700:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001702:	682b      	ldr	r3, [r5, #0]
 8001704:	423b      	tst	r3, r7
 8001706:	d1e9      	bne.n	80016dc <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001708:	f7ff fb7a 	bl	8000e00 <HAL_GetTick>
 800170c:	1b80      	subs	r0, r0, r6
 800170e:	2802      	cmp	r0, #2
 8001710:	d9f7      	bls.n	8001702 <HAL_RCC_OscConfig+0x166>
 8001712:	e7a5      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 8001714:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001716:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8001718:	439a      	bics	r2, r3
 800171a:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800171c:	f7ff fb70 	bl	8000e00 <HAL_GetTick>
 8001720:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001722:	682b      	ldr	r3, [r5, #0]
 8001724:	423b      	tst	r3, r7
 8001726:	d100      	bne.n	800172a <HAL_RCC_OscConfig+0x18e>
 8001728:	e744      	b.n	80015b4 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fb69 	bl	8000e00 <HAL_GetTick>
 800172e:	1b80      	subs	r0, r0, r6
 8001730:	2802      	cmp	r0, #2
 8001732:	d9f6      	bls.n	8001722 <HAL_RCC_OscConfig+0x186>
 8001734:	e794      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001736:	69e2      	ldr	r2, [r4, #28]
 8001738:	2301      	movs	r3, #1
 800173a:	4d59      	ldr	r5, [pc, #356]	@ (80018a0 <HAL_RCC_OscConfig+0x304>)
 800173c:	2a00      	cmp	r2, #0
 800173e:	d010      	beq.n	8001762 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 8001740:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001742:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8001744:	4313      	orrs	r3, r2
 8001746:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001748:	f7ff fb5a 	bl	8000e00 <HAL_GetTick>
 800174c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001750:	423b      	tst	r3, r7
 8001752:	d000      	beq.n	8001756 <HAL_RCC_OscConfig+0x1ba>
 8001754:	e732      	b.n	80015bc <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001756:	f7ff fb53 	bl	8000e00 <HAL_GetTick>
 800175a:	1b80      	subs	r0, r0, r6
 800175c:	2802      	cmp	r0, #2
 800175e:	d9f6      	bls.n	800174e <HAL_RCC_OscConfig+0x1b2>
 8001760:	e77e      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 8001762:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001764:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8001766:	439a      	bics	r2, r3
 8001768:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800176a:	f7ff fb49 	bl	8000e00 <HAL_GetTick>
 800176e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001770:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8001772:	423b      	tst	r3, r7
 8001774:	d100      	bne.n	8001778 <HAL_RCC_OscConfig+0x1dc>
 8001776:	e721      	b.n	80015bc <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001778:	f7ff fb42 	bl	8000e00 <HAL_GetTick>
 800177c:	1b80      	subs	r0, r0, r6
 800177e:	2802      	cmp	r0, #2
 8001780:	d9f6      	bls.n	8001770 <HAL_RCC_OscConfig+0x1d4>
 8001782:	e76d      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001784:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001786:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001788:	4d45      	ldr	r5, [pc, #276]	@ (80018a0 <HAL_RCC_OscConfig+0x304>)
 800178a:	0552      	lsls	r2, r2, #21
 800178c:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800178e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001790:	4213      	tst	r3, r2
 8001792:	d108      	bne.n	80017a6 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001794:	69eb      	ldr	r3, [r5, #28]
 8001796:	4313      	orrs	r3, r2
 8001798:	61eb      	str	r3, [r5, #28]
 800179a:	69eb      	ldr	r3, [r5, #28]
 800179c:	4013      	ands	r3, r2
 800179e:	9303      	str	r3, [sp, #12]
 80017a0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80017a2:	2301      	movs	r3, #1
 80017a4:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a6:	2780      	movs	r7, #128	@ 0x80
 80017a8:	4e40      	ldr	r6, [pc, #256]	@ (80018ac <HAL_RCC_OscConfig+0x310>)
 80017aa:	007f      	lsls	r7, r7, #1
 80017ac:	6833      	ldr	r3, [r6, #0]
 80017ae:	423b      	tst	r3, r7
 80017b0:	d015      	beq.n	80017de <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b2:	68a3      	ldr	r3, [r4, #8]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d122      	bne.n	80017fe <HAL_RCC_OscConfig+0x262>
 80017b8:	6a2a      	ldr	r2, [r5, #32]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80017be:	f7ff fb1f 	bl	8000e00 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c2:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80017c4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c6:	6a2b      	ldr	r3, [r5, #32]
 80017c8:	423b      	tst	r3, r7
 80017ca:	d03f      	beq.n	800184c <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 80017cc:	9b00      	ldr	r3, [sp, #0]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d000      	beq.n	80017d4 <HAL_RCC_OscConfig+0x238>
 80017d2:	e6f7      	b.n	80015c4 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017d4:	69eb      	ldr	r3, [r5, #28]
 80017d6:	4a36      	ldr	r2, [pc, #216]	@ (80018b0 <HAL_RCC_OscConfig+0x314>)
 80017d8:	4013      	ands	r3, r2
 80017da:	61eb      	str	r3, [r5, #28]
 80017dc:	e6f2      	b.n	80015c4 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017de:	6833      	ldr	r3, [r6, #0]
 80017e0:	433b      	orrs	r3, r7
 80017e2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80017e4:	f7ff fb0c 	bl	8000e00 <HAL_GetTick>
 80017e8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ea:	6833      	ldr	r3, [r6, #0]
 80017ec:	423b      	tst	r3, r7
 80017ee:	d1e0      	bne.n	80017b2 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017f0:	f7ff fb06 	bl	8000e00 <HAL_GetTick>
 80017f4:	9b01      	ldr	r3, [sp, #4]
 80017f6:	1ac0      	subs	r0, r0, r3
 80017f8:	2864      	cmp	r0, #100	@ 0x64
 80017fa:	d9f6      	bls.n	80017ea <HAL_RCC_OscConfig+0x24e>
 80017fc:	e730      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017fe:	2201      	movs	r2, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d114      	bne.n	800182e <HAL_RCC_OscConfig+0x292>
 8001804:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001806:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001808:	4393      	bics	r3, r2
 800180a:	622b      	str	r3, [r5, #32]
 800180c:	6a2b      	ldr	r3, [r5, #32]
 800180e:	3203      	adds	r2, #3
 8001810:	4393      	bics	r3, r2
 8001812:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8001814:	f7ff faf4 	bl	8000e00 <HAL_GetTick>
 8001818:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181a:	6a2b      	ldr	r3, [r5, #32]
 800181c:	423b      	tst	r3, r7
 800181e:	d0d5      	beq.n	80017cc <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001820:	f7ff faee 	bl	8000e00 <HAL_GetTick>
 8001824:	4b23      	ldr	r3, [pc, #140]	@ (80018b4 <HAL_RCC_OscConfig+0x318>)
 8001826:	1b80      	subs	r0, r0, r6
 8001828:	4298      	cmp	r0, r3
 800182a:	d9f6      	bls.n	800181a <HAL_RCC_OscConfig+0x27e>
 800182c:	e718      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800182e:	2b05      	cmp	r3, #5
 8001830:	d105      	bne.n	800183e <HAL_RCC_OscConfig+0x2a2>
 8001832:	6a29      	ldr	r1, [r5, #32]
 8001834:	3b01      	subs	r3, #1
 8001836:	430b      	orrs	r3, r1
 8001838:	622b      	str	r3, [r5, #32]
 800183a:	6a2b      	ldr	r3, [r5, #32]
 800183c:	e7bd      	b.n	80017ba <HAL_RCC_OscConfig+0x21e>
 800183e:	6a2b      	ldr	r3, [r5, #32]
 8001840:	4393      	bics	r3, r2
 8001842:	2204      	movs	r2, #4
 8001844:	622b      	str	r3, [r5, #32]
 8001846:	6a2b      	ldr	r3, [r5, #32]
 8001848:	4393      	bics	r3, r2
 800184a:	e7b7      	b.n	80017bc <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800184c:	f7ff fad8 	bl	8000e00 <HAL_GetTick>
 8001850:	4b18      	ldr	r3, [pc, #96]	@ (80018b4 <HAL_RCC_OscConfig+0x318>)
 8001852:	1b80      	subs	r0, r0, r6
 8001854:	4298      	cmp	r0, r3
 8001856:	d9b6      	bls.n	80017c6 <HAL_RCC_OscConfig+0x22a>
 8001858:	e702      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800185a:	f7ff fad1 	bl	8000e00 <HAL_GetTick>
 800185e:	1b80      	subs	r0, r0, r6
 8001860:	2802      	cmp	r0, #2
 8001862:	d800      	bhi.n	8001866 <HAL_RCC_OscConfig+0x2ca>
 8001864:	e6c1      	b.n	80015ea <HAL_RCC_OscConfig+0x4e>
 8001866:	e6fb      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001868:	3205      	adds	r2, #5
 800186a:	d103      	bne.n	8001874 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 800186c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800186e:	439a      	bics	r2, r3
 8001870:	636a      	str	r2, [r5, #52]	@ 0x34
 8001872:	e6be      	b.n	80015f2 <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001874:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001876:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001878:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 800187a:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800187c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800187e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001880:	4393      	bics	r3, r2
 8001882:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8001884:	f7ff fabc 	bl	8000e00 <HAL_GetTick>
 8001888:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800188a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800188c:	423b      	tst	r3, r7
 800188e:	d100      	bne.n	8001892 <HAL_RCC_OscConfig+0x2f6>
 8001890:	e6b6      	b.n	8001600 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001892:	f7ff fab5 	bl	8000e00 <HAL_GetTick>
 8001896:	1b80      	subs	r0, r0, r6
 8001898:	2802      	cmp	r0, #2
 800189a:	d9f6      	bls.n	800188a <HAL_RCC_OscConfig+0x2ee>
 800189c:	e6e0      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	40021000 	.word	0x40021000
 80018a4:	fffeffff 	.word	0xfffeffff
 80018a8:	fffbffff 	.word	0xfffbffff
 80018ac:	40007000 	.word	0x40007000
 80018b0:	efffffff 	.word	0xefffffff
 80018b4:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018b8:	210c      	movs	r1, #12
 80018ba:	4d34      	ldr	r5, [pc, #208]	@ (800198c <HAL_RCC_OscConfig+0x3f0>)
 80018bc:	686a      	ldr	r2, [r5, #4]
 80018be:	400a      	ands	r2, r1
 80018c0:	2a08      	cmp	r2, #8
 80018c2:	d047      	beq.n	8001954 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c4:	4a32      	ldr	r2, [pc, #200]	@ (8001990 <HAL_RCC_OscConfig+0x3f4>)
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d132      	bne.n	8001930 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 80018ca:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018cc:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80018ce:	4013      	ands	r3, r2
 80018d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80018d2:	f7ff fa95 	bl	8000e00 <HAL_GetTick>
 80018d6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018d8:	04bf      	lsls	r7, r7, #18
 80018da:	682b      	ldr	r3, [r5, #0]
 80018dc:	423b      	tst	r3, r7
 80018de:	d121      	bne.n	8001924 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e0:	220f      	movs	r2, #15
 80018e2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e4:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018e6:	4393      	bics	r3, r2
 80018e8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ea:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018ec:	4313      	orrs	r3, r2
 80018ee:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80018f0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80018f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80018f4:	686a      	ldr	r2, [r5, #4]
 80018f6:	430b      	orrs	r3, r1
 80018f8:	4926      	ldr	r1, [pc, #152]	@ (8001994 <HAL_RCC_OscConfig+0x3f8>)
 80018fa:	400a      	ands	r2, r1
 80018fc:	4313      	orrs	r3, r2
 80018fe:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	682a      	ldr	r2, [r5, #0]
 8001904:	045b      	lsls	r3, r3, #17
 8001906:	4313      	orrs	r3, r2
 8001908:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800190a:	f7ff fa79 	bl	8000e00 <HAL_GetTick>
 800190e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001910:	682b      	ldr	r3, [r5, #0]
 8001912:	4233      	tst	r3, r6
 8001914:	d000      	beq.n	8001918 <HAL_RCC_OscConfig+0x37c>
 8001916:	e677      	b.n	8001608 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001918:	f7ff fa72 	bl	8000e00 <HAL_GetTick>
 800191c:	1b00      	subs	r0, r0, r4
 800191e:	2802      	cmp	r0, #2
 8001920:	d9f6      	bls.n	8001910 <HAL_RCC_OscConfig+0x374>
 8001922:	e69d      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001924:	f7ff fa6c 	bl	8000e00 <HAL_GetTick>
 8001928:	1b80      	subs	r0, r0, r6
 800192a:	2802      	cmp	r0, #2
 800192c:	d9d5      	bls.n	80018da <HAL_RCC_OscConfig+0x33e>
 800192e:	e697      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8001930:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001932:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001934:	4013      	ands	r3, r2
 8001936:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001938:	f7ff fa62 	bl	8000e00 <HAL_GetTick>
 800193c:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800193e:	04b6      	lsls	r6, r6, #18
 8001940:	682b      	ldr	r3, [r5, #0]
 8001942:	4233      	tst	r3, r6
 8001944:	d100      	bne.n	8001948 <HAL_RCC_OscConfig+0x3ac>
 8001946:	e65f      	b.n	8001608 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7ff fa5a 	bl	8000e00 <HAL_GetTick>
 800194c:	1b00      	subs	r0, r0, r4
 800194e:	2802      	cmp	r0, #2
 8001950:	d9f6      	bls.n	8001940 <HAL_RCC_OscConfig+0x3a4>
 8001952:	e685      	b.n	8001660 <HAL_RCC_OscConfig+0xc4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001954:	2b01      	cmp	r3, #1
 8001956:	d100      	bne.n	800195a <HAL_RCC_OscConfig+0x3be>
 8001958:	e66b      	b.n	8001632 <HAL_RCC_OscConfig+0x96>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195a:	2280      	movs	r2, #128	@ 0x80
        pll_config  = RCC->CFGR;
 800195c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001960:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8001962:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001964:	4002      	ands	r2, r0
 8001966:	428a      	cmp	r2, r1
 8001968:	d000      	beq.n	800196c <HAL_RCC_OscConfig+0x3d0>
 800196a:	e662      	b.n	8001632 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800196c:	220f      	movs	r2, #15
 800196e:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001970:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001972:	4293      	cmp	r3, r2
 8001974:	d000      	beq.n	8001978 <HAL_RCC_OscConfig+0x3dc>
 8001976:	e65c      	b.n	8001632 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001978:	23f0      	movs	r3, #240	@ 0xf0
 800197a:	039b      	lsls	r3, r3, #14
 800197c:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800197e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001980:	1ac0      	subs	r0, r0, r3
 8001982:	1e43      	subs	r3, r0, #1
 8001984:	4198      	sbcs	r0, r3
 8001986:	b2c0      	uxtb	r0, r0
 8001988:	e66b      	b.n	8001662 <HAL_RCC_OscConfig+0xc6>
 800198a:	46c0      	nop			@ (mov r8, r8)
 800198c:	40021000 	.word	0x40021000
 8001990:	feffffff 	.word	0xfeffffff
 8001994:	ffc2ffff 	.word	0xffc2ffff

08001998 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001998:	220c      	movs	r2, #12
{
 800199a:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800199c:	4d0c      	ldr	r5, [pc, #48]	@ (80019d0 <HAL_RCC_GetSysClockFreq+0x38>)
 800199e:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80019a0:	401a      	ands	r2, r3
 80019a2:	2a08      	cmp	r2, #8
 80019a4:	d111      	bne.n	80019ca <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80019a6:	200f      	movs	r0, #15
 80019a8:	490a      	ldr	r1, [pc, #40]	@ (80019d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80019aa:	0c9a      	lsrs	r2, r3, #18
 80019ac:	4002      	ands	r2, r0
 80019ae:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80019b0:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80019b2:	03db      	lsls	r3, r3, #15
 80019b4:	d507      	bpl.n	80019c6 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80019b6:	4908      	ldr	r1, [pc, #32]	@ (80019d8 <HAL_RCC_GetSysClockFreq+0x40>)
 80019b8:	4002      	ands	r2, r0
 80019ba:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80019bc:	4807      	ldr	r0, [pc, #28]	@ (80019dc <HAL_RCC_GetSysClockFreq+0x44>)
 80019be:	f7fe fbad 	bl	800011c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80019c2:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80019c6:	4806      	ldr	r0, [pc, #24]	@ (80019e0 <HAL_RCC_GetSysClockFreq+0x48>)
 80019c8:	e7fb      	b.n	80019c2 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 80019ca:	4804      	ldr	r0, [pc, #16]	@ (80019dc <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 80019cc:	e7fa      	b.n	80019c4 <HAL_RCC_GetSysClockFreq+0x2c>
 80019ce:	46c0      	nop			@ (mov r8, r8)
 80019d0:	40021000 	.word	0x40021000
 80019d4:	08002824 	.word	0x08002824
 80019d8:	08002814 	.word	0x08002814
 80019dc:	007a1200 	.word	0x007a1200
 80019e0:	003d0900 	.word	0x003d0900

080019e4 <HAL_RCC_ClockConfig>:
{
 80019e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80019e6:	0004      	movs	r4, r0
 80019e8:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80019ea:	2800      	cmp	r0, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80019ee:	2001      	movs	r0, #1
}
 80019f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f2:	2201      	movs	r2, #1
 80019f4:	4d37      	ldr	r5, [pc, #220]	@ (8001ad4 <HAL_RCC_ClockConfig+0xf0>)
 80019f6:	682b      	ldr	r3, [r5, #0]
 80019f8:	4013      	ands	r3, r2
 80019fa:	428b      	cmp	r3, r1
 80019fc:	d31c      	bcc.n	8001a38 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019fe:	6822      	ldr	r2, [r4, #0]
 8001a00:	0793      	lsls	r3, r2, #30
 8001a02:	d422      	bmi.n	8001a4a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a04:	07d2      	lsls	r2, r2, #31
 8001a06:	d42f      	bmi.n	8001a68 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a08:	2301      	movs	r3, #1
 8001a0a:	682a      	ldr	r2, [r5, #0]
 8001a0c:	401a      	ands	r2, r3
 8001a0e:	42b2      	cmp	r2, r6
 8001a10:	d851      	bhi.n	8001ab6 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a12:	6823      	ldr	r3, [r4, #0]
 8001a14:	4d30      	ldr	r5, [pc, #192]	@ (8001ad8 <HAL_RCC_ClockConfig+0xf4>)
 8001a16:	075b      	lsls	r3, r3, #29
 8001a18:	d454      	bmi.n	8001ac4 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a1a:	f7ff ffbd 	bl	8001998 <HAL_RCC_GetSysClockFreq>
 8001a1e:	686b      	ldr	r3, [r5, #4]
 8001a20:	4a2e      	ldr	r2, [pc, #184]	@ (8001adc <HAL_RCC_ClockConfig+0xf8>)
 8001a22:	061b      	lsls	r3, r3, #24
 8001a24:	0f1b      	lsrs	r3, r3, #28
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	492d      	ldr	r1, [pc, #180]	@ (8001ae0 <HAL_RCC_ClockConfig+0xfc>)
 8001a2a:	40d8      	lsrs	r0, r3
 8001a2c:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a2e:	2003      	movs	r0, #3
 8001a30:	f7ff f9a6 	bl	8000d80 <HAL_InitTick>
  return HAL_OK;
 8001a34:	2000      	movs	r0, #0
 8001a36:	e7db      	b.n	80019f0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a38:	682b      	ldr	r3, [r5, #0]
 8001a3a:	4393      	bics	r3, r2
 8001a3c:	430b      	orrs	r3, r1
 8001a3e:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a40:	682b      	ldr	r3, [r5, #0]
 8001a42:	4013      	ands	r3, r2
 8001a44:	428b      	cmp	r3, r1
 8001a46:	d1d2      	bne.n	80019ee <HAL_RCC_ClockConfig+0xa>
 8001a48:	e7d9      	b.n	80019fe <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a4a:	4923      	ldr	r1, [pc, #140]	@ (8001ad8 <HAL_RCC_ClockConfig+0xf4>)
 8001a4c:	0753      	lsls	r3, r2, #29
 8001a4e:	d504      	bpl.n	8001a5a <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001a50:	23e0      	movs	r3, #224	@ 0xe0
 8001a52:	6848      	ldr	r0, [r1, #4]
 8001a54:	00db      	lsls	r3, r3, #3
 8001a56:	4303      	orrs	r3, r0
 8001a58:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a5a:	20f0      	movs	r0, #240	@ 0xf0
 8001a5c:	684b      	ldr	r3, [r1, #4]
 8001a5e:	4383      	bics	r3, r0
 8001a60:	68a0      	ldr	r0, [r4, #8]
 8001a62:	4303      	orrs	r3, r0
 8001a64:	604b      	str	r3, [r1, #4]
 8001a66:	e7cd      	b.n	8001a04 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a68:	4f1b      	ldr	r7, [pc, #108]	@ (8001ad8 <HAL_RCC_ClockConfig+0xf4>)
 8001a6a:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6c:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a6e:	2a01      	cmp	r2, #1
 8001a70:	d119      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a72:	039b      	lsls	r3, r3, #14
 8001a74:	d5bb      	bpl.n	80019ee <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a76:	2103      	movs	r1, #3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	438b      	bics	r3, r1
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8001a80:	f7ff f9be 	bl	8000e00 <HAL_GetTick>
 8001a84:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a86:	230c      	movs	r3, #12
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	6863      	ldr	r3, [r4, #4]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d0b9      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a94:	f7ff f9b4 	bl	8000e00 <HAL_GetTick>
 8001a98:	9b01      	ldr	r3, [sp, #4]
 8001a9a:	1ac0      	subs	r0, r0, r3
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <HAL_RCC_ClockConfig+0x100>)
 8001a9e:	4298      	cmp	r0, r3
 8001aa0:	d9f1      	bls.n	8001a86 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8001aa2:	2003      	movs	r0, #3
 8001aa4:	e7a4      	b.n	80019f0 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aa6:	2a02      	cmp	r2, #2
 8001aa8:	d102      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aaa:	019b      	lsls	r3, r3, #6
 8001aac:	d4e3      	bmi.n	8001a76 <HAL_RCC_ClockConfig+0x92>
 8001aae:	e79e      	b.n	80019ee <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab0:	079b      	lsls	r3, r3, #30
 8001ab2:	d4e0      	bmi.n	8001a76 <HAL_RCC_ClockConfig+0x92>
 8001ab4:	e79b      	b.n	80019ee <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab6:	682a      	ldr	r2, [r5, #0]
 8001ab8:	439a      	bics	r2, r3
 8001aba:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001abc:	682a      	ldr	r2, [r5, #0]
 8001abe:	421a      	tst	r2, r3
 8001ac0:	d0a7      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x2e>
 8001ac2:	e794      	b.n	80019ee <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac4:	686b      	ldr	r3, [r5, #4]
 8001ac6:	4a08      	ldr	r2, [pc, #32]	@ (8001ae8 <HAL_RCC_ClockConfig+0x104>)
 8001ac8:	4013      	ands	r3, r2
 8001aca:	68e2      	ldr	r2, [r4, #12]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	606b      	str	r3, [r5, #4]
 8001ad0:	e7a3      	b.n	8001a1a <HAL_RCC_ClockConfig+0x36>
 8001ad2:	46c0      	nop			@ (mov r8, r8)
 8001ad4:	40022000 	.word	0x40022000
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	08002804 	.word	0x08002804
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	00001388 	.word	0x00001388
 8001ae8:	fffff8ff 	.word	0xfffff8ff

08001aec <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001aec:	4b04      	ldr	r3, [pc, #16]	@ (8001b00 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8001aee:	4a05      	ldr	r2, [pc, #20]	@ (8001b04 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4905      	ldr	r1, [pc, #20]	@ (8001b08 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001af4:	055b      	lsls	r3, r3, #21
 8001af6:	0f5b      	lsrs	r3, r3, #29
 8001af8:	5ccb      	ldrb	r3, [r1, r3]
 8001afa:	6810      	ldr	r0, [r2, #0]
 8001afc:	40d8      	lsrs	r0, r3
}    
 8001afe:	4770      	bx	lr
 8001b00:	40021000 	.word	0x40021000
 8001b04:	20000000 	.word	0x20000000
 8001b08:	080027fc 	.word	0x080027fc

08001b0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b0c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b0e:	6803      	ldr	r3, [r0, #0]
{
 8001b10:	0005      	movs	r5, r0
 8001b12:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b14:	03db      	lsls	r3, r3, #15
 8001b16:	d52b      	bpl.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b18:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001b1a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1c:	4c38      	ldr	r4, [pc, #224]	@ (8001c00 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8001b1e:	0552      	lsls	r2, r2, #21
 8001b20:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001b22:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b24:	4213      	tst	r3, r2
 8001b26:	d108      	bne.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b28:	69e3      	ldr	r3, [r4, #28]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61e3      	str	r3, [r4, #28]
 8001b2e:	69e3      	ldr	r3, [r4, #28]
 8001b30:	4013      	ands	r3, r2
 8001b32:	9303      	str	r3, [sp, #12]
 8001b34:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001b36:	2301      	movs	r3, #1
 8001b38:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3a:	2780      	movs	r7, #128	@ 0x80
 8001b3c:	4e31      	ldr	r6, [pc, #196]	@ (8001c04 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8001b3e:	007f      	lsls	r7, r7, #1
 8001b40:	6833      	ldr	r3, [r6, #0]
 8001b42:	423b      	tst	r3, r7
 8001b44:	d022      	beq.n	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x80>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b46:	6a21      	ldr	r1, [r4, #32]
 8001b48:	22c0      	movs	r2, #192	@ 0xc0
 8001b4a:	0008      	movs	r0, r1
 8001b4c:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b4e:	686b      	ldr	r3, [r5, #4]
 8001b50:	4e2d      	ldr	r6, [pc, #180]	@ (8001c08 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b52:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b54:	4211      	tst	r1, r2
 8001b56:	d12b      	bne.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b58:	6a23      	ldr	r3, [r4, #32]
 8001b5a:	686a      	ldr	r2, [r5, #4]
 8001b5c:	4033      	ands	r3, r6
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b62:	9b00      	ldr	r3, [sp, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d103      	bne.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b68:	69e3      	ldr	r3, [r4, #28]
 8001b6a:	4a28      	ldr	r2, [pc, #160]	@ (8001c0c <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b70:	682a      	ldr	r2, [r5, #0]
 8001b72:	07d3      	lsls	r3, r2, #31
 8001b74:	d506      	bpl.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b76:	2003      	movs	r0, #3
 8001b78:	4921      	ldr	r1, [pc, #132]	@ (8001c00 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8001b7a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8001b7c:	4383      	bics	r3, r0
 8001b7e:	68a8      	ldr	r0, [r5, #8]
 8001b80:	4303      	orrs	r3, r0
 8001b82:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b84:	0692      	lsls	r2, r2, #26
 8001b86:	d433      	bmi.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b88:	2000      	movs	r0, #0
 8001b8a:	e00f      	b.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0xa0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b8c:	6833      	ldr	r3, [r6, #0]
 8001b8e:	433b      	orrs	r3, r7
 8001b90:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b92:	f7ff f935 	bl	8000e00 <HAL_GetTick>
 8001b96:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b98:	6833      	ldr	r3, [r6, #0]
 8001b9a:	423b      	tst	r3, r7
 8001b9c:	d1d3      	bne.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b9e:	f7ff f92f 	bl	8000e00 <HAL_GetTick>
 8001ba2:	9b01      	ldr	r3, [sp, #4]
 8001ba4:	1ac0      	subs	r0, r0, r3
 8001ba6:	2864      	cmp	r0, #100	@ 0x64
 8001ba8:	d9f6      	bls.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001baa:	2003      	movs	r0, #3
}
 8001bac:	b005      	add	sp, #20
 8001bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	4283      	cmp	r3, r0
 8001bb4:	d0d0      	beq.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bb6:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bb8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bba:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bbc:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bbe:	0252      	lsls	r2, r2, #9
 8001bc0:	4302      	orrs	r2, r0
 8001bc2:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001bc4:	6a22      	ldr	r2, [r4, #32]
 8001bc6:	4812      	ldr	r0, [pc, #72]	@ (8001c10 <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bc8:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001bca:	4002      	ands	r2, r0
 8001bcc:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8001bce:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001bd0:	07db      	lsls	r3, r3, #31
 8001bd2:	d5c1      	bpl.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f914 	bl	8000e00 <HAL_GetTick>
 8001bd8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bda:	2202      	movs	r2, #2
 8001bdc:	6a23      	ldr	r3, [r4, #32]
 8001bde:	4213      	tst	r3, r2
 8001be0:	d1ba      	bne.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be2:	f7ff f90d 	bl	8000e00 <HAL_GetTick>
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001be8:	1bc0      	subs	r0, r0, r7
 8001bea:	4298      	cmp	r0, r3
 8001bec:	d9f5      	bls.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0xce>
 8001bee:	e7dc      	b.n	8001baa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bf0:	2110      	movs	r1, #16
 8001bf2:	4a03      	ldr	r2, [pc, #12]	@ (8001c00 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8001bf4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8001bf6:	438b      	bics	r3, r1
 8001bf8:	68e9      	ldr	r1, [r5, #12]
 8001bfa:	430b      	orrs	r3, r1
 8001bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfe:	e7c3      	b.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001c00:	40021000 	.word	0x40021000
 8001c04:	40007000 	.word	0x40007000
 8001c08:	fffffcff 	.word	0xfffffcff
 8001c0c:	efffffff 	.word	0xefffffff
 8001c10:	fffeffff 	.word	0xfffeffff
 8001c14:	00001388 	.word	0x00001388

08001c18 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1a:	000e      	movs	r6, r1
 8001c1c:	b085      	sub	sp, #20
 8001c1e:	0015      	movs	r5, r2
 8001c20:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001c22:	f7ff f8ed 	bl	8000e00 <HAL_GetTick>
 8001c26:	19ad      	adds	r5, r5, r6
 8001c28:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8001c2a:	f7ff f8e9 	bl	8000e00 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c2e:	2780      	movs	r7, #128	@ 0x80
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c30:	4b25      	ldr	r3, [pc, #148]	@ (8001cc8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 8001c32:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	015b      	lsls	r3, r3, #5
 8001c38:	0d1b      	lsrs	r3, r3, #20
 8001c3a:	436b      	muls	r3, r5
 8001c3c:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c3e:	6822      	ldr	r2, [r4, #0]
 8001c40:	6893      	ldr	r3, [r2, #8]
 8001c42:	0018      	movs	r0, r3
 8001c44:	4038      	ands	r0, r7
 8001c46:	423b      	tst	r3, r7
 8001c48:	d032      	beq.n	8001cb0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c4a:	1c73      	adds	r3, r6, #1
 8001c4c:	d0f8      	beq.n	8001c40 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c4e:	f7ff f8d7 	bl	8000e00 <HAL_GetTick>
 8001c52:	9b01      	ldr	r3, [sp, #4]
 8001c54:	1ac0      	subs	r0, r0, r3
 8001c56:	42a8      	cmp	r0, r5
 8001c58:	d32c      	bcc.n	8001cb4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c5a:	21e0      	movs	r1, #224	@ 0xe0
 8001c5c:	6823      	ldr	r3, [r4, #0]
 8001c5e:	685a      	ldr	r2, [r3, #4]
 8001c60:	438a      	bics	r2, r1
 8001c62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c64:	2282      	movs	r2, #130	@ 0x82
 8001c66:	6861      	ldr	r1, [r4, #4]
 8001c68:	0052      	lsls	r2, r2, #1
 8001c6a:	4291      	cmp	r1, r2
 8001c6c:	d10c      	bne.n	8001c88 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
 8001c6e:	2180      	movs	r1, #128	@ 0x80
 8001c70:	68a2      	ldr	r2, [r4, #8]
 8001c72:	0209      	lsls	r1, r1, #8
 8001c74:	428a      	cmp	r2, r1
 8001c76:	d003      	beq.n	8001c80 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c78:	2180      	movs	r1, #128	@ 0x80
 8001c7a:	00c9      	lsls	r1, r1, #3
 8001c7c:	428a      	cmp	r2, r1
 8001c7e:	d103      	bne.n	8001c88 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c80:	2140      	movs	r1, #64	@ 0x40
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	438a      	bics	r2, r1
 8001c86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c88:	2180      	movs	r1, #128	@ 0x80
 8001c8a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001c8c:	0189      	lsls	r1, r1, #6
 8001c8e:	428a      	cmp	r2, r1
 8001c90:	d106      	bne.n	8001ca0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
        {
          SPI_RESET_CRC(hspi);
 8001c92:	6819      	ldr	r1, [r3, #0]
 8001c94:	480d      	ldr	r0, [pc, #52]	@ (8001ccc <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 8001c96:	4001      	ands	r1, r0
 8001c98:	6019      	str	r1, [r3, #0]
 8001c9a:	6819      	ldr	r1, [r3, #0]
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ca0:	0023      	movs	r3, r4
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	335d      	adds	r3, #93	@ 0x5d
 8001ca6:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001ca8:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8001caa:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8001cac:	345c      	adds	r4, #92	@ 0x5c
 8001cae:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 8001cb0:	b005      	add	sp, #20
 8001cb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8001cb4:	9b03      	ldr	r3, [sp, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d000      	beq.n	8001cbc <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
 8001cba:	002b      	movs	r3, r5
      count--;
 8001cbc:	9a03      	ldr	r2, [sp, #12]
 8001cbe:	001d      	movs	r5, r3
 8001cc0:	3a01      	subs	r2, #1
 8001cc2:	9203      	str	r2, [sp, #12]
 8001cc4:	e7bb      	b.n	8001c3e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	ffffdfff 	.word	0xffffdfff

08001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cd2:	0017      	movs	r7, r2
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001cd4:	2200      	movs	r2, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	001d      	movs	r5, r3
  __IO uint8_t  tmpreg8 = 0;
 8001cda:	ab02      	add	r3, sp, #8
 8001cdc:	70da      	strb	r2, [r3, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001cde:	0004      	movs	r4, r0
 8001ce0:	000e      	movs	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001ce2:	f7ff f88d 	bl	8000e00 <HAL_GetTick>
 8001ce6:	19ed      	adds	r5, r5, r7
 8001ce8:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8001cea:	f7ff f889 	bl	8000e00 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001cee:	2223      	movs	r2, #35	@ 0x23
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001cf0:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 8001cf2:	9000      	str	r0, [sp, #0]
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001cf4:	9301      	str	r3, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4353      	muls	r3, r2
 8001cfc:	0d1b      	lsrs	r3, r3, #20
 8001cfe:	436b      	muls	r3, r5
 8001d00:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001d02:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 8001d04:	6821      	ldr	r1, [r4, #0]
      tmpreg8 = *ptmpreg8;
 8001d06:	1cda      	adds	r2, r3, #3
  while ((hspi->Instance->SR & Fifo) != State)
 8001d08:	688b      	ldr	r3, [r1, #8]
 8001d0a:	0018      	movs	r0, r3
 8001d0c:	4030      	ands	r0, r6
 8001d0e:	4233      	tst	r3, r6
 8001d10:	d03b      	beq.n	8001d8a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001d12:	23c0      	movs	r3, #192	@ 0xc0
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	429e      	cmp	r6, r3
 8001d18:	d104      	bne.n	8001d24 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 8001d1a:	9b01      	ldr	r3, [sp, #4]
 8001d1c:	7b1b      	ldrb	r3, [r3, #12]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	7013      	strb	r3, [r2, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001d22:	7813      	ldrb	r3, [r2, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001d24:	1c7b      	adds	r3, r7, #1
 8001d26:	d0ef      	beq.n	8001d08 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001d28:	f7ff f86a 	bl	8000e00 <HAL_GetTick>
 8001d2c:	9b00      	ldr	r3, [sp, #0]
 8001d2e:	1ac0      	subs	r0, r0, r3
 8001d30:	42a8      	cmp	r0, r5
 8001d32:	d32c      	bcc.n	8001d8e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d34:	21e0      	movs	r1, #224	@ 0xe0
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	438a      	bics	r2, r1
 8001d3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d3e:	2282      	movs	r2, #130	@ 0x82
 8001d40:	6861      	ldr	r1, [r4, #4]
 8001d42:	0052      	lsls	r2, r2, #1
 8001d44:	4291      	cmp	r1, r2
 8001d46:	d10c      	bne.n	8001d62 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
 8001d48:	2180      	movs	r1, #128	@ 0x80
 8001d4a:	68a2      	ldr	r2, [r4, #8]
 8001d4c:	0209      	lsls	r1, r1, #8
 8001d4e:	428a      	cmp	r2, r1
 8001d50:	d003      	beq.n	8001d5a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d52:	2180      	movs	r1, #128	@ 0x80
 8001d54:	00c9      	lsls	r1, r1, #3
 8001d56:	428a      	cmp	r2, r1
 8001d58:	d103      	bne.n	8001d62 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d5a:	2140      	movs	r1, #64	@ 0x40
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	438a      	bics	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d62:	2180      	movs	r1, #128	@ 0x80
 8001d64:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001d66:	0189      	lsls	r1, r1, #6
 8001d68:	428a      	cmp	r2, r1
 8001d6a:	d106      	bne.n	8001d7a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
        {
          SPI_RESET_CRC(hspi);
 8001d6c:	6819      	ldr	r1, [r3, #0]
 8001d6e:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd4>)
 8001d70:	4001      	ands	r1, r0
 8001d72:	6019      	str	r1, [r3, #0]
 8001d74:	6819      	ldr	r1, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001d7a:	0023      	movs	r3, r4
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	335d      	adds	r3, #93	@ 0x5d
 8001d80:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001d82:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8001d84:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8001d86:	345c      	adds	r4, #92	@ 0x5c
 8001d88:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 8001d8a:	b005      	add	sp, #20
 8001d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8001d8e:	9b03      	ldr	r3, [sp, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d000      	beq.n	8001d96 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
 8001d94:	002b      	movs	r3, r5
      count--;
 8001d96:	9a03      	ldr	r2, [sp, #12]
 8001d98:	001d      	movs	r5, r3
 8001d9a:	3a01      	subs	r2, #1
 8001d9c:	9203      	str	r2, [sp, #12]
 8001d9e:	e7b0      	b.n	8001d02 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8001da0:	20000000 	.word	0x20000000
 8001da4:	ffffdfff 	.word	0xffffdfff

08001da8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001da8:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001daa:	0013      	movs	r3, r2
{
 8001dac:	000d      	movs	r5, r1
 8001dae:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001db0:	000a      	movs	r2, r1
 8001db2:	21c0      	movs	r1, #192	@ 0xc0
 8001db4:	0149      	lsls	r1, r1, #5
{
 8001db6:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001db8:	f7ff ff8a 	bl	8001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d005      	beq.n	8001dcc <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001dc0:	2320      	movs	r3, #32
    return HAL_TIMEOUT;
 8001dc2:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001dc4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8001dca:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001dcc:	0032      	movs	r2, r6
 8001dce:	0029      	movs	r1, r5
 8001dd0:	0020      	movs	r0, r4
 8001dd2:	f7ff ff21 	bl	8001c18 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8001dd6:	2800      	cmp	r0, #0
 8001dd8:	d1f2      	bne.n	8001dc0 <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001dda:	21c0      	movs	r1, #192	@ 0xc0
 8001ddc:	0033      	movs	r3, r6
 8001dde:	002a      	movs	r2, r5
 8001de0:	0020      	movs	r0, r4
 8001de2:	00c9      	lsls	r1, r1, #3
 8001de4:	f7ff ff74 	bl	8001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8001de8:	2800      	cmp	r0, #0
 8001dea:	d0ee      	beq.n	8001dca <SPI_EndRxTxTransaction+0x22>
 8001dec:	e7e8      	b.n	8001dc0 <SPI_EndRxTxTransaction+0x18>
	...

08001df0 <HAL_SPI_Init>:
{
 8001df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001df2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001df4:	2001      	movs	r0, #1
  if (hspi == NULL)
 8001df6:	2c00      	cmp	r4, #0
 8001df8:	d067      	beq.n	8001eca <HAL_SPI_Init+0xda>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001dfa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d165      	bne.n	8001ecc <HAL_SPI_Init+0xdc>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e00:	2282      	movs	r2, #130	@ 0x82
 8001e02:	6861      	ldr	r1, [r4, #4]
 8001e04:	0052      	lsls	r2, r2, #1
 8001e06:	4291      	cmp	r1, r2
 8001e08:	d000      	beq.n	8001e0c <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e0a:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e0c:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e0e:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e10:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e12:	355d      	adds	r5, #93	@ 0x5d
 8001e14:	782b      	ldrb	r3, [r5, #0]
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d105      	bne.n	8001e28 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8001e1c:	0023      	movs	r3, r4
 8001e1e:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8001e20:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8001e22:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8001e24:	f7fe fefe 	bl	8000c24 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e28:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001e2a:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e2c:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8001e2e:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e30:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8001e32:	680b      	ldr	r3, [r1, #0]
 8001e34:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e36:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 8001e38:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e3a:	00d2      	lsls	r2, r2, #3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	4296      	cmp	r6, r2
 8001e40:	d948      	bls.n	8001ed4 <HAL_SPI_Init+0xe4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001e42:	22f0      	movs	r2, #240	@ 0xf0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001e44:	0018      	movs	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001e46:	0112      	lsls	r2, r2, #4
 8001e48:	4296      	cmp	r6, r2
 8001e4a:	d000      	beq.n	8001e4e <HAL_SPI_Init+0x5e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e4c:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001e4e:	2282      	movs	r2, #130	@ 0x82
 8001e50:	2784      	movs	r7, #132	@ 0x84
 8001e52:	6863      	ldr	r3, [r4, #4]
 8001e54:	0052      	lsls	r2, r2, #1
 8001e56:	4013      	ands	r3, r2
 8001e58:	68a2      	ldr	r2, [r4, #8]
 8001e5a:	023f      	lsls	r7, r7, #8
 8001e5c:	403a      	ands	r2, r7
 8001e5e:	2702      	movs	r7, #2
 8001e60:	4313      	orrs	r3, r2
 8001e62:	6922      	ldr	r2, [r4, #16]
 8001e64:	69a5      	ldr	r5, [r4, #24]
 8001e66:	403a      	ands	r2, r7
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	6967      	ldr	r7, [r4, #20]
 8001e6e:	4017      	ands	r7, r2
 8001e70:	433b      	orrs	r3, r7
 8001e72:	2780      	movs	r7, #128	@ 0x80
 8001e74:	00bf      	lsls	r7, r7, #2
 8001e76:	402f      	ands	r7, r5
 8001e78:	433b      	orrs	r3, r7
 8001e7a:	69e7      	ldr	r7, [r4, #28]
 8001e7c:	3237      	adds	r2, #55	@ 0x37
 8001e7e:	4017      	ands	r7, r2
 8001e80:	433b      	orrs	r3, r7
 8001e82:	6a27      	ldr	r7, [r4, #32]
 8001e84:	3248      	adds	r2, #72	@ 0x48
 8001e86:	4017      	ands	r7, r2
 8001e88:	2280      	movs	r2, #128	@ 0x80
 8001e8a:	433b      	orrs	r3, r7
 8001e8c:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 8001e8e:	0192      	lsls	r2, r2, #6
 8001e90:	4017      	ands	r7, r2
 8001e92:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001e94:	2710      	movs	r7, #16
 8001e96:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001e98:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001e9a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001e9c:	0c2d      	lsrs	r5, r5, #16
 8001e9e:	403b      	ands	r3, r7
 8001ea0:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 8001ea2:	4017      	ands	r7, r2
 8001ea4:	433b      	orrs	r3, r7
 8001ea6:	27f0      	movs	r7, #240	@ 0xf0
 8001ea8:	013f      	lsls	r7, r7, #4
 8001eaa:	403e      	ands	r6, r7
 8001eac:	4333      	orrs	r3, r6
 8001eae:	2604      	movs	r6, #4
 8001eb0:	4035      	ands	r5, r6
 8001eb2:	432b      	orrs	r3, r5
 8001eb4:	4303      	orrs	r3, r0
 8001eb6:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001eb8:	69cb      	ldr	r3, [r1, #28]
 8001eba:	4808      	ldr	r0, [pc, #32]	@ (8001edc <HAL_SPI_Init+0xec>)
 8001ebc:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ebe:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ec0:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001ec2:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ec4:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001ec6:	345d      	adds	r4, #93	@ 0x5d
 8001ec8:	7023      	strb	r3, [r4, #0]
}
 8001eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ed0:	6163      	str	r3, [r4, #20]
 8001ed2:	e79b      	b.n	8001e0c <HAL_SPI_Init+0x1c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001ed4:	2080      	movs	r0, #128	@ 0x80
 8001ed6:	0140      	lsls	r0, r0, #5
 8001ed8:	e7b6      	b.n	8001e48 <HAL_SPI_Init+0x58>
 8001eda:	46c0      	nop			@ (mov r8, r8)
 8001edc:	fffff7ff 	.word	0xfffff7ff

08001ee0 <HAL_SPI_Transmit>:
{
 8001ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	9300      	str	r3, [sp, #0]
  __HAL_LOCK(hspi);
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	335c      	adds	r3, #92	@ 0x5c
{
 8001eea:	0016      	movs	r6, r2
  __HAL_LOCK(hspi);
 8001eec:	781a      	ldrb	r2, [r3, #0]
{
 8001eee:	0004      	movs	r4, r0
 8001ef0:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8001ef2:	2702      	movs	r7, #2
 8001ef4:	2a01      	cmp	r2, #1
 8001ef6:	d100      	bne.n	8001efa <HAL_SPI_Transmit+0x1a>
 8001ef8:	e082      	b.n	8002000 <HAL_SPI_Transmit+0x120>
 8001efa:	2201      	movs	r2, #1
 8001efc:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001efe:	f7fe ff7f 	bl	8000e00 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8001f02:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8001f04:	9001      	str	r0, [sp, #4]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001f06:	335d      	adds	r3, #93	@ 0x5d
 8001f08:	781a      	ldrb	r2, [r3, #0]
 8001f0a:	b2d7      	uxtb	r7, r2
 8001f0c:	2a01      	cmp	r2, #1
 8001f0e:	d000      	beq.n	8001f12 <HAL_SPI_Transmit+0x32>
 8001f10:	e0a6      	b.n	8002060 <HAL_SPI_Transmit+0x180>
  if ((pData == NULL) || (Size == 0U))
 8001f12:	2d00      	cmp	r5, #0
 8001f14:	d071      	beq.n	8001ffa <HAL_SPI_Transmit+0x11a>
 8001f16:	2e00      	cmp	r6, #0
 8001f18:	d06f      	beq.n	8001ffa <HAL_SPI_Transmit+0x11a>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001f1a:	3202      	adds	r2, #2
 8001f1c:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f1e:	2300      	movs	r3, #0
  hspi->RxXferSize  = 0U;
 8001f20:	1da2      	adds	r2, r4, #6
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f22:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001f24:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001f26:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001f28:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001f2a:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->RxXferCount = 0U;
 8001f2c:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 8001f2e:	8793      	strh	r3, [r2, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001f30:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f32:	2280      	movs	r2, #128	@ 0x80
 8001f34:	68a1      	ldr	r1, [r4, #8]
  hspi->TxISR       = NULL;
 8001f36:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001f38:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f3a:	0212      	lsls	r2, r2, #8
    __HAL_SPI_DISABLE(hspi);
 8001f3c:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f3e:	4291      	cmp	r1, r2
 8001f40:	d108      	bne.n	8001f54 <HAL_SPI_Transmit+0x74>
    __HAL_SPI_DISABLE(hspi);
 8001f42:	2140      	movs	r1, #64	@ 0x40
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	438a      	bics	r2, r1
 8001f48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001f4a:	2280      	movs	r2, #128	@ 0x80
 8001f4c:	6819      	ldr	r1, [r3, #0]
 8001f4e:	01d2      	lsls	r2, r2, #7
 8001f50:	430a      	orrs	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f54:	2240      	movs	r2, #64	@ 0x40
 8001f56:	6819      	ldr	r1, [r3, #0]
 8001f58:	4211      	tst	r1, r2
 8001f5a:	d102      	bne.n	8001f62 <HAL_SPI_Transmit+0x82>
    __HAL_SPI_ENABLE(hspi);
 8001f5c:	6819      	ldr	r1, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f62:	21e0      	movs	r1, #224	@ 0xe0
 8001f64:	68e0      	ldr	r0, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f66:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f68:	00c9      	lsls	r1, r1, #3
 8001f6a:	4288      	cmp	r0, r1
 8001f6c:	d94b      	bls.n	8002006 <HAL_SPI_Transmit+0x126>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f6e:	2a00      	cmp	r2, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_SPI_Transmit+0x96>
 8001f72:	2e01      	cmp	r6, #1
 8001f74:	d107      	bne.n	8001f86 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f76:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f78:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f7a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001f7c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f7e:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8001f80:	3b01      	subs	r3, #1
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f86:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 8001f88:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d119      	bne.n	8001fc2 <HAL_SPI_Transmit+0xe2>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f8e:	0020      	movs	r0, r4
 8001f90:	9a01      	ldr	r2, [sp, #4]
 8001f92:	9900      	ldr	r1, [sp, #0]
 8001f94:	f7ff ff08 	bl	8001da8 <SPI_EndRxTxTransaction>
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d15e      	bne.n	800205a <HAL_SPI_Transmit+0x17a>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f9c:	68a3      	ldr	r3, [r4, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d106      	bne.n	8001fb0 <HAL_SPI_Transmit+0xd0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001fa2:	9303      	str	r3, [sp, #12]
 8001fa4:	6823      	ldr	r3, [r4, #0]
 8001fa6:	68da      	ldr	r2, [r3, #12]
 8001fa8:	9203      	str	r2, [sp, #12]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	9303      	str	r3, [sp, #12]
 8001fae:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fb0:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d121      	bne.n	8001ffa <HAL_SPI_Transmit+0x11a>
    hspi->State = HAL_SPI_STATE_READY;
 8001fb6:	0023      	movs	r3, r4
 8001fb8:	2101      	movs	r1, #1
 8001fba:	335d      	adds	r3, #93	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001fbc:	0017      	movs	r7, r2
    hspi->State = HAL_SPI_STATE_READY;
 8001fbe:	7019      	strb	r1, [r3, #0]
 8001fc0:	e01b      	b.n	8001ffa <HAL_SPI_Transmit+0x11a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fc2:	6822      	ldr	r2, [r4, #0]
 8001fc4:	6893      	ldr	r3, [r2, #8]
 8001fc6:	422b      	tst	r3, r5
 8001fc8:	d009      	beq.n	8001fde <HAL_SPI_Transmit+0xfe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001fcc:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fce:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fd0:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fd2:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8001fd4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8001fdc:	e7d4      	b.n	8001f88 <HAL_SPI_Transmit+0xa8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fde:	f7fe ff0f 	bl	8000e00 <HAL_GetTick>
 8001fe2:	9b01      	ldr	r3, [sp, #4]
 8001fe4:	1ac0      	subs	r0, r0, r3
 8001fe6:	9b00      	ldr	r3, [sp, #0]
 8001fe8:	4298      	cmp	r0, r3
 8001fea:	d3cd      	bcc.n	8001f88 <HAL_SPI_Transmit+0xa8>
 8001fec:	3301      	adds	r3, #1
 8001fee:	d0cb      	beq.n	8001f88 <HAL_SPI_Transmit+0xa8>
          hspi->State = HAL_SPI_STATE_READY;
 8001ff0:	0023      	movs	r3, r4
 8001ff2:	2201      	movs	r2, #1
          errorcode = HAL_TIMEOUT;
 8001ff4:	2703      	movs	r7, #3
          hspi->State = HAL_SPI_STATE_READY;
 8001ff6:	335d      	adds	r3, #93	@ 0x5d
 8001ff8:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	345c      	adds	r4, #92	@ 0x5c
 8001ffe:	7023      	strb	r3, [r4, #0]
}
 8002000:	0038      	movs	r0, r7
 8002002:	b005      	add	sp, #20
 8002004:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002006:	2a00      	cmp	r2, #0
 8002008:	d001      	beq.n	800200e <HAL_SPI_Transmit+0x12e>
 800200a:	2e01      	cmp	r6, #1
 800200c:	d108      	bne.n	8002020 <HAL_SPI_Transmit+0x140>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800200e:	782a      	ldrb	r2, [r5, #0]
 8002010:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002012:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002014:	3301      	adds	r3, #1
 8002016:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002018:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800201a:	3b01      	subs	r3, #1
 800201c:	b29b      	uxth	r3, r3
 800201e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002020:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 8002022:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0b2      	beq.n	8001f8e <HAL_SPI_Transmit+0xae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	422a      	tst	r2, r5
 800202e:	d00a      	beq.n	8002046 <HAL_SPI_Transmit+0x166>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002030:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002032:	7812      	ldrb	r2, [r2, #0]
 8002034:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002036:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002038:	3301      	adds	r3, #1
 800203a:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800203c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800203e:	3b01      	subs	r3, #1
 8002040:	b29b      	uxth	r3, r3
 8002042:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8002044:	e7ed      	b.n	8002022 <HAL_SPI_Transmit+0x142>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002046:	f7fe fedb 	bl	8000e00 <HAL_GetTick>
 800204a:	9b01      	ldr	r3, [sp, #4]
 800204c:	1ac0      	subs	r0, r0, r3
 800204e:	9b00      	ldr	r3, [sp, #0]
 8002050:	4298      	cmp	r0, r3
 8002052:	d3e6      	bcc.n	8002022 <HAL_SPI_Transmit+0x142>
 8002054:	3301      	adds	r3, #1
 8002056:	d0e4      	beq.n	8002022 <HAL_SPI_Transmit+0x142>
 8002058:	e7ca      	b.n	8001ff0 <HAL_SPI_Transmit+0x110>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800205a:	2320      	movs	r3, #32
 800205c:	6623      	str	r3, [r4, #96]	@ 0x60
 800205e:	e79d      	b.n	8001f9c <HAL_SPI_Transmit+0xbc>
    errorcode = HAL_BUSY;
 8002060:	2702      	movs	r7, #2
 8002062:	e7ca      	b.n	8001ffa <HAL_SPI_Transmit+0x11a>

08002064 <HAL_SPI_TransmitReceive>:
{
 8002064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002066:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8002068:	0003      	movs	r3, r0
 800206a:	335c      	adds	r3, #92	@ 0x5c
{
 800206c:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 800206e:	781a      	ldrb	r2, [r3, #0]
{
 8002070:	0004      	movs	r4, r0
 8002072:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8002074:	2002      	movs	r0, #2
 8002076:	2a01      	cmp	r2, #1
 8002078:	d01b      	beq.n	80020b2 <HAL_SPI_TransmitReceive+0x4e>
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800207e:	f7fe febf 	bl	8000e00 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002082:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8002084:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8002086:	335d      	adds	r3, #93	@ 0x5d
 8002088:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800208a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800208c:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800208e:	2b01      	cmp	r3, #1
 8002090:	d009      	beq.n	80020a6 <HAL_SPI_TransmitReceive+0x42>
 8002092:	2382      	movs	r3, #130	@ 0x82
    errorcode = HAL_BUSY;
 8002094:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4299      	cmp	r1, r3
 800209a:	d107      	bne.n	80020ac <HAL_SPI_TransmitReceive+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800209c:	68a3      	ldr	r3, [r4, #8]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d104      	bne.n	80020ac <HAL_SPI_TransmitReceive+0x48>
 80020a2:	2a04      	cmp	r2, #4
 80020a4:	d102      	bne.n	80020ac <HAL_SPI_TransmitReceive+0x48>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020a6:	2d00      	cmp	r5, #0
 80020a8:	d104      	bne.n	80020b4 <HAL_SPI_TransmitReceive+0x50>
    errorcode = HAL_ERROR;
 80020aa:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 80020ac:	2300      	movs	r3, #0
 80020ae:	345c      	adds	r4, #92	@ 0x5c
 80020b0:	7023      	strb	r3, [r4, #0]
}
 80020b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020b4:	2f00      	cmp	r7, #0
 80020b6:	d0f8      	beq.n	80020aa <HAL_SPI_TransmitReceive+0x46>
 80020b8:	2e00      	cmp	r6, #0
 80020ba:	d0f6      	beq.n	80020aa <HAL_SPI_TransmitReceive+0x46>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020bc:	0023      	movs	r3, r4
 80020be:	335d      	adds	r3, #93	@ 0x5d
 80020c0:	781a      	ldrb	r2, [r3, #0]
 80020c2:	2a04      	cmp	r2, #4
 80020c4:	d001      	beq.n	80020ca <HAL_SPI_TransmitReceive+0x66>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020c6:	2205      	movs	r2, #5
 80020c8:	701a      	strb	r2, [r3, #0]
  hspi->RxXferCount = Size;
 80020ca:	0022      	movs	r2, r4
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020cc:	2300      	movs	r3, #0
  hspi->RxXferCount = Size;
 80020ce:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020d0:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80020d2:	6427      	str	r7, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80020d4:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80020d6:	1da2      	adds	r2, r4, #6
 80020d8:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020da:	22e0      	movs	r2, #224	@ 0xe0
 80020dc:	68e0      	ldr	r0, [r4, #12]
  hspi->RxISR       = NULL;
 80020de:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80020e0:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80020e2:	63a5      	str	r5, [r4, #56]	@ 0x38
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020e4:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferCount = Size;
 80020e6:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80020e8:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020ea:	00d2      	lsls	r2, r2, #3
 80020ec:	4290      	cmp	r0, r2
 80020ee:	d935      	bls.n	800215c <HAL_SPI_TransmitReceive+0xf8>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4f60      	ldr	r7, [pc, #384]	@ (8002274 <HAL_SPI_TransmitReceive+0x210>)
 80020f4:	403a      	ands	r2, r7
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020f6:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020f8:	2240      	movs	r2, #64	@ 0x40
 80020fa:	681f      	ldr	r7, [r3, #0]
 80020fc:	4217      	tst	r7, r2
 80020fe:	d102      	bne.n	8002106 <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 8002100:	681f      	ldr	r7, [r3, #0]
 8002102:	433a      	orrs	r2, r7
 8002104:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002106:	22e0      	movs	r2, #224	@ 0xe0
 8002108:	00d2      	lsls	r2, r2, #3
 800210a:	4290      	cmp	r0, r2
 800210c:	d961      	bls.n	80021d2 <HAL_SPI_TransmitReceive+0x16e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800210e:	2900      	cmp	r1, #0
 8002110:	d001      	beq.n	8002116 <HAL_SPI_TransmitReceive+0xb2>
 8002112:	2e01      	cmp	r6, #1
 8002114:	d107      	bne.n	8002126 <HAL_SPI_TransmitReceive+0xc2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002116:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002118:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800211a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800211c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800211e:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002120:	3b01      	subs	r3, #1
 8002122:	b29b      	uxth	r3, r3
 8002124:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002126:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002128:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800212a:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800212c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800212e:	2b00      	cmp	r3, #0
 8002130:	d119      	bne.n	8002166 <HAL_SPI_TransmitReceive+0x102>
 8002132:	0023      	movs	r3, r4
 8002134:	3308      	adds	r3, #8
 8002136:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002138:	2b00      	cmp	r3, #0
 800213a:	d114      	bne.n	8002166 <HAL_SPI_TransmitReceive+0x102>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800213c:	0020      	movs	r0, r4
 800213e:	9a01      	ldr	r2, [sp, #4]
 8002140:	9908      	ldr	r1, [sp, #32]
 8002142:	f7ff fe31 	bl	8001da8 <SPI_EndRxTxTransaction>
 8002146:	2800      	cmp	r0, #0
 8002148:	d000      	beq.n	800214c <HAL_SPI_TransmitReceive+0xe8>
 800214a:	e08f      	b.n	800226c <HAL_SPI_TransmitReceive+0x208>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800214c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1ab      	bne.n	80020aa <HAL_SPI_TransmitReceive+0x46>
    hspi->State = HAL_SPI_STATE_READY;
 8002152:	0023      	movs	r3, r4
 8002154:	2201      	movs	r2, #1
 8002156:	335d      	adds	r3, #93	@ 0x5d
 8002158:	701a      	strb	r2, [r3, #0]
 800215a:	e7a7      	b.n	80020ac <HAL_SPI_TransmitReceive+0x48>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	685f      	ldr	r7, [r3, #4]
 8002160:	0152      	lsls	r2, r2, #5
 8002162:	433a      	orrs	r2, r7
 8002164:	e7c7      	b.n	80020f6 <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002166:	6820      	ldr	r0, [r4, #0]
 8002168:	6883      	ldr	r3, [r0, #8]
 800216a:	423b      	tst	r3, r7
 800216c:	d00e      	beq.n	800218c <HAL_SPI_TransmitReceive+0x128>
 800216e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002170:	2b00      	cmp	r3, #0
 8002172:	d00b      	beq.n	800218c <HAL_SPI_TransmitReceive+0x128>
 8002174:	2d01      	cmp	r5, #1
 8002176:	d108      	bne.n	800218a <HAL_SPI_TransmitReceive+0x126>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002178:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800217a:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800217c:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800217e:	60c2      	str	r2, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002180:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002182:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002184:	3b01      	subs	r3, #1
 8002186:	b29b      	uxth	r3, r3
 8002188:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 800218a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800218c:	6883      	ldr	r3, [r0, #8]
 800218e:	0019      	movs	r1, r3
 8002190:	4031      	ands	r1, r6
 8002192:	4233      	tst	r3, r6
 8002194:	d00e      	beq.n	80021b4 <HAL_SPI_TransmitReceive+0x150>
 8002196:	0022      	movs	r2, r4
 8002198:	3208      	adds	r2, #8
 800219a:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 800219c:	2b00      	cmp	r3, #0
 800219e:	d009      	beq.n	80021b4 <HAL_SPI_TransmitReceive+0x150>
        txallowed = 1U;
 80021a0:	000d      	movs	r5, r1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021a2:	68c0      	ldr	r0, [r0, #12]
 80021a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021a6:	8018      	strh	r0, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021a8:	3302      	adds	r3, #2
 80021aa:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80021ac:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 80021ae:	3b01      	subs	r3, #1
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80021b4:	f7fe fe24 	bl	8000e00 <HAL_GetTick>
 80021b8:	9b01      	ldr	r3, [sp, #4]
 80021ba:	1ac0      	subs	r0, r0, r3
 80021bc:	9b08      	ldr	r3, [sp, #32]
 80021be:	4298      	cmp	r0, r3
 80021c0:	d3b4      	bcc.n	800212c <HAL_SPI_TransmitReceive+0xc8>
 80021c2:	3301      	adds	r3, #1
 80021c4:	d0b2      	beq.n	800212c <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 80021c6:	0023      	movs	r3, r4
 80021c8:	2201      	movs	r2, #1
 80021ca:	335d      	adds	r3, #93	@ 0x5d
        errorcode = HAL_TIMEOUT;
 80021cc:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 80021ce:	701a      	strb	r2, [r3, #0]
        goto error;
 80021d0:	e76c      	b.n	80020ac <HAL_SPI_TransmitReceive+0x48>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021d2:	2900      	cmp	r1, #0
 80021d4:	d001      	beq.n	80021da <HAL_SPI_TransmitReceive+0x176>
 80021d6:	2e01      	cmp	r6, #1
 80021d8:	d108      	bne.n	80021ec <HAL_SPI_TransmitReceive+0x188>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021da:	782a      	ldrb	r2, [r5, #0]
 80021dc:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021de:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80021e0:	3301      	adds	r3, #1
 80021e2:	63a3      	str	r3, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80021e4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80021e6:	3b01      	subs	r3, #1
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80021ec:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021ee:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021f0:	002e      	movs	r6, r5
 80021f2:	e032      	b.n	800225a <HAL_SPI_TransmitReceive+0x1f6>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	423a      	tst	r2, r7
 80021fa:	d00f      	beq.n	800221c <HAL_SPI_TransmitReceive+0x1b8>
 80021fc:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80021fe:	2a00      	cmp	r2, #0
 8002200:	d00c      	beq.n	800221c <HAL_SPI_TransmitReceive+0x1b8>
 8002202:	2d01      	cmp	r5, #1
 8002204:	d109      	bne.n	800221a <HAL_SPI_TransmitReceive+0x1b6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002206:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800220c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800220e:	3301      	adds	r3, #1
 8002210:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002212:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002214:	3b01      	subs	r3, #1
 8002216:	b29b      	uxth	r3, r3
 8002218:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 800221a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	0011      	movs	r1, r2
 8002222:	4031      	ands	r1, r6
 8002224:	4232      	tst	r2, r6
 8002226:	d00f      	beq.n	8002248 <HAL_SPI_TransmitReceive+0x1e4>
 8002228:	0022      	movs	r2, r4
 800222a:	3208      	adds	r2, #8
 800222c:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
 800222e:	2800      	cmp	r0, #0
 8002230:	d00a      	beq.n	8002248 <HAL_SPI_TransmitReceive+0x1e4>
        txallowed = 1U;
 8002232:	000d      	movs	r5, r1
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002234:	7b1b      	ldrb	r3, [r3, #12]
 8002236:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002238:	7003      	strb	r3, [r0, #0]
        hspi->pRxBuffPtr++;
 800223a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800223c:	3301      	adds	r3, #1
 800223e:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002240:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002242:	3b01      	subs	r3, #1
 8002244:	b29b      	uxth	r3, r3
 8002246:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002248:	f7fe fdda 	bl	8000e00 <HAL_GetTick>
 800224c:	9b01      	ldr	r3, [sp, #4]
 800224e:	1ac0      	subs	r0, r0, r3
 8002250:	9b08      	ldr	r3, [sp, #32]
 8002252:	4298      	cmp	r0, r3
 8002254:	d301      	bcc.n	800225a <HAL_SPI_TransmitReceive+0x1f6>
 8002256:	3301      	adds	r3, #1
 8002258:	d1b5      	bne.n	80021c6 <HAL_SPI_TransmitReceive+0x162>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800225a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1c9      	bne.n	80021f4 <HAL_SPI_TransmitReceive+0x190>
 8002260:	0023      	movs	r3, r4
 8002262:	3308      	adds	r3, #8
 8002264:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002266:	2b00      	cmp	r3, #0
 8002268:	d1c4      	bne.n	80021f4 <HAL_SPI_TransmitReceive+0x190>
 800226a:	e767      	b.n	800213c <HAL_SPI_TransmitReceive+0xd8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800226c:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 800226e:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002270:	6623      	str	r3, [r4, #96]	@ 0x60
 8002272:	e76b      	b.n	800214c <HAL_SPI_TransmitReceive+0xe8>
 8002274:	ffffefff 	.word	0xffffefff

08002278 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 8002278:	4770      	bx	lr
	...

0800227c <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->CR2;
 800227c:	6803      	ldr	r3, [r0, #0]
{
 800227e:	b530      	push	{r4, r5, lr}
 8002280:	0004      	movs	r4, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002282:	2041      	movs	r0, #65	@ 0x41
  uint32_t itsource = hspi->Instance->CR2;
 8002284:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002286:	689a      	ldr	r2, [r3, #8]
{
 8002288:	b085      	sub	sp, #20
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800228a:	4010      	ands	r0, r2
 800228c:	2801      	cmp	r0, #1
 800228e:	d106      	bne.n	800229e <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002290:	0648      	lsls	r0, r1, #25
 8002292:	d504      	bpl.n	800229e <HAL_SPI_IRQHandler+0x22>
    hspi->RxISR(hspi);
 8002294:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
    hspi->TxISR(hspi);
 8002296:	0020      	movs	r0, r4
 8002298:	4798      	blx	r3
}
 800229a:	b005      	add	sp, #20
 800229c:	bd30      	pop	{r4, r5, pc}
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800229e:	0790      	lsls	r0, r2, #30
 80022a0:	d503      	bpl.n	80022aa <HAL_SPI_IRQHandler+0x2e>
 80022a2:	0608      	lsls	r0, r1, #24
 80022a4:	d501      	bpl.n	80022aa <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 80022a6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80022a8:	e7f5      	b.n	8002296 <HAL_SPI_IRQHandler+0x1a>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80022aa:	20b0      	movs	r0, #176	@ 0xb0
 80022ac:	0040      	lsls	r0, r0, #1
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80022ae:	4202      	tst	r2, r0
 80022b0:	d0f3      	beq.n	800229a <HAL_SPI_IRQHandler+0x1e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80022b2:	0688      	lsls	r0, r1, #26
 80022b4:	d5f1      	bpl.n	800229a <HAL_SPI_IRQHandler+0x1e>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80022b6:	0650      	lsls	r0, r2, #25
 80022b8:	d50f      	bpl.n	80022da <HAL_SPI_IRQHandler+0x5e>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80022ba:	0020      	movs	r0, r4
 80022bc:	305d      	adds	r0, #93	@ 0x5d
 80022be:	7800      	ldrb	r0, [r0, #0]
 80022c0:	2803      	cmp	r0, #3
 80022c2:	d050      	beq.n	8002366 <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80022c4:	2004      	movs	r0, #4
 80022c6:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 80022c8:	4328      	orrs	r0, r5
 80022ca:	6620      	str	r0, [r4, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80022cc:	2000      	movs	r0, #0
 80022ce:	9000      	str	r0, [sp, #0]
 80022d0:	68d8      	ldr	r0, [r3, #12]
 80022d2:	9000      	str	r0, [sp, #0]
 80022d4:	6898      	ldr	r0, [r3, #8]
 80022d6:	9000      	str	r0, [sp, #0]
 80022d8:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80022da:	0690      	lsls	r0, r2, #26
 80022dc:	d50c      	bpl.n	80022f8 <HAL_SPI_IRQHandler+0x7c>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80022de:	2001      	movs	r0, #1
 80022e0:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 80022e2:	4328      	orrs	r0, r5
 80022e4:	6620      	str	r0, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80022e6:	2000      	movs	r0, #0
 80022e8:	2540      	movs	r5, #64	@ 0x40
 80022ea:	9002      	str	r0, [sp, #8]
 80022ec:	6898      	ldr	r0, [r3, #8]
 80022ee:	9002      	str	r0, [sp, #8]
 80022f0:	6818      	ldr	r0, [r3, #0]
 80022f2:	43a8      	bics	r0, r5
 80022f4:	6018      	str	r0, [r3, #0]
 80022f6:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80022f8:	05d2      	lsls	r2, r2, #23
 80022fa:	d508      	bpl.n	800230e <HAL_SPI_IRQHandler+0x92>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80022fc:	2208      	movs	r2, #8
 80022fe:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002300:	4302      	orrs	r2, r0
 8002302:	6622      	str	r2, [r4, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002304:	2200      	movs	r2, #0
 8002306:	9203      	str	r2, [sp, #12]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	9203      	str	r2, [sp, #12]
 800230c:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800230e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002310:	2a00      	cmp	r2, #0
 8002312:	d0c2      	beq.n	800229a <HAL_SPI_IRQHandler+0x1e>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002314:	20e0      	movs	r0, #224	@ 0xe0
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	4382      	bics	r2, r0
 800231a:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800231c:	0022      	movs	r2, r4
 800231e:	38df      	subs	r0, #223	@ 0xdf
 8002320:	325d      	adds	r2, #93	@ 0x5d
 8002322:	7010      	strb	r0, [r2, #0]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002324:	3002      	adds	r0, #2
 8002326:	4201      	tst	r1, r0
 8002328:	d025      	beq.n	8002376 <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800232a:	685a      	ldr	r2, [r3, #4]
 800232c:	4382      	bics	r2, r0
        if (hspi->hdmarx != NULL)
 800232e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002330:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8002332:	2800      	cmp	r0, #0
 8002334:	d009      	beq.n	800234a <HAL_SPI_IRQHandler+0xce>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002336:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_SPI_IRQHandler+0x104>)
 8002338:	6343      	str	r3, [r0, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800233a:	f7fe fdc9 	bl	8000ed0 <HAL_DMA_Abort_IT>
 800233e:	2800      	cmp	r0, #0
 8002340:	d003      	beq.n	800234a <HAL_SPI_IRQHandler+0xce>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002342:	2340      	movs	r3, #64	@ 0x40
 8002344:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002346:	4313      	orrs	r3, r2
 8002348:	6623      	str	r3, [r4, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800234a:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 800234c:	2800      	cmp	r0, #0
 800234e:	d0a4      	beq.n	800229a <HAL_SPI_IRQHandler+0x1e>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002350:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <HAL_SPI_IRQHandler+0x104>)
 8002352:	6343      	str	r3, [r0, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002354:	f7fe fdbc 	bl	8000ed0 <HAL_DMA_Abort_IT>
 8002358:	2800      	cmp	r0, #0
 800235a:	d09e      	beq.n	800229a <HAL_SPI_IRQHandler+0x1e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800235c:	2340      	movs	r3, #64	@ 0x40
 800235e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002360:	4313      	orrs	r3, r2
 8002362:	6623      	str	r3, [r4, #96]	@ 0x60
 8002364:	e799      	b.n	800229a <HAL_SPI_IRQHandler+0x1e>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002366:	2200      	movs	r2, #0
 8002368:	9201      	str	r2, [sp, #4]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	9201      	str	r2, [sp, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	9301      	str	r3, [sp, #4]
 8002372:	9b01      	ldr	r3, [sp, #4]
        return;
 8002374:	e791      	b.n	800229a <HAL_SPI_IRQHandler+0x1e>
        HAL_SPI_ErrorCallback(hspi);
 8002376:	0020      	movs	r0, r4
 8002378:	f7ff ff7e 	bl	8002278 <HAL_SPI_ErrorCallback>
 800237c:	e78d      	b.n	800229a <HAL_SPI_IRQHandler+0x1e>
 800237e:	46c0      	nop			@ (mov r8, r8)
 8002380:	08002385 	.word	0x08002385

08002384 <SPI_DMAAbortOnError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002384:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	0002      	movs	r2, r0
{
 800238a:	b510      	push	{r4, lr}
  hspi->RxXferCount = 0U;
 800238c:	3208      	adds	r2, #8
 800238e:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002390:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8002392:	f7ff ff71 	bl	8002278 <HAL_SPI_ErrorCallback>
}
 8002396:	bd10      	pop	{r4, pc}

08002398 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002398:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800239a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800239e:	2201      	movs	r2, #1
 80023a0:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023a4:	6801      	ldr	r1, [r0, #0]
 80023a6:	4d12      	ldr	r5, [pc, #72]	@ (80023f0 <UART_EndRxTransfer+0x58>)
 80023a8:	680b      	ldr	r3, [r1, #0]
 80023aa:	402b      	ands	r3, r5
 80023ac:	600b      	str	r3, [r1, #0]
 80023ae:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023b2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023ba:	6801      	ldr	r1, [r0, #0]
 80023bc:	688b      	ldr	r3, [r1, #8]
 80023be:	4393      	bics	r3, r2
 80023c0:	608b      	str	r3, [r1, #8]
 80023c2:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023c6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d10a      	bne.n	80023e2 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023cc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d0:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023d4:	2410      	movs	r4, #16
 80023d6:	6802      	ldr	r2, [r0, #0]
 80023d8:	6813      	ldr	r3, [r2, #0]
 80023da:	43a3      	bics	r3, r4
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023e2:	2220      	movs	r2, #32
 80023e4:	1d03      	adds	r3, r0, #4
 80023e6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023e8:	2300      	movs	r3, #0
 80023ea:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80023ec:	6683      	str	r3, [r0, #104]	@ 0x68
}
 80023ee:	bd30      	pop	{r4, r5, pc}
 80023f0:	fffffedf 	.word	0xfffffedf

080023f4 <UART_SetConfig>:
{
 80023f4:	b570      	push	{r4, r5, r6, lr}
 80023f6:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023f8:	6925      	ldr	r5, [r4, #16]
 80023fa:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80023fc:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023fe:	432a      	orrs	r2, r5
 8002400:	6965      	ldr	r5, [r4, #20]
 8002402:	69c3      	ldr	r3, [r0, #28]
 8002404:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002406:	6808      	ldr	r0, [r1, #0]
 8002408:	4d38      	ldr	r5, [pc, #224]	@ (80024ec <UART_SetConfig+0xf8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800240a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800240c:	4028      	ands	r0, r5
 800240e:	4302      	orrs	r2, r0
 8002410:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002412:	684a      	ldr	r2, [r1, #4]
 8002414:	4836      	ldr	r0, [pc, #216]	@ (80024f0 <UART_SetConfig+0xfc>)
  tmpreg |= huart->Init.OneBitSampling;
 8002416:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002418:	4002      	ands	r2, r0
 800241a:	68e0      	ldr	r0, [r4, #12]
 800241c:	4302      	orrs	r2, r0
 800241e:	604a      	str	r2, [r1, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002420:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002422:	6888      	ldr	r0, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8002424:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002426:	4d33      	ldr	r5, [pc, #204]	@ (80024f4 <UART_SetConfig+0x100>)
 8002428:	4028      	ands	r0, r5
 800242a:	4302      	orrs	r2, r0
 800242c:	608a      	str	r2, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800242e:	2103      	movs	r1, #3
 8002430:	4a31      	ldr	r2, [pc, #196]	@ (80024f8 <UART_SetConfig+0x104>)
 8002432:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002434:	400a      	ands	r2, r1
 8002436:	2180      	movs	r1, #128	@ 0x80
 8002438:	3a01      	subs	r2, #1
 800243a:	0209      	lsls	r1, r1, #8
 800243c:	2a02      	cmp	r2, #2
 800243e:	d849      	bhi.n	80024d4 <UART_SetConfig+0xe0>
 8002440:	482e      	ldr	r0, [pc, #184]	@ (80024fc <UART_SetConfig+0x108>)
 8002442:	5c80      	ldrb	r0, [r0, r2]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002444:	428b      	cmp	r3, r1
 8002446:	d121      	bne.n	800248c <UART_SetConfig+0x98>
    switch (clocksource)
 8002448:	2808      	cmp	r0, #8
 800244a:	d841      	bhi.n	80024d0 <UART_SetConfig+0xdc>
 800244c:	f7fd fe5c 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002450:	40084044 	.word	0x40084044
 8002454:	40404005 	.word	0x40404005
 8002458:	09          	.byte	0x09
 8002459:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 800245a:	f7ff fa9d 	bl	8001998 <HAL_RCC_GetSysClockFreq>
 800245e:	e03d      	b.n	80024dc <UART_SetConfig+0xe8>
    switch (clocksource)
 8002460:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <UART_SetConfig+0x10c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002462:	6861      	ldr	r1, [r4, #4]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	0848      	lsrs	r0, r1, #1
 8002468:	1818      	adds	r0, r3, r0
 800246a:	f7fd fe57 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800246e:	0002      	movs	r2, r0
 8002470:	4b24      	ldr	r3, [pc, #144]	@ (8002504 <UART_SetConfig+0x110>)
 8002472:	3a10      	subs	r2, #16
 8002474:	429a      	cmp	r2, r3
 8002476:	d82b      	bhi.n	80024d0 <UART_SetConfig+0xdc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002478:	230f      	movs	r3, #15
 800247a:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800247c:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800247e:	439a      	bics	r2, r3
 8002480:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002482:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8002484:	6822      	ldr	r2, [r4, #0]
 8002486:	4303      	orrs	r3, r0
 8002488:	60d3      	str	r3, [r2, #12]
 800248a:	e029      	b.n	80024e0 <UART_SetConfig+0xec>
    switch (clocksource)
 800248c:	2808      	cmp	r0, #8
 800248e:	d81f      	bhi.n	80024d0 <UART_SetConfig+0xdc>
 8002490:	f7fd fe3a 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002494:	1e051e13 	.word	0x1e051e13
 8002498:	1e1e1e18 	.word	0x1e1e1e18
 800249c:	1b          	.byte	0x1b
 800249d:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 800249e:	4818      	ldr	r0, [pc, #96]	@ (8002500 <UART_SetConfig+0x10c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80024a0:	6861      	ldr	r1, [r4, #4]
 80024a2:	084b      	lsrs	r3, r1, #1
 80024a4:	1818      	adds	r0, r3, r0
 80024a6:	f7fd fe39 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024aa:	0002      	movs	r2, r0
 80024ac:	4b15      	ldr	r3, [pc, #84]	@ (8002504 <UART_SetConfig+0x110>)
 80024ae:	3a10      	subs	r2, #16
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d80d      	bhi.n	80024d0 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80024b4:	6823      	ldr	r3, [r4, #0]
 80024b6:	60d8      	str	r0, [r3, #12]
 80024b8:	e012      	b.n	80024e0 <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 80024ba:	f7ff fb17 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80024be:	2800      	cmp	r0, #0
 80024c0:	d00e      	beq.n	80024e0 <UART_SetConfig+0xec>
 80024c2:	e7ed      	b.n	80024a0 <UART_SetConfig+0xac>
        pclk = HAL_RCC_GetSysClockFreq();
 80024c4:	f7ff fa68 	bl	8001998 <HAL_RCC_GetSysClockFreq>
        break;
 80024c8:	e7f9      	b.n	80024be <UART_SetConfig+0xca>
    switch (clocksource)
 80024ca:	2080      	movs	r0, #128	@ 0x80
 80024cc:	0200      	lsls	r0, r0, #8
 80024ce:	e7e7      	b.n	80024a0 <UART_SetConfig+0xac>
        ret = HAL_ERROR;
 80024d0:	2001      	movs	r0, #1
 80024d2:	e006      	b.n	80024e2 <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024d4:	428b      	cmp	r3, r1
 80024d6:	d1f0      	bne.n	80024ba <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80024d8:	f7ff fb08 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80024dc:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80024de:	d1c0      	bne.n	8002462 <UART_SetConfig+0x6e>
        pclk = (uint32_t) HSI_VALUE;
 80024e0:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80024e6:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 80024e8:	bd70      	pop	{r4, r5, r6, pc}
 80024ea:	46c0      	nop			@ (mov r8, r8)
 80024ec:	ffff69f3 	.word	0xffff69f3
 80024f0:	ffffcfff 	.word	0xffffcfff
 80024f4:	fffff4ff 	.word	0xfffff4ff
 80024f8:	40021000 	.word	0x40021000
 80024fc:	08002834 	.word	0x08002834
 8002500:	007a1200 	.word	0x007a1200
 8002504:	0000ffef 	.word	0x0000ffef

08002508 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002508:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800250a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800250c:	071a      	lsls	r2, r3, #28
 800250e:	d506      	bpl.n	800251e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002510:	6801      	ldr	r1, [r0, #0]
 8002512:	4c28      	ldr	r4, [pc, #160]	@ (80025b4 <UART_AdvFeatureConfig+0xac>)
 8002514:	684a      	ldr	r2, [r1, #4]
 8002516:	4022      	ands	r2, r4
 8002518:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800251a:	4322      	orrs	r2, r4
 800251c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800251e:	07da      	lsls	r2, r3, #31
 8002520:	d506      	bpl.n	8002530 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002522:	6801      	ldr	r1, [r0, #0]
 8002524:	4c24      	ldr	r4, [pc, #144]	@ (80025b8 <UART_AdvFeatureConfig+0xb0>)
 8002526:	684a      	ldr	r2, [r1, #4]
 8002528:	4022      	ands	r2, r4
 800252a:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800252c:	4322      	orrs	r2, r4
 800252e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002530:	079a      	lsls	r2, r3, #30
 8002532:	d506      	bpl.n	8002542 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002534:	6801      	ldr	r1, [r0, #0]
 8002536:	4c21      	ldr	r4, [pc, #132]	@ (80025bc <UART_AdvFeatureConfig+0xb4>)
 8002538:	684a      	ldr	r2, [r1, #4]
 800253a:	4022      	ands	r2, r4
 800253c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800253e:	4322      	orrs	r2, r4
 8002540:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002542:	075a      	lsls	r2, r3, #29
 8002544:	d506      	bpl.n	8002554 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002546:	6801      	ldr	r1, [r0, #0]
 8002548:	4c1d      	ldr	r4, [pc, #116]	@ (80025c0 <UART_AdvFeatureConfig+0xb8>)
 800254a:	684a      	ldr	r2, [r1, #4]
 800254c:	4022      	ands	r2, r4
 800254e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8002550:	4322      	orrs	r2, r4
 8002552:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002554:	06da      	lsls	r2, r3, #27
 8002556:	d506      	bpl.n	8002566 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002558:	6801      	ldr	r1, [r0, #0]
 800255a:	4c1a      	ldr	r4, [pc, #104]	@ (80025c4 <UART_AdvFeatureConfig+0xbc>)
 800255c:	688a      	ldr	r2, [r1, #8]
 800255e:	4022      	ands	r2, r4
 8002560:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8002562:	4322      	orrs	r2, r4
 8002564:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002566:	069a      	lsls	r2, r3, #26
 8002568:	d506      	bpl.n	8002578 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800256a:	6801      	ldr	r1, [r0, #0]
 800256c:	4c16      	ldr	r4, [pc, #88]	@ (80025c8 <UART_AdvFeatureConfig+0xc0>)
 800256e:	688a      	ldr	r2, [r1, #8]
 8002570:	4022      	ands	r2, r4
 8002572:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8002574:	4322      	orrs	r2, r4
 8002576:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002578:	065a      	lsls	r2, r3, #25
 800257a:	d510      	bpl.n	800259e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800257c:	6801      	ldr	r1, [r0, #0]
 800257e:	4d13      	ldr	r5, [pc, #76]	@ (80025cc <UART_AdvFeatureConfig+0xc4>)
 8002580:	684a      	ldr	r2, [r1, #4]
 8002582:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8002584:	402a      	ands	r2, r5
 8002586:	4322      	orrs	r2, r4
 8002588:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800258a:	2280      	movs	r2, #128	@ 0x80
 800258c:	0352      	lsls	r2, r2, #13
 800258e:	4294      	cmp	r4, r2
 8002590:	d105      	bne.n	800259e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002592:	684a      	ldr	r2, [r1, #4]
 8002594:	4c0e      	ldr	r4, [pc, #56]	@ (80025d0 <UART_AdvFeatureConfig+0xc8>)
 8002596:	4022      	ands	r2, r4
 8002598:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800259a:	4322      	orrs	r2, r4
 800259c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800259e:	061b      	lsls	r3, r3, #24
 80025a0:	d506      	bpl.n	80025b0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80025a2:	6802      	ldr	r2, [r0, #0]
 80025a4:	490b      	ldr	r1, [pc, #44]	@ (80025d4 <UART_AdvFeatureConfig+0xcc>)
 80025a6:	6853      	ldr	r3, [r2, #4]
 80025a8:	400b      	ands	r3, r1
 80025aa:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80025ac:	430b      	orrs	r3, r1
 80025ae:	6053      	str	r3, [r2, #4]
}
 80025b0:	bd30      	pop	{r4, r5, pc}
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	ffff7fff 	.word	0xffff7fff
 80025b8:	fffdffff 	.word	0xfffdffff
 80025bc:	fffeffff 	.word	0xfffeffff
 80025c0:	fffbffff 	.word	0xfffbffff
 80025c4:	ffffefff 	.word	0xffffefff
 80025c8:	ffffdfff 	.word	0xffffdfff
 80025cc:	ffefffff 	.word	0xffefffff
 80025d0:	ff9fffff 	.word	0xff9fffff
 80025d4:	fff7ffff 	.word	0xfff7ffff

080025d8 <UART_WaitOnFlagUntilTimeout>:
{
 80025d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025da:	0004      	movs	r4, r0
 80025dc:	000d      	movs	r5, r1
 80025de:	0017      	movs	r7, r2
 80025e0:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025e2:	6822      	ldr	r2, [r4, #0]
 80025e4:	69d3      	ldr	r3, [r2, #28]
 80025e6:	402b      	ands	r3, r5
 80025e8:	1b5b      	subs	r3, r3, r5
 80025ea:	4259      	negs	r1, r3
 80025ec:	414b      	adcs	r3, r1
 80025ee:	42bb      	cmp	r3, r7
 80025f0:	d001      	beq.n	80025f6 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80025f2:	2000      	movs	r0, #0
 80025f4:	e025      	b.n	8002642 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80025f6:	9b08      	ldr	r3, [sp, #32]
 80025f8:	3301      	adds	r3, #1
 80025fa:	d0f3      	beq.n	80025e4 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025fc:	f7fe fc00 	bl	8000e00 <HAL_GetTick>
 8002600:	9b00      	ldr	r3, [sp, #0]
 8002602:	1ac0      	subs	r0, r0, r3
 8002604:	9b08      	ldr	r3, [sp, #32]
 8002606:	4298      	cmp	r0, r3
 8002608:	d82c      	bhi.n	8002664 <UART_WaitOnFlagUntilTimeout+0x8c>
 800260a:	2b00      	cmp	r3, #0
 800260c:	d02a      	beq.n	8002664 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	0752      	lsls	r2, r2, #29
 8002614:	d5e5      	bpl.n	80025e2 <UART_WaitOnFlagUntilTimeout+0xa>
 8002616:	002a      	movs	r2, r5
 8002618:	2140      	movs	r1, #64	@ 0x40
 800261a:	3a40      	subs	r2, #64	@ 0x40
 800261c:	438a      	bics	r2, r1
 800261e:	d0e0      	beq.n	80025e2 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002620:	69da      	ldr	r2, [r3, #28]
 8002622:	2608      	movs	r6, #8
 8002624:	0011      	movs	r1, r2
 8002626:	4031      	ands	r1, r6
 8002628:	9101      	str	r1, [sp, #4]
 800262a:	4232      	tst	r2, r6
 800262c:	d00a      	beq.n	8002644 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 800262e:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002630:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8002632:	f7ff feb1 	bl	8002398 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002636:	19a3      	adds	r3, r4, r6
 8002638:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800263a:	2300      	movs	r3, #0
          return HAL_ERROR;
 800263c:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800263e:	3478      	adds	r4, #120	@ 0x78
 8002640:	7023      	strb	r3, [r4, #0]
}
 8002642:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002644:	2280      	movs	r2, #128	@ 0x80
 8002646:	69d9      	ldr	r1, [r3, #28]
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	4211      	tst	r1, r2
 800264c:	d0c9      	beq.n	80025e2 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800264e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8002650:	0020      	movs	r0, r4
 8002652:	f7ff fea1 	bl	8002398 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002656:	0023      	movs	r3, r4
 8002658:	2220      	movs	r2, #32
 800265a:	3308      	adds	r3, #8
 800265c:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800265e:	9b01      	ldr	r3, [sp, #4]
 8002660:	3478      	adds	r4, #120	@ 0x78
 8002662:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8002664:	2003      	movs	r0, #3
 8002666:	e7ec      	b.n	8002642 <UART_WaitOnFlagUntilTimeout+0x6a>

08002668 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002668:	0003      	movs	r3, r0
{
 800266a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800266c:	2500      	movs	r5, #0
{
 800266e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002670:	3308      	adds	r3, #8
 8002672:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 8002674:	f7fe fbc4 	bl	8000e00 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002678:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800267a:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	071b      	lsls	r3, r3, #28
 8002680:	d51d      	bpl.n	80026be <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002682:	2180      	movs	r1, #128	@ 0x80
 8002684:	4b26      	ldr	r3, [pc, #152]	@ (8002720 <UART_CheckIdleState+0xb8>)
 8002686:	002a      	movs	r2, r5
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	0389      	lsls	r1, r1, #14
 800268c:	0003      	movs	r3, r0
 800268e:	0020      	movs	r0, r4
 8002690:	f7ff ffa2 	bl	80025d8 <UART_WaitOnFlagUntilTimeout>
 8002694:	42a8      	cmp	r0, r5
 8002696:	d012      	beq.n	80026be <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002698:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800269c:	2301      	movs	r3, #1
 800269e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80026a2:	2080      	movs	r0, #128	@ 0x80
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	6813      	ldr	r3, [r2, #0]
 80026a8:	4383      	bics	r3, r0
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 80026b0:	2320      	movs	r3, #32
 80026b2:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80026b4:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 80026b6:	2300      	movs	r3, #0
 80026b8:	3478      	adds	r4, #120	@ 0x78
 80026ba:	7023      	strb	r3, [r4, #0]
}
 80026bc:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026be:	0025      	movs	r5, r4
 80026c0:	cd08      	ldmia	r5!, {r3}
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	075b      	lsls	r3, r3, #29
 80026c6:	d523      	bpl.n	8002710 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026c8:	2180      	movs	r1, #128	@ 0x80
 80026ca:	4b15      	ldr	r3, [pc, #84]	@ (8002720 <UART_CheckIdleState+0xb8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	0020      	movs	r0, r4
 80026d2:	0033      	movs	r3, r6
 80026d4:	03c9      	lsls	r1, r1, #15
 80026d6:	f7ff ff7f 	bl	80025d8 <UART_WaitOnFlagUntilTimeout>
 80026da:	2800      	cmp	r0, #0
 80026dc:	d018      	beq.n	8002710 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026de:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e2:	2201      	movs	r2, #1
 80026e4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026e8:	6821      	ldr	r1, [r4, #0]
 80026ea:	4e0e      	ldr	r6, [pc, #56]	@ (8002724 <UART_CheckIdleState+0xbc>)
 80026ec:	680b      	ldr	r3, [r1, #0]
 80026ee:	4033      	ands	r3, r6
 80026f0:	600b      	str	r3, [r1, #0]
 80026f2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026fa:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026fe:	6821      	ldr	r1, [r4, #0]
 8002700:	688b      	ldr	r3, [r1, #8]
 8002702:	4393      	bics	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
 8002706:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800270a:	2320      	movs	r3, #32
 800270c:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800270e:	e7d1      	b.n	80026b4 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8002710:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002712:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002714:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002716:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002718:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800271a:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 800271c:	e7cb      	b.n	80026b6 <UART_CheckIdleState+0x4e>
 800271e:	46c0      	nop			@ (mov r8, r8)
 8002720:	01ffffff 	.word	0x01ffffff
 8002724:	fffffedf 	.word	0xfffffedf

08002728 <HAL_UART_Init>:
{
 8002728:	b510      	push	{r4, lr}
 800272a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800272c:	d101      	bne.n	8002732 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800272e:	2001      	movs	r0, #1
}
 8002730:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002732:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8002734:	2b00      	cmp	r3, #0
 8002736:	d104      	bne.n	8002742 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8002738:	0002      	movs	r2, r0
 800273a:	3278      	adds	r2, #120	@ 0x78
 800273c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800273e:	f7fe faa9 	bl	8000c94 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002742:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8002744:	2101      	movs	r1, #1
 8002746:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002748:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800274a:	6813      	ldr	r3, [r2, #0]
 800274c:	438b      	bics	r3, r1
 800274e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002750:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8002756:	0020      	movs	r0, r4
 8002758:	f7ff fed6 	bl	8002508 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800275c:	0020      	movs	r0, r4
 800275e:	f7ff fe49 	bl	80023f4 <UART_SetConfig>
 8002762:	2801      	cmp	r0, #1
 8002764:	d0e3      	beq.n	800272e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002766:	6823      	ldr	r3, [r4, #0]
 8002768:	4907      	ldr	r1, [pc, #28]	@ (8002788 <HAL_UART_Init+0x60>)
 800276a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800276c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800276e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002770:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002772:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	438a      	bics	r2, r1
 8002778:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800277a:	2201      	movs	r2, #1
 800277c:	6819      	ldr	r1, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002782:	f7ff ff71 	bl	8002668 <UART_CheckIdleState>
 8002786:	e7d3      	b.n	8002730 <HAL_UART_Init+0x8>
 8002788:	fffff7ff 	.word	0xfffff7ff

0800278c <memset>:
 800278c:	0003      	movs	r3, r0
 800278e:	1882      	adds	r2, r0, r2
 8002790:	4293      	cmp	r3, r2
 8002792:	d100      	bne.n	8002796 <memset+0xa>
 8002794:	4770      	bx	lr
 8002796:	7019      	strb	r1, [r3, #0]
 8002798:	3301      	adds	r3, #1
 800279a:	e7f9      	b.n	8002790 <memset+0x4>

0800279c <__libc_init_array>:
 800279c:	b570      	push	{r4, r5, r6, lr}
 800279e:	2600      	movs	r6, #0
 80027a0:	4c0c      	ldr	r4, [pc, #48]	@ (80027d4 <__libc_init_array+0x38>)
 80027a2:	4d0d      	ldr	r5, [pc, #52]	@ (80027d8 <__libc_init_array+0x3c>)
 80027a4:	1b64      	subs	r4, r4, r5
 80027a6:	10a4      	asrs	r4, r4, #2
 80027a8:	42a6      	cmp	r6, r4
 80027aa:	d109      	bne.n	80027c0 <__libc_init_array+0x24>
 80027ac:	2600      	movs	r6, #0
 80027ae:	f000 f819 	bl	80027e4 <_init>
 80027b2:	4c0a      	ldr	r4, [pc, #40]	@ (80027dc <__libc_init_array+0x40>)
 80027b4:	4d0a      	ldr	r5, [pc, #40]	@ (80027e0 <__libc_init_array+0x44>)
 80027b6:	1b64      	subs	r4, r4, r5
 80027b8:	10a4      	asrs	r4, r4, #2
 80027ba:	42a6      	cmp	r6, r4
 80027bc:	d105      	bne.n	80027ca <__libc_init_array+0x2e>
 80027be:	bd70      	pop	{r4, r5, r6, pc}
 80027c0:	00b3      	lsls	r3, r6, #2
 80027c2:	58eb      	ldr	r3, [r5, r3]
 80027c4:	4798      	blx	r3
 80027c6:	3601      	adds	r6, #1
 80027c8:	e7ee      	b.n	80027a8 <__libc_init_array+0xc>
 80027ca:	00b3      	lsls	r3, r6, #2
 80027cc:	58eb      	ldr	r3, [r5, r3]
 80027ce:	4798      	blx	r3
 80027d0:	3601      	adds	r6, #1
 80027d2:	e7f2      	b.n	80027ba <__libc_init_array+0x1e>
 80027d4:	08002838 	.word	0x08002838
 80027d8:	08002838 	.word	0x08002838
 80027dc:	0800283c 	.word	0x0800283c
 80027e0:	08002838 	.word	0x08002838

080027e4 <_init>:
 80027e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027e6:	46c0      	nop			@ (mov r8, r8)
 80027e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ea:	bc08      	pop	{r3}
 80027ec:	469e      	mov	lr, r3
 80027ee:	4770      	bx	lr

080027f0 <_fini>:
 80027f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027f6:	bc08      	pop	{r3}
 80027f8:	469e      	mov	lr, r3
 80027fa:	4770      	bx	lr
