---
description: Test Instructions with Variants
general:
  address_size: 16
  endian: little
  registers:
    - a
    - h
    - l
    - hl
    - sp
operand_sets:
  8_bit_source:
    operand_values:
      register_a:
        type: register
        register: a
        bytecode:
          value: 0
          size: 3
      indirect_sp:
        type: indirect_register
        register: sp
        bytecode:
          value: 4
          size: 3
        offset:
          max: 127
          min: -128
          size: 8
          byte_align: true
      indirect_addr:
        type: indirect_numeric
        bytecode:
          value: 6
          size: 3
        argument:
          size: 16
          byte_align: true
      direct_value:
        type: numeric
        bytecode:
          value: 7
          size: 3
        argument:
          size: 8
          byte_align: true
  8_bit_destination:
    operand_values:
      register_a:
        type: register
        register: a
        bytecode:
          value: 0
          size: 3
      indirect_sp:
        type: indirect_register
        register: sp
        bytecode:
          value: 4
          size: 3
        offset:
          max: 127
          min: -128
          size: 8
          byte_align: true
      indirect_addr:
        type: indirect_numeric
        bytecode:
          value: 6
          size: 3
        argument:
          size: 16
          byte_align: true
  hl_subregisters:
    operand_values:
      subregister_h:
        type: register
        register: h
        bytecode:
          value: 1
          size: 1
      subregister_l:
        type: register
        register: l
        bytecode:
          value: 0
          size: 1
instructions:
  nop:
    byte_code:
      value: 0
      size: 4
  mov:
    byte_code:
      value: 1
      size: 2
    operands:
      count: 2
      operand_sets:
        list:
          - 8_bit_destination
          - 8_bit_source
      specific_operands:
        a_indirect_hl:
          list:
            register_a:
              type: register
              register: a
              bytecode:
                value: 0
                size: 3
            indirect_hl:
              type: indirect_register
              register: hl
              bytecode:
                value: 5
                size: 3
              offset:
                max: 127
                min: -128
                size: 8
                byte_align: true
    variants:
      - byte_code:
          value: 8
          size: 4
        operands:
          count: 2
          operand_sets:
            list:
              - 8_bit_destination
              - hl_subregisters
      - byte_code:
          value: 9
          size: 4
        operands:
          count: 2
          operand_sets:
            list:
              - hl_subregisters
              - 8_bit_source
