strict digraph "" {
	node [label="\N"];
	"554:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5d6650>",
		fillcolor=turquoise,
		label="554:BL
rx_even_m_toggle = 1;
good_cgs_m_inc = 1;
pcs_sync_next = (cgbad)? S_PCS_SYNC_ACQUIRED_4 : 
                (good_cgs_done)? \
S_PCS_SYNC_ACQUIRED_2 : S_PCS_SYNC_ACQUIRED_3A;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5d6690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5d6850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5d69d0>]",
		style=filled,
		typ=Block];
	"Leaf_426:AL"	 [def_var="['rx_even_m_toggle', 'rx_even_m_clr', 'good_cgs_m_cnt', 'good_cgs_m_init', 'sync_m_lost', 'running_disparity_positive_m_set', 'good_\
cgs_m_inc', 'rx_even_m_set', 'pcs_sync_next', 'sync_m_acquired', 'rx_even_m_init', 'running_disparity_negative_m_set']",
		label="Leaf_426:AL"];
	"554:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"455:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0490>",
		fillcolor=cadetblue,
		label="455:BS
rx_even_m_toggle = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0490>]",
		style=filled,
		typ=BlockingSubstitution];
	"455:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"530:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0650>",
		fillcolor=cadetblue,
		label="530:BS
good_cgs_m_init = 1;
good_cgs_m_init = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0650>]",
		style=filled,
		typ=BlockingSubstitution];
	"530:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"450:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5a07d0>",
		fillcolor=springgreen,
		label="450:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"450:IF" -> "455:BS"	 [cond="['signal_detect', 'loopback', 'COMMA_match']",
		label="!(((signal_detect | loopback) & COMMA_match))",
		lineno=450];
	"451:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a0450>",
		fillcolor=turquoise,
		label="451:BL
rx_even_m_set = 1;
pcs_sync_next = S_PCS_SYNC_COMMA_DETECT_1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a00d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0290>]",
		style=filled,
		typ=Block];
	"450:IF" -> "451:BL"	 [cond="['signal_detect', 'loopback', 'COMMA_match']",
		label="((signal_detect | loopback) & COMMA_match)",
		lineno=450];
	"438:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f273e5a0990>",
		fillcolor=linen,
		label="438:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"509:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5bed90>",
		fillcolor=lightcyan,
		label="509:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "509:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"479:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5b32d0>",
		fillcolor=lightcyan,
		label="479:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "479:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"486:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5b3950>",
		fillcolor=lightcyan,
		label="486:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "486:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"535:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5ce410>",
		fillcolor=lightcyan,
		label="535:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "535:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"440:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5a0a90>",
		fillcolor=lightcyan,
		label="440:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "440:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"465:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5a86d0>",
		fillcolor=lightcyan,
		label="465:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "465:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"445:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e619990>",
		fillcolor=lightcyan,
		label="445:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "445:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"458:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5a8050>",
		fillcolor=lightcyan,
		label="458:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "458:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"561:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5d6dd0>",
		fillcolor=lightcyan,
		label="561:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "561:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"525:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5c6c50>",
		fillcolor=lightcyan,
		label="525:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "525:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"516:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5c6350>",
		fillcolor=lightcyan,
		label="516:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "516:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"500:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5be550>",
		fillcolor=lightcyan,
		label="500:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "500:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"545:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5ced10>",
		fillcolor=lightcyan,
		label="545:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "545:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"553:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f273e5d6590>",
		fillcolor=lightcyan,
		label="553:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"438:CS" -> "553:CA"	 [cond="['pcs_sync_present']",
		label=pcs_sync_present,
		lineno=438];
	"480:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5b3390>",
		fillcolor=turquoise,
		label="480:BL
rx_even_m_toggle = 1;
pcs_sync_next = (~ebi_K_d1 & ~cgbad)? S_PCS_SYNC_ACQUIRE_SYNC_2 : S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5b33d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5b3590>]",
		style=filled,
		typ=Block];
	"480:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"510:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5bee50>",
		fillcolor=turquoise,
		label="510:BL
rx_even_m_toggle = 1;
pcs_sync_next = (cggood)? S_PCS_SYNC_ACQUIRED_1 : S_PCS_SYNC_ACQUIRED_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5bee90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6090>]",
		style=filled,
		typ=Block];
	"509:CA" -> "510:BL"	 [cond="[]",
		lineno=None];
	"479:CA" -> "480:BL"	 [cond="[]",
		lineno=None];
	"487:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5b3a10>",
		fillcolor=turquoise,
		label="487:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"486:CA" -> "487:BL"	 [cond="[]",
		lineno=None];
	"536:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5ce4d0>",
		fillcolor=turquoise,
		label="536:BL
rx_even_m_toggle = 1;
pcs_sync_next = (cggood)? S_PCS_SYNC_ACQUIRED_4A : S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5ce510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5cea50>]",
		style=filled,
		typ=Block];
	"535:CA" -> "536:BL"	 [cond="[]",
		lineno=None];
	"442:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0bd0>",
		fillcolor=cadetblue,
		label="442:BS
pcs_sync_next = S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"442:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"526:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5c6d10>",
		fillcolor=turquoise,
		label="526:BL
rx_even_m_toggle = 1;
pcs_sync_next = (cggood)? S_PCS_SYNC_ACQUIRED_3A : S_PCS_SYNC_ACQUIRED_4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6d50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5ce150>]",
		style=filled,
		typ=Block];
	"530:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5c6f10>",
		fillcolor=springgreen,
		label="530:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"526:BL" -> "530:IF"	 [cond="[]",
		lineno=None];
	"468:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a8dd0>",
		fillcolor=turquoise,
		label="468:BL
rx_even_m_set = 1;
pcs_sync_next = S_PCS_SYNC_COMMA_DETECT_2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8e10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8f90>]",
		style=filled,
		typ=Block];
	"468:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"427:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e567850>",
		fillcolor=turquoise,
		label="427:BL
pcs_sync_next = pcs_sync_present;
good_cgs_m_init = 0;
good_cgs_m_inc = 0;
good_cgs_m_cnt = 0;
sync_m_acquired = 0;
sync_\
m_lost = 0;
rx_even_m_init = 0;
rx_even_m_set = 0;
rx_even_m_clr = 0;
rx_even_m_toggle = 0;
running_disparity_negative_m_set = 0;
\
running_disparity_positive_m_set = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55e690>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55e850>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55e9d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55eb50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55ecd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55ee50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55ef90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e567150>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5672d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e567450>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5675d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e567710>]",
		style=filled,
		typ=Block];
	"427:BL" -> "438:CS"	 [cond="[]",
		lineno=None];
	"571:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e567890>",
		fillcolor=springgreen,
		label="571:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"427:BL" -> "571:IF"	 [cond="[]",
		lineno=None];
	"441:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a0b50>",
		fillcolor=turquoise,
		label="441:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"440:CA" -> "441:BL"	 [cond="[]",
		lineno=None];
	"562:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5d6e90>",
		fillcolor=turquoise,
		label="562:BL
rx_even_m_toggle = 1;
good_cgs_m_inc = 1;
pcs_sync_next = (cgbad)? S_PCS_SYNC_LOSS_OF_SYNC : 
                (good_cgs_done)? \
S_PCS_SYNC_ACQUIRED_3 : S_PCS_SYNC_ACQUIRED_4A;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5d6ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55e0d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e55e250>]",
		style=filled,
		typ=Block];
	"562:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"489:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5be090>",
		fillcolor=turquoise,
		label="489:BL
rx_even_m_set = 1;
pcs_sync_next = S_PCS_SYNC_COMMA_DETECT_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5be0d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5be250>]",
		style=filled,
		typ=Block];
	"489:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"442:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5a0b90>",
		fillcolor=springgreen,
		label="442:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"442:IF" -> "442:BS"	 [cond="['startup_enable']",
		label=startup_enable,
		lineno=442];
	"466:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a8790>",
		fillcolor=turquoise,
		label="466:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"465:CA" -> "466:BL"	 [cond="[]",
		lineno=None];
	"446:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a0e50>",
		fillcolor=turquoise,
		label="446:BL
sync_m_lost = sync_status;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a0e90>]",
		style=filled,
		typ=Block];
	"445:CA" -> "446:BL"	 [cond="[]",
		lineno=None];
	"571:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5678d0>",
		fillcolor=cadetblue,
		label="571:BS
pcs_sync_next = S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5678d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"571:IF" -> "571:BS"	 [cond="['signal_detect']",
		label="(~signal_detect)",
		lineno=571];
	"451:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"488:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5b3a50>",
		fillcolor=springgreen,
		label="488:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"487:BL" -> "488:IF"	 [cond="[]",
		lineno=None];
	"520:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6650>",
		fillcolor=cadetblue,
		label="520:BS
good_cgs_m_init = 1;
good_cgs_m_init = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6650>]",
		style=filled,
		typ=BlockingSubstitution];
	"520:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"459:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a8110>",
		fillcolor=turquoise,
		label="459:BL
rx_even_m_toggle = 1;
pcs_sync_next = (~ebi_K_d1 & ~cgbad)? S_PCS_SYNC_ACQUIRE_SYNC_1 : S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8310>]",
		style=filled,
		typ=Block];
	"458:CA" -> "459:BL"	 [cond="[]",
		lineno=None];
	"561:CA" -> "562:BL"	 [cond="[]",
		lineno=None];
	"426:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f273e567b50>",
		clk_sens=False,
		fillcolor=gold,
		label="426:AL",
		sens="['good_cgs_done', 'COMMA_match', 'S_PCS_SYNC_ACQUIRE_SYNC_2', 'S_PCS_SYNC_ACQUIRE_SYNC_1', 'cggood', 'sync_status', 'cgbad', 'S_\
PCS_SYNC_ACQUIRED_2', 'S_PCS_SYNC_ACQUIRED_3', 'INVALID', 'S_PCS_SYNC_ACQUIRED_4', 'pcs_sync_present', 'S_PCS_SYNC_ACQUIRED_2A', '\
S_PCS_SYNC_COMMA_DETECT_1', 'S_PCS_SYNC_COMMA_DETECT_2', 'S_PCS_SYNC_COMMA_DETECT_3', 'S_PCS_SYNC_ACQUIRED_1', 'S_PCS_SYNC_ACQUIRED_\
3A', 'S_PCS_SYNC_ACQUIRED_4A', 'S_PCS_SYNC_LOSS_OF_SYNC', 'ebi_K_d1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['good_cgs_done', 'cggood', 'sync_status', 'cgbad', 'rx_even', 'pcs_sync_present', 'S_PCS_SYNC_ACQUIRED_2A', 'ebi_K_d1', 'signal_\
detect', 'COMMA_match', 'S_PCS_SYNC_ACQUIRE_SYNC_2', 'S_PCS_SYNC_ACQUIRE_SYNC_1', 'loopback', 'startup_enable', 'INVALID', 'S_PCS_\
SYNC_ACQUIRED_3A', 'S_PCS_SYNC_LOSS_OF_SYNC', 'S_PCS_SYNC_ACQUIRED_4A', 'S_PCS_SYNC_COMMA_DETECT_1', 'S_PCS_SYNC_COMMA_DETECT_2', '\
S_PCS_SYNC_COMMA_DETECT_3', 'S_PCS_SYNC_ACQUIRED_1', 'S_PCS_SYNC_ACQUIRED_3', 'S_PCS_SYNC_ACQUIRED_2', 'S_PCS_SYNC_ACQUIRED_4']"];
	"426:AL" -> "427:BL"	 [cond="[]",
		lineno=None];
	"467:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5a87d0>",
		fillcolor=springgreen,
		label="467:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"467:IF" -> "468:BL"	 [cond="['rx_even', 'COMMA_match']",
		label="(~rx_even & COMMA_match)",
		lineno=467];
	"472:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5a8810>",
		fillcolor=turquoise,
		label="472:BL
rx_even_m_toggle = 1;
pcs_sync_next = (~COMMA_match & ~INVALID)? S_PCS_SYNC_ACQUIRE_SYNC_1 : S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5a8a10>]",
		style=filled,
		typ=Block];
	"467:IF" -> "472:BL"	 [cond="['rx_even', 'COMMA_match']",
		label="!((~rx_even & COMMA_match))",
		lineno=467];
	"488:IF" -> "489:BL"	 [cond="['rx_even', 'COMMA_match']",
		label="(~rx_even & COMMA_match)",
		lineno=488];
	"493:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5b3a90>",
		fillcolor=turquoise,
		label="493:BL
rx_even_m_toggle = 1;
pcs_sync_next = (~COMMA_match & ~INVALID)? S_PCS_SYNC_ACQUIRE_SYNC_2 : S_PCS_SYNC_LOSS_OF_SYNC;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5b3ad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5b3c90>]",
		style=filled,
		typ=Block];
	"488:IF" -> "493:BL"	 [cond="['rx_even', 'COMMA_match']",
		label="!((~rx_even & COMMA_match))",
		lineno=488];
	"525:CA" -> "526:BL"	 [cond="[]",
		lineno=None];
	"540:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5ce6d0>",
		fillcolor=springgreen,
		label="540:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"540:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5ce710>",
		fillcolor=cadetblue,
		label="540:BS
good_cgs_m_init = 1;
good_cgs_m_init = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5ce710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5ce710>]",
		style=filled,
		typ=BlockingSubstitution];
	"540:IF" -> "540:BS"	 [cond="['cggood']",
		label="!(cggood)",
		lineno=540];
	"546:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5cedd0>",
		fillcolor=turquoise,
		label="546:BL
rx_even_m_toggle = 1;
good_cgs_m_inc = 1;
pcs_sync_next = (cgbad)? S_PCS_SYNC_ACQUIRED_3 : 
                (good_cgs_done)? \
S_PCS_SYNC_ACQUIRED_1 : S_PCS_SYNC_ACQUIRED_2A;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5cee10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5cefd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5d6190>]",
		style=filled,
		typ=Block];
	"546:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"536:BL" -> "540:IF"	 [cond="[]",
		lineno=None];
	"446:BL" -> "450:IF"	 [cond="[]",
		lineno=None];
	"517:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5c6410>",
		fillcolor=turquoise,
		label="517:BL
rx_even_m_toggle = 1;
pcs_sync_next = (cggood)? S_PCS_SYNC_ACQUIRED_2A : S_PCS_SYNC_ACQUIRED_3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5c6990>]",
		style=filled,
		typ=Block];
	"520:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f273e5c6610>",
		fillcolor=springgreen,
		label="520:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"517:BL" -> "520:IF"	 [cond="[]",
		lineno=None];
	"466:BL" -> "467:IF"	 [cond="[]",
		lineno=None];
	"516:CA" -> "517:BL"	 [cond="[]",
		lineno=None];
	"501:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f273e5be610>",
		fillcolor=turquoise,
		label="501:BL
rx_even_m_toggle = 1;
pcs_sync_next = (~ebi_K_d1 & ~cgbad)? S_PCS_SYNC_ACQUIRED_1 : S_PCS_SYNC_LOSS_OF_SYNC;
sync_m_acquired = ~\
ebi_K_d1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5be650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5be810>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f273e5bebd0>]",
		style=filled,
		typ=Block];
	"500:CA" -> "501:BL"	 [cond="[]",
		lineno=None];
	"493:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"510:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"530:IF" -> "530:BS"	 [cond="['cggood']",
		label="!(cggood)",
		lineno=530];
	"501:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"540:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"571:BS" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"441:BL" -> "442:IF"	 [cond="[]",
		lineno=None];
	"459:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
	"545:CA" -> "546:BL"	 [cond="[]",
		lineno=None];
	"553:CA" -> "554:BL"	 [cond="[]",
		lineno=None];
	"520:IF" -> "520:BS"	 [cond="['cggood']",
		label="!(cggood)",
		lineno=520];
	"472:BL" -> "Leaf_426:AL"	 [cond="[]",
		lineno=None];
}
