{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 18:30:18 2018 " "Info: Processing started: Fri Jan 05 18:30:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpuofwbzuishuai -c cpuofwbzuishuai --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpuofwbzuishuai -c cpuofwbzuishuai --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CPU/CPU2/cpu/cpu/xzqofwb/cpuofwbzuishuai.bdf " "Warning: Can't analyze file -- file E:/CPU/CPU2/cpu/cpu/xzqofwb/cpuofwbzuishuai.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpuofwbzuishuai.bdf 1 1 " "Warning: Using design file cpuofwbzuishuai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpuofwbzuishuai " "Info: Found entity 1: cpuofwbzuishuai" {  } { { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuofwbzuishuai " "Info: Elaborating entity \"cpuofwbzuishuai\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "aluofwb.vhd 2 1 " "Warning: Using design file aluofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluofwb-description " "Info: Found design unit 1: aluofwb-description" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 aluofwb " "Info: Found entity 1: aluofwb" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluofwb aluofwb:inst3 " "Info: Elaborating entity \"aluofwb\" for hierarchy \"aluofwb:inst3\"" {  } { { "cpuofwbzuishuai.bdf" "inst3" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 272 368 536 400 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s aluofwb.vhd(23) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(23): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s aluofwb.vhd(26) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(26): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k1 aluofwb.vhd(29) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(29): signal \"k1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k2 aluofwb.vhd(29) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(29): signal \"k2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k3 aluofwb.vhd(30) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(30): signal \"k3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s aluofwb.vhd(32) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(32): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s aluofwb.vhd(41) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(41): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s aluofwb.vhd(44) " "Warning (10492): VHDL Process Statement warning at aluofwb.vhd(44): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k1 aluofwb.vhd(16) " "Warning (10631): VHDL Process Statement warning at aluofwb.vhd(16): inferring latch(es) for signal or variable \"k1\", which holds its previous value in one or more paths through the process" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k2 aluofwb.vhd(16) " "Warning (10631): VHDL Process Statement warning at aluofwb.vhd(16): inferring latch(es) for signal or variable \"k2\", which holds its previous value in one or more paths through the process" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k3 aluofwb.vhd(16) " "Warning (10631): VHDL Process Statement warning at aluofwb.vhd(16): inferring latch(es) for signal or variable \"k3\", which holds its previous value in one or more paths through the process" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k3\[8\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k3\[8\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[0\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[0\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[1\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[1\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[2\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[2\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[3\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[3\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[4\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[4\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[5\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[5\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[6\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[6\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[7\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[7\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k2\[8\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k2\[8\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[0\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[0\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[1\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[1\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[2\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[2\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[3\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[3\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[4\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[4\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[5\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[5\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[6\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[6\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[7\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[7\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k1\[8\] aluofwb.vhd(16) " "Info (10041): Inferred latch for \"k1\[8\]\" at aluofwb.vhd(16)" {  } { { "aluofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/aluofwb.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_DSC.vhd 2 1 " "Warning: Using design file CPU_DSC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DSC-DESCRIPTION " "Info: Found design unit 1: CPU_DSC-DESCRIPTION" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DSC " "Info: Found entity 1: CPU_DSC" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DSC CPU_DSC:inst16 " "Info: Elaborating entity \"CPU_DSC\" for hierarchy \"CPU_DSC:inst16\"" {  } { { "cpuofwbzuishuai.bdf" "inst16" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 112 1224 1392 464 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH1 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"FETCH1\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FETCH2 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"FETCH2\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA1 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"MOVA1\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB1 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"MOVB1\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVC1 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"MOVC1\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU2 CPU_DSC.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at CPU_DSC.vhd(44): object \"ALU2\" assigned a value but never read" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_M CPU_DSC.vhd(43) " "Warning (10631): VHDL Process Statement warning at CPU_DSC.vhd(43): inferring latch(es) for signal or variable \"ALU_M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_M CPU_DSC.vhd(43) " "Info (10041): Inferred latch for \"ALU_M\" at CPU_DSC.vhd(43)" {  } { { "CPU_DSC.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "zhilingofwb.vhd 2 1 " "Warning: Using design file zhilingofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zhilingofwb-BEHAV " "Info: Found design unit 1: zhilingofwb-BEHAV" {  } { { "zhilingofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/zhilingofwb.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zhilingofwb " "Info: Found entity 1: zhilingofwb" {  } { { "zhilingofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/zhilingofwb.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zhilingofwb zhilingofwb:inst " "Info: Elaborating entity \"zhilingofwb\" for hierarchy \"zhilingofwb:inst\"" {  } { { "cpuofwbzuishuai.bdf" "inst" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 112 1016 1144 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN zhilingofwb.vhd(96) " "Warning (10492): VHDL Process Statement warning at zhilingofwb.vhd(96): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zhilingofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/zhilingofwb.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "irofwb.vhd 2 1 " "Warning: Using design file irofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irofwb-a " "Info: Found design unit 1: irofwb-a" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 irofwb " "Info: Found entity 1: irofwb" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irofwb irofwb:inst5 " "Info: Elaborating entity \"irofwb\" for hierarchy \"irofwb:inst5\"" {  } { { "cpuofwbzuishuai.bdf" "inst5" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 128 832 984 224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outir irofwb.vhd(13) " "Warning (10631): VHDL Process Statement warning at irofwb.vhd(13): inferring latch(es) for signal or variable \"outir\", which holds its previous value in one or more paths through the process" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[0\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[0\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[1\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[1\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[2\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[2\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[3\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[3\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[4\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[4\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[5\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[5\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[6\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[6\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outir\[7\] irofwb.vhd(13) " "Info (10041): Inferred latch for \"outir\[7\]\" at irofwb.vhd(13)" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst7 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst7\"" {  } { { "cpuofwbzuishuai.bdf" "inst7" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst7 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst7\"" {  } { { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst7 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE CPU.mif " "Info: Parameter \"LPM_FILE\" = \"CPU.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst7\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst7\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst7\|altram:sram LPM_RAM_IO:inst7 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst7\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst7\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst7 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst7\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "cpuofwbzuishuai.bdf" "" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 40 584 712 168 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c591 " "Info: Found entity 1: altsyncram_c591" {  } { { "db/altsyncram_c591.tdf" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c591 LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated " "Info: Elaborating entity \"altsyncram_c591\" for hierarchy \"LPM_RAM_IO:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "xzqofwb.vhd 2 1 " "Warning: Using design file xzqofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xzqofwb-a " "Info: Found design unit 1: xzqofwb-a" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xzqofwb " "Info: Found entity 1: xzqofwb" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xzqofwb xzqofwb:inst15 " "Info: Elaborating entity \"xzqofwb\" for hierarchy \"xzqofwb:inst15\"" {  } { { "cpuofwbzuishuai.bdf" "inst15" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 32 304 464 160 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in0 xzqofwb.vhd(14) " "Warning (10492): VHDL Process Statement warning at xzqofwb.vhd(14): signal \"in0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in1 xzqofwb.vhd(16) " "Warning (10492): VHDL Process Statement warning at xzqofwb.vhd(16): signal \"in1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in2 xzqofwb.vhd(18) " "Warning (10492): VHDL Process Statement warning at xzqofwb.vhd(18): signal \"in2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out xzqofwb.vhd(11) " "Warning (10631): VHDL Process Statement warning at xzqofwb.vhd(11): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[0\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[1\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[2\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[3\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[4\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[5\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[6\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] xzqofwb.vhd(11) " "Info (10041): Inferred latch for \"x_out\[7\]\" at xzqofwb.vhd(11)" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pcofwb.vhd 2 1 " "Warning: Using design file pcofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcofwb-a " "Info: Found design unit 1: pcofwb-a" {  } { { "pcofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/pcofwb.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pcofwb " "Info: Found entity 1: pcofwb" {  } { { "pcofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/pcofwb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcofwb pcofwb:inst1 " "Info: Elaborating entity \"pcofwb\" for hierarchy \"pcofwb:inst1\"" {  } { { "cpuofwbzuishuai.bdf" "inst1" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 48 72 232 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ywljofwb.vhd 2 1 " "Warning: Using design file ywljofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ywljofwb-a " "Info: Found design unit 1: ywljofwb-a" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ywljofwb " "Info: Found entity 1: ywljofwb" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ywljofwb ywljofwb:inst4 " "Info: Elaborating entity \"ywljofwb\" for hierarchy \"ywljofwb:inst4\"" {  } { { "cpuofwbzuishuai.bdf" "inst4" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 256 624 792 384 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(18) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(18): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(19) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(19): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(21) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(21): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(22) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(22): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(24) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(24): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ywljofwb.vhd(27) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(27): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ywljsc ywljofwb.vhd(15) " "Warning (10631): VHDL Process Statement warning at ywljofwb.vhd(15): inferring latch(es) for signal or variable \"ywljsc\", which holds its previous value in one or more paths through the process" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m ywljofwb.vhd(15) " "Warning (10631): VHDL Process Statement warning at ywljofwb.vhd(15): inferring latch(es) for signal or variable \"m\", which holds its previous value in one or more paths through the process" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"m\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[0\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[0\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[1\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[1\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[2\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[2\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[3\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[3\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[4\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[4\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[5\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[5\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[6\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[6\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[7\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[7\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tyjcqzofwb.vhd 2 1 " "Warning: Using design file tyjcqzofwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tyjcqzofwb-ab " "Info: Found design unit 1: tyjcqzofwb-ab" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tyjcqzofwb " "Info: Found entity 1: tyjcqzofwb" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tyjcqzofwb tyjcqzofwb:inst2 " "Info: Elaborating entity \"tyjcqzofwb\" for hierarchy \"tyjcqzofwb:inst2\"" {  } { { "cpuofwbzuishuai.bdf" "inst2" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 304 64 200 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb tyjcqzofwb.vhd(16) " "Warning (10492): VHDL Process Statement warning at tyjcqzofwb.vhd(16): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc tyjcqzofwb.vhd(18) " "Warning (10492): VHDL Process Statement warning at tyjcqzofwb.vhd(18): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb tyjcqzofwb.vhd(20) " "Warning (10492): VHDL Process Statement warning at tyjcqzofwb.vhd(20): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc tyjcqzofwb.vhd(25) " "Warning (10492): VHDL Process Statement warning at tyjcqzofwb.vhd(25): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra tyjcqzofwb.vhd(27) " "Warning (10492): VHDL Process Statement warning at tyjcqzofwb.vhd(27): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tyjcqzofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/tyjcqzofwb.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_3_8_decoder.vhd 2 1 " "Warning: Using design file CPU_3_8_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_3_8_decoder-description " "Info: Found design unit 1: CPU_3_8_decoder-description" {  } { { "CPU_3_8_decoder.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_3_8_decoder.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_3_8_decoder " "Info: Found entity 1: CPU_3_8_decoder" {  } { { "CPU_3_8_decoder.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_3_8_decoder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_3_8_decoder CPU_3_8_decoder:inst9 " "Info: Elaborating entity \"CPU_3_8_decoder\" for hierarchy \"CPU_3_8_decoder:inst9\"" {  } { { "cpuofwbzuishuai.bdf" "inst9" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { -152 600 720 -56 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_JSQ.vhd 2 1 " "Warning: Using design file CPU_JSQ.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_JSQ-bhv " "Info: Found design unit 1: CPU_JSQ-bhv" {  } { { "CPU_JSQ.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_JSQ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_JSQ " "Info: Found entity 1: CPU_JSQ" {  } { { "CPU_JSQ.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/CPU_JSQ.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_JSQ CPU_JSQ:inst8 " "Info: Elaborating entity \"CPU_JSQ\" for hierarchy \"CPU_JSQ:inst8\"" {  } { { "cpuofwbzuishuai.bdf" "inst8" { Schematic "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { -152 448 544 -56 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[1\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[1\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[2\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[2\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[3\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[3\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[4\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[4\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[5\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[5\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[6\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[6\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[7\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[7\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "irofwb:inst5\|outir\[0\] " "Warning: LATCH primitive \"irofwb:inst5\|outir\[0\]\" is permanently enabled" {  } { { "irofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/irofwb.vhd" 13 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[1\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[1\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[2\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[2\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[3\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[3\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[4\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[4\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[5\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[5\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[6\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[6\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[7\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[7\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xzqofwb:inst15\|x_out\[0\] " "Warning: LATCH primitive \"xzqofwb:inst15\|x_out\[0\]\" is permanently enabled" {  } { { "xzqofwb.vhd" "" { Text "E:/CPU/CPU2/cpu/cpu/cpuofwbzuishuai/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "CPU_JSQ:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"CPU_JSQ:inst8\|Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "pcofwb:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"pcofwb:inst1\|Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "aluofwb:inst3\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"aluofwb:inst3\|Add1\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add1" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "aluofwb:inst3\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"aluofwb:inst3\|Add2\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add2" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "aluofwb:inst3\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"aluofwb:inst3\|Add3\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add3" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"CPU_JSQ:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_JSQ:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_JSQ:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs CPU_JSQ:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"CPU_JSQ:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"pcofwb:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pcofwb:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs pcofwb:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"pcofwb:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "aluofwb:inst3\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add1\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluofwb:inst3\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"aluofwb:inst3\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"aluofwb:inst3\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "aluofwb:inst3\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs aluofwb:inst3\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"aluofwb:inst3\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 66 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 18:30:31 2018 " "Info: Processing ended: Fri Jan 05 18:30:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
