src_register_slice.v,verilog,xil_defaultlib,../../../../ip.gen/sources_1/ip/src_register_slice/sim/src_register_slice.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
