INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/project_2/project_2.srcs/sources_1/new/project_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/project_2/project_2.srcs/sources_1/new/project_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/project_2/project_2.srcs/sources_1/new/project_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/project_2/project_2.srcs/sim_1/new/project_1_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
