{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 18:05:14 2013 " "Info: Processing started: Sat Nov 30 18:05:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "467 " "Warning: Found 467 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~56 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~56\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~1 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~55 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~55\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c1~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c1~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 41 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~8 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~53 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~53\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~3 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~11 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c4~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c4~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 44 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~52 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~52\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~12 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~12\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~0 " "Info: Detected gated clock \"decoder_6:decode\|output~0\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r1~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r1~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 33 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~63 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~63\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~0 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~22 " "Info: Detected gated clock \"decoder_6:decode\|output~22\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r3~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r3~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 35 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~2 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~62 " "Info: Detected gated clock \"decoder_6:decode\|output~62\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~48 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~48\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r7~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r7~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 39 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~6 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~45 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~45\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~44 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~44\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~46 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~46\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~96 " "Info: Detected gated clock \"decoder_6:decode\|output~96\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~95 " "Info: Detected gated clock \"decoder_6:decode\|output~95\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~47 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~47\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c5~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c5~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 45 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~13 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~13\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~94 " "Info: Detected gated clock \"decoder_6:decode\|output~94\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~42 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~42\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r5~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r5~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 37 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~43 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~43\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~4 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~4\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~39 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~39\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~93 " "Info: Detected gated clock \"decoder_6:decode\|output~93\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~92 " "Info: Detected gated clock \"decoder_6:decode\|output~92\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~40 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~40\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c3~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c3~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 43 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~41 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~41\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~10 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~86 " "Info: Detected gated clock \"decoder_6:decode\|output~86\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~87 " "Info: Detected gated clock \"decoder_6:decode\|output~87\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~88 " "Info: Detected gated clock \"decoder_6:decode\|output~88\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~91 " "Info: Detected gated clock \"decoder_6:decode\|output~91\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~89 " "Info: Detected gated clock \"decoder_6:decode\|output~89\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~90 " "Info: Detected gated clock \"decoder_6:decode\|output~90\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~35 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~35\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c2~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c2~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/led_ctrl.vhd" 42 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~37 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~37\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~36 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~36\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~38 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~38\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~9 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~34 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~34\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~85 " "Info: Detected gated clock \"decoder_6:decode\|output~85\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~7 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~7\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~81 " "Info: Detected gated clock \"decoder_6:decode\|output~81\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~82 " "Info: Detected gated clock \"decoder_6:decode\|output~82\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~32 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~32\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_f " "Info: Detected gated clock \"ctrl_out_f\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 230 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_f" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_f~3 " "Info: Detected gated clock \"ctrl_out_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 230 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~9 " "Info: Detected gated clock \"comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~11 " "Info: Detected gated clock \"comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~8 " "Info: Detected gated clock \"comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~10 " "Info: Detected gated clock \"comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~62\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~64\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~60\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~136\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~137\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~66\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~68\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~72\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~70\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~117\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~116\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~32\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~34\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~36\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~42\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~44\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~40\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~38\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~46\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~126\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~127\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~50\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~48\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~54\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~52\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~58\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~56\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~86\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~84\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~80\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~82\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~146 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~146\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~147 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~147\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~74\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~76\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~78\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~63\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~65\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~61\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~138\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~67\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~69\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~73\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~71\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~118\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~33\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~35\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~37\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~43\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~45\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~41\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~39\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~47\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~128\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~51\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~49\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~55\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~53\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~59\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~57\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~87\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~85\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~81\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~83\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~148 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~148\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~75\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~77\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~79\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~156 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~156\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~157 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~157\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~88\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~90\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~92\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~94\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~96\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~100\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~98\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~110\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~108\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~112\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~114\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~106\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~104\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~102\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~166 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~166\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~167 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~167\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~167" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_f~3 " "Info: Detected gated clock \"ctrl_jr_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 217 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~140\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~139\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~142\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~143\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~119\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~120\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~123\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~122\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~129\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~130\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~132\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~133\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~153 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~153\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~152 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~152\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~149 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~149\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~150 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~150\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~158 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~158\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~158" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~89\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~91\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~93\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~95\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~97\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~101\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~99\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~111\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~109\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~113\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~115\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~107\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~105\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~103\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~168 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~168\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~141\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~144 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~144\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~121\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~124\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~131\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~134\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~154 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~154\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~151 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~151\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~159 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~159\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~160 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~160\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~162 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~162\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~163 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~163\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~172 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~172\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~173 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~173\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~170 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~170\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~169 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~169\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~145 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~145\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~125\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~135\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~155 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~155\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~161 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~161\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~164 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~164\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~174 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~174\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~171 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~171\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~165 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~165\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~175 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~175\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg register reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 19.58 MHz 51.076 ns Internal " "Info: Clock \"clock\" has Internal fmax of 19.58 MHz between source memory \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg\" and destination register \"reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output\" (period= 51.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.062 ns + Longest memory register " "Info: + Longest memory to register delay is 29.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg 1 MEM M4K_X52_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y18 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X52_Y18; Fanout = 6; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.322 ns) 4.898 ns alu_b_in\[7\]~134 3 COMB LCCOMB_X48_Y15_N0 1 " "Info: 3: + IC(1.199 ns) + CELL(0.322 ns) = 4.898 ns; Loc. = LCCOMB_X48_Y15_N0; Fanout = 1; COMB Node = 'alu_b_in\[7\]~134'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] alu_b_in[7]~134 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 5.365 ns alu_b_in\[7\]~135 4 COMB LCCOMB_X48_Y15_N10 1 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 5.365 ns; Loc. = LCCOMB_X48_Y15_N10; Fanout = 1; COMB Node = 'alu_b_in\[7\]~135'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { alu_b_in[7]~134 alu_b_in[7]~135 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 5.832 ns alu_b_in\[7\]~136 5 COMB LCCOMB_X48_Y15_N6 4 " "Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 5.832 ns; Loc. = LCCOMB_X48_Y15_N6; Fanout = 4; COMB Node = 'alu_b_in\[7\]~136'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { alu_b_in[7]~135 alu_b_in[7]~136 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.178 ns) 6.944 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:7:firstrow\|carryout 6 COMB LCCOMB_X48_Y17_N2 3 " "Info: 6: + IC(0.934 ns) + CELL(0.178 ns) = 6.944 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:7:firstrow\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { alu_b_in[7]~136 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.544 ns) 8.053 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:8:G2:halfadder3\|carryout 7 COMB LCCOMB_X48_Y17_N28 2 " "Info: 7: + IC(0.565 ns) + CELL(0.544 ns) = 8.053 ns; Loc. = LCCOMB_X48_Y17_N28; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.178 ns) 9.121 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|carryout 8 COMB LCCOMB_X47_Y16_N18 3 " "Info: 8: + IC(0.890 ns) + CELL(0.178 ns) = 9.121 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.516 ns) 9.955 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:7:G2:halfadder3\|sum 9 COMB LCCOMB_X47_Y16_N8 3 " "Info: 9: + IC(0.318 ns) + CELL(0.516 ns) = 9.955 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:7:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.505 ns) 11.384 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:5:G2:halfadder3\|carryout 10 COMB LCCOMB_X47_Y20_N6 2 " "Info: 10: + IC(0.924 ns) + CELL(0.505 ns) = 11.384 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.178 ns) 12.519 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:5:G2:halfadder3\|carryout 11 COMB LCCOMB_X46_Y16_N18 2 " "Info: 11: + IC(0.957 ns) + CELL(0.178 ns) = 12.519 ns; Loc. = LCCOMB_X46_Y16_N18; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 12.999 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|carryout 12 COMB LCCOMB_X46_Y16_N28 2 " "Info: 12: + IC(0.302 ns) + CELL(0.178 ns) = 12.999 ns; Loc. = LCCOMB_X46_Y16_N28; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 13.478 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:5:G2:halfadder3\|carryout 13 COMB LCCOMB_X46_Y16_N20 2 " "Info: 13: + IC(0.301 ns) + CELL(0.178 ns) = 13.478 ns; Loc. = LCCOMB_X46_Y16_N20; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.178 ns) 14.552 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:5:G2:halfadder3\|carryout 14 COMB LCCOMB_X45_Y15_N2 2 " "Info: 14: + IC(0.896 ns) + CELL(0.178 ns) = 14.552 ns; Loc. = LCCOMB_X45_Y15_N2; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 15.037 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:5:G2:halfadder3\|carryout 15 COMB LCCOMB_X45_Y15_N14 2 " "Info: 15: + IC(0.307 ns) + CELL(0.178 ns) = 15.037 ns; Loc. = LCCOMB_X45_Y15_N14; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 15.672 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:5:G2:halfadder3\|carryout 16 COMB LCCOMB_X45_Y15_N6 2 " "Info: 16: + IC(0.313 ns) + CELL(0.322 ns) = 15.672 ns; Loc. = LCCOMB_X45_Y15_N6; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.521 ns) 17.946 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout 17 COMB LCCOMB_X32_Y17_N20 2 " "Info: 17: + IC(1.753 ns) + CELL(0.521 ns) = 17.946 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.545 ns) 18.844 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:5:G2:halfadder3\|carryout 18 COMB LCCOMB_X32_Y17_N24 2 " "Info: 18: + IC(0.353 ns) + CELL(0.545 ns) = 18.844 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.322 ns) 19.506 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:5:G2:halfadder3\|carryout 19 COMB LCCOMB_X32_Y17_N30 2 " "Info: 19: + IC(0.340 ns) + CELL(0.322 ns) = 19.506 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.178 ns) 20.620 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:5:G2:halfadder3\|carryout 20 COMB LCCOMB_X32_Y18_N20 2 " "Info: 20: + IC(0.936 ns) + CELL(0.178 ns) = 20.620 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 21.250 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout 21 COMB LCCOMB_X32_Y18_N16 2 " "Info: 21: + IC(0.308 ns) + CELL(0.322 ns) = 21.250 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 21.885 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:5:G2:halfadder3\|carryout 22 COMB LCCOMB_X32_Y18_N6 2 " "Info: 22: + IC(0.313 ns) + CELL(0.322 ns) = 21.885 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.545 ns) 23.000 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:5:G2:halfadder3\|carryout 23 COMB LCCOMB_X31_Y18_N12 2 " "Info: 23: + IC(0.570 ns) + CELL(0.545 ns) = 23.000 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.544 ns) 23.878 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|sum 24 COMB LCCOMB_X31_Y18_N22 4 " "Info: 24: + IC(0.334 ns) + CELL(0.544 ns) = 23.878 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.483 ns) 25.574 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout 25 COMB LCCOMB_X34_Y22_N8 4 " "Info: 25: + IC(1.213 ns) + CELL(0.483 ns) = 25.574 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.521 ns) 26.416 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout 26 COMB LCCOMB_X34_Y22_N14 3 " "Info: 26: + IC(0.321 ns) + CELL(0.521 ns) = 26.416 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.544 ns) 27.472 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:6:IFF3:2:G2:halfadder3\|sum 27 COMB LCCOMB_X34_Y22_N26 3 " "Info: 27: + IC(0.512 ns) + CELL(0.544 ns) = 27.472 ns; Loc. = LCCOMB_X34_Y22_N26; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:6:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 27.950 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:4:IFF3:0:G2:halfadder3\|sum 28 COMB LCCOMB_X34_Y22_N28 1 " "Info: 28: + IC(0.300 ns) + CELL(0.178 ns) = 27.950 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:4:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.178 ns) 28.966 ns alu:alu_unit\|data_result\[27\]~191 29 COMB LCCOMB_X38_Y22_N12 1 " "Info: 29: + IC(0.838 ns) + CELL(0.178 ns) = 28.966 ns; Loc. = LCCOMB_X38_Y22_N12; Fanout = 1; COMB Node = 'alu:alu_unit\|data_result\[27\]~191'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 29.062 ns reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 30 REG LCFF_X38_Y22_N13 5 " "Info: 30: + IC(0.000 ns) + CELL(0.096 ns) = 29.062 ns; Loc. = LCFF_X38_Y22_N13; Fanout = 5; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.487 ns ( 42.97 % ) " "Info: Total cell delay = 12.487 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.575 ns ( 57.03 % ) " "Info: Total interconnect delay = 16.575 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.062 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] alu_b_in[7]~134 alu_b_in[7]~135 alu_b_in[7]~136 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.062 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] {} alu_b_in[7]~134 {} alu_b_in[7]~135 {} alu_b_in[7]~136 {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum {} alu:alu_unit|data_result[27]~191 {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 1.199ns 0.289ns 0.289ns 0.934ns 0.565ns 0.890ns 0.318ns 0.924ns 0.957ns 0.302ns 0.301ns 0.896ns 0.307ns 0.313ns 1.753ns 0.353ns 0.340ns 0.936ns 0.308ns 0.313ns 0.570ns 0.334ns 1.213ns 0.321ns 0.512ns 0.300ns 0.838ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.516ns 0.505ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.545ns 0.322ns 0.178ns 0.322ns 0.322ns 0.545ns 0.544ns 0.483ns 0.521ns 0.544ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.720 ns - Smallest " "Info: - Smallest clock skew is 3.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.626 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.140 ns) + CELL(0.602 ns) 7.626 ns reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 2 REG LCFF_X38_Y22_N13 5 " "Info: 2: + IC(6.140 ns) + CELL(0.602 ns) = 7.626 ns; Loc. = LCFF_X38_Y22_N13; Fanout = 5; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 19.49 % ) " "Info: Total cell delay = 1.486 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.140 ns ( 80.51 % ) " "Info: Total interconnect delay = 6.140 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 6.140ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.906 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.747 ns) 3.906 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg 2 MEM M4K_X52_Y18 1 " "Info: 2: + IC(2.275 ns) + CELL(0.747 ns) = 3.906 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 41.76 % ) " "Info: Total cell delay = 1.631 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.275 ns ( 58.24 % ) " "Info: Total interconnect delay = 2.275 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 6.140ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.062 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] alu_b_in[7]~134 alu_b_in[7]~135 alu_b_in[7]~136 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.062 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7] {} alu_b_in[7]~134 {} alu_b_in[7]~135 {} alu_b_in[7]~136 {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:7:firstrow|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:7:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:6:IFF3:2:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum {} alu:alu_unit|data_result[27]~191 {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 1.199ns 0.289ns 0.289ns 0.934ns 0.565ns 0.890ns 0.318ns 0.924ns 0.957ns 0.302ns 0.301ns 0.896ns 0.307ns 0.313ns 1.753ns 0.353ns 0.340ns 0.936ns 0.308ns 0.313ns 0.570ns 0.334ns 1.213ns 0.321ns 0.512ns 0.300ns 0.838ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.516ns 0.505ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.545ns 0.322ns 0.178ns 0.322ns 0.322ns 0.545ns 0.544ns 0.483ns 0.521ns 0.544ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 6.140ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 2.275ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output led_ctrl:output_control\|assert_signal:assert1\|output clock 7.931 ns " "Info: Found hold time violation between source  pin or register \"reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output\" and destination pin or register \"led_ctrl:output_control\|assert_signal:assert1\|output\" for clock \"clock\" (Hold time is 7.931 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.414 ns + Largest " "Info: + Largest clock skew is 11.414 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.579 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 14.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(13.093 ns) + CELL(0.602 ns) 14.579 ns led_ctrl:output_control\|assert_signal:assert1\|output 2 REG LCFF_X53_Y12_N23 2 " "Info: 2: + IC(13.093 ns) + CELL(0.602 ns) = 14.579 ns; Loc. = LCFF_X53_Y12_N23; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.695 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.19 % ) " "Info: Total cell delay = 1.486 ns ( 10.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.093 ns ( 89.81 % ) " "Info: Total interconnect delay = 13.093 ns ( 89.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.579 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.579 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 13.093ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.165 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.602 ns) 3.165 ns reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output 2 REG LCFF_X56_Y14_N25 200 " "Info: 2: + IC(1.679 ns) + CELL(0.602 ns) = 3.165 ns; Loc. = LCFF_X56_Y14_N25; Fanout = 200; REG Node = 'reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 46.95 % ) " "Info: Total cell delay = 1.486 ns ( 46.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 53.05 % ) " "Info: Total interconnect delay = 1.679 ns ( 53.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.165 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.165 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.679ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.579 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.579 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 13.093ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.165 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.165 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.679ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.492 ns - Shortest register register " "Info: - Shortest register to register delay is 3.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output 1 REG LCFF_X56_Y14_N25 200 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y14_N25; Fanout = 200; REG Node = 'reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.322 ns) 1.581 ns regfile:register_file\|data_readRegA\[0\]~175 2 COMB LCCOMB_X53_Y16_N30 22 " "Info: 2: + IC(1.259 ns) + CELL(0.322 ns) = 1.581 ns; Loc. = LCCOMB_X53_Y16_N30; Fanout = 22; COMB Node = 'regfile:register_file\|data_readRegA\[0\]~175'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[0]~175 } "NODE_NAME" } } { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.178 ns) 2.697 ns led_ctrl:output_control\|comb~5 3 COMB LCCOMB_X53_Y12_N24 2 " "Info: 3: + IC(0.938 ns) + CELL(0.178 ns) = 2.697 ns; Loc. = LCCOMB_X53_Y12_N24; Fanout = 2; COMB Node = 'led_ctrl:output_control\|comb~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { regfile:register_file|data_readRegA[0]~175 led_ctrl:output_control|comb~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.178 ns) 3.396 ns led_ctrl:output_control\|assert_signal:assert1\|output~0 4 COMB LCCOMB_X53_Y12_N22 1 " "Info: 4: + IC(0.521 ns) + CELL(0.178 ns) = 3.396 ns; Loc. = LCCOMB_X53_Y12_N22; Fanout = 1; COMB Node = 'led_ctrl:output_control\|assert_signal:assert1\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.492 ns led_ctrl:output_control\|assert_signal:assert1\|output 5 REG LCFF_X53_Y12_N23 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.492 ns; Loc. = LCFF_X53_Y12_N23; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 22.16 % ) " "Info: Total cell delay = 0.774 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.718 ns ( 77.84 % ) " "Info: Total interconnect delay = 2.718 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.492 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[0]~175 led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.492 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} regfile:register_file|data_readRegA[0]~175 {} led_ctrl:output_control|comb~5 {} led_ctrl:output_control|assert_signal:assert1|output~0 {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 1.259ns 0.938ns 0.521ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.579 ns" { clock led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.579 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 0.000ns 13.093ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.165 ns" { clock reg_32:IRlatch_FD|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.165 ns" { clock {} clock~combout {} reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.679ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.492 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output regfile:register_file|data_readRegA[0]~175 led_ctrl:output_control|comb~5 led_ctrl:output_control|assert_signal:assert1|output~0 led_ctrl:output_control|assert_signal:assert1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.492 ns" { reg_32:IRlatch_FD|dflipflop:\G1:20:d|output {} regfile:register_file|data_readRegA[0]~175 {} led_ctrl:output_control|comb~5 {} led_ctrl:output_control|assert_signal:assert1|output~0 {} led_ctrl:output_control|assert_signal:assert1|output {} } { 0.000ns 1.259ns 0.938ns 0.521ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 5.094 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 5.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.898 ns + Longest pin register " "Info: + Longest pin to register delay is 8.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.125 ns) + CELL(0.322 ns) 8.331 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y17_N28 2 " "Info: 2: + IC(7.125 ns) + CELL(0.322 ns) = 8.331 ns; Loc. = LCCOMB_X53_Y17_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 8.802 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y17_N22 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.802 ns; Loc. = LCCOMB_X53_Y17_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.898 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y17_N23 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.898 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 16.63 % ) " "Info: Total cell delay = 1.480 ns ( 16.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.418 ns ( 83.37 % ) " "Info: Total interconnect delay = 7.418 ns ( 83.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.898 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.898 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 7.125ns 0.293ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.602 ns) 3.766 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y17_N23 6 " "Info: 2: + IC(2.280 ns) + CELL(0.602 ns) = 3.766 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 39.46 % ) " "Info: Total cell delay = 1.486 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 60.54 % ) " "Info: Total interconnect delay = 2.280 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.898 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.898 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 7.125ns 0.293ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[12\] led_ctrl:output_control\|assert_signal:assert12\|output 21.178 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[12\]\" through register \"led_ctrl:output_control\|assert_signal:assert12\|output\" is 21.178 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 14.573 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 14.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(13.087 ns) + CELL(0.602 ns) 14.573 ns led_ctrl:output_control\|assert_signal:assert12\|output 2 REG LCFF_X53_Y18_N17 2 " "Info: 2: + IC(13.087 ns) + CELL(0.602 ns) = 14.573 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert12\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.689 ns" { clock led_ctrl:output_control|assert_signal:assert12|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.20 % ) " "Info: Total cell delay = 1.486 ns ( 10.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.087 ns ( 89.80 % ) " "Info: Total interconnect delay = 13.087 ns ( 89.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.573 ns" { clock led_ctrl:output_control|assert_signal:assert12|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.573 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert12|output {} } { 0.000ns 0.000ns 13.087ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.328 ns + Longest register pin " "Info: + Longest register to pin delay is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert12\|output 1 REG LCFF_X53_Y18_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y18_N17; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert12\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert12|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.478 ns) + CELL(2.850 ns) 6.328 ns led_14\[12\] 2 PIN PIN_U26 0 " "Info: 2: + IC(3.478 ns) + CELL(2.850 ns) = 6.328 ns; Loc. = PIN_U26; Fanout = 0; PIN Node = 'led_14\[12\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { led_ctrl:output_control|assert_signal:assert12|output led_14[12] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 45.04 % ) " "Info: Total cell delay = 2.850 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.478 ns ( 54.96 % ) " "Info: Total interconnect delay = 3.478 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { led_ctrl:output_control|assert_signal:assert12|output led_14[12] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { led_ctrl:output_control|assert_signal:assert12|output {} led_14[12] {} } { 0.000ns 3.478ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.573 ns" { clock led_ctrl:output_control|assert_signal:assert12|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.573 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert12|output {} } { 0.000ns 0.000ns 13.087ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { led_ctrl:output_control|assert_signal:assert12|output led_14[12] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { led_ctrl:output_control|assert_signal:assert12|output {} led_14[12] {} } { 0.000ns 3.478ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[2\] clock -3.501 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[2\]\", clock pin = \"clock\") is -3.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.766 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2184 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.280 ns) + CELL(0.602 ns) 3.766 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y17_N23 6 " "Info: 2: + IC(2.280 ns) + CELL(0.602 ns) = 3.766 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 39.46 % ) " "Info: Total cell delay = 1.486 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.280 ns ( 60.54 % ) " "Info: Total interconnect delay = 2.280 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.553 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns keyboard_in\[2\] 1 PIN PIN_P23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in\[2\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[2] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.631 ns) + CELL(0.491 ns) 6.986 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y17_N28 2 " "Info: 2: + IC(5.631 ns) + CELL(0.491 ns) = 6.986 ns; Loc. = LCCOMB_X53_Y17_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.122 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 7.457 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y17_N22 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 7.457 ns; Loc. = LCCOMB_X53_Y17_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.553 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y17_N23 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.553 ns; Loc. = LCFF_X53_Y17_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 21.57 % ) " "Info: Total cell delay = 1.629 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.924 ns ( 78.43 % ) " "Info: Total interconnect delay = 5.924 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.553 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.631ns 0.293ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.766 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.280ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.553 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.631ns 0.293ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 18:05:17 2013 " "Info: Processing ended: Sat Nov 30 18:05:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
