
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000786                       # Number of seconds simulated
sim_ticks                                   786177500                       # Number of ticks simulated
final_tick                               2255252906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37675798                       # Simulator instruction rate (inst/s)
host_op_rate                                 37675684                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              302126044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.60                       # Real time elapsed on the host
sim_insts                                    98037552                       # Number of instructions simulated
sim_ops                                      98037552                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       314368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       178496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             492864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       314368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        314368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    399868986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    227042875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             626911862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    399868986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399868986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79778422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79778422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79778422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    399868986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    227042875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706690283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        980                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 490048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  492928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     786133500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  980                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.751956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.917258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.504808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1432     48.72%     48.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          838     28.51%     77.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          286      9.73%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          128      4.36%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      2.69%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      1.50%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      1.09%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.82%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           76      2.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.403509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.700768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.342905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      8.77%     10.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      1.75%     12.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      5.26%     17.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      7.02%     24.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.02%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9     15.79%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7     12.28%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7     12.28%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7     12.28%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      7.02%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      3.51%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.736842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.695916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.217819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     70.18%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     19.30%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      8.77%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     94088250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               237657000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12287.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31037.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       623.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90547.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9790200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5341875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26434200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3641760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            497462085                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             30952500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              624478620                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            801.773875                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52941500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     704142000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12421080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6777375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                33001800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2540160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            492245730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             35536500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              633378645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.186343                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     56237750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     696661000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2785                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                702699500     89.48%     89.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1277500      0.16%     89.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                81321000     10.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            785298000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          542722500     69.11%     69.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            242568500     30.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18317                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.846372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.367367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.632633                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.055405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.944595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1181029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1181029                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132523                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58803                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2236                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2236                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191326                       # number of overall hits
system.cpu.dcache.overall_hits::total          191326                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26876                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67469                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94345                       # number of overall misses
system.cpu.dcache.overall_misses::total         94345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    750406998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    750406998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1066336398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1066336398                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10296000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10296000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1816743396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1816743396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1816743396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1816743396                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285671                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168608                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534315                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330258                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27921.081932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27921.081932                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15804.834783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15804.834783                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26198.473282                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26198.473282                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19256.382384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19256.382384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19256.382384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19256.382384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42932                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.127860                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13152                       # number of writebacks
system.cpu.dcache.writebacks::total             13152                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17871                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58371                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58371                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76242                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9005                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18103                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    265209752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    265209752                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    146380073                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146380073                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5133250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5133250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    411589825                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    411589825                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    411589825                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    411589825                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063370                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063370                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063370                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063370                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29451.388340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29451.388340                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16089.258408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16089.258408                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 23227.375566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23227.375566                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22736.000939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22736.000939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22736.000939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22736.000939                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10527                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.851223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.257148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.058180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.793044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334910                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149748                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149748                       # number of overall hits
system.cpu.icache.overall_hits::total          149748                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12441                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12441                       # number of overall misses
system.cpu.icache.overall_misses::total         12441                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    571050987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    571050987                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    571050987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    571050987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    571050987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    571050987                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       162189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       162189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       162189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162189                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.076707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076707                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.076707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.076707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076707                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45900.730408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45900.730408                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45900.730408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45900.730408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45900.730408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45900.730408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1907                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1907                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1907                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1907                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1907                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10534                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10534                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    462375757                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    462375757                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    462375757                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    462375757                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    462375757                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    462375757                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064949                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43893.654547                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43893.654547                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43893.654547                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43893.654547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43893.654547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43893.654547                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7827                       # number of replacements
system.l2.tags.tagsinuse                 16224.014498                       # Cycle average of tags in use
system.l2.tags.total_refs                       16585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.118947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9818.542912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        978.242952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4061.468437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   926.926399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   438.833798                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    688856                       # Number of tag accesses
system.l2.tags.data_accesses                   688856                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6988                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12597                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13152                       # number of Writeback hits
system.l2.Writeback_hits::total                 13152                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8540                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15528                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21137                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5609                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15528                       # number of overall hits
system.l2.overall_hits::total                   21137                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4913                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2237                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7150                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 553                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4913                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2790                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7703                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4913                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2790                       # number of overall misses
system.l2.overall_misses::total                  7703                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    392799500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    186394000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       579193500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     45984250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45984250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    392799500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    232378250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        625177750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    392799500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    232378250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       625177750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19747                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13152                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13152                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9093                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18318                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28840                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18318                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28840                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.466926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.242493                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.362080                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.060816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060816                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.466926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.152309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267094                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.466926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.152309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267094                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79951.048239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83323.200715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81006.083916                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83154.159132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83154.159132                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79951.048239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83289.695341                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81160.294690                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79951.048239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83289.695341                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81160.294690                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  980                       # number of writebacks
system.l2.writebacks::total                       980                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7150                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            553                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7703                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    331218000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    158438500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    489656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     39111750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     39111750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    331218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    197550250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    528768250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    331218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    197550250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    528768250                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.466926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.242493                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.362080                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.060816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060816                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.466926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.152309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.466926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.152309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267094                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67416.649705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70826.329906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68483.426573                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70726.491863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70726.491863                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67416.649705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70806.541219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68644.456705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67416.649705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70806.541219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68644.456705                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7150                       # Transaction distribution
system.membus.trans_dist::ReadResp               7147                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               980                       # Transaction distribution
system.membus.trans_dist::ReadExReq               553                       # Transaction distribution
system.membus.trans_dist::ReadExResp              553                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       555520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       555528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  555528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8684                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14789500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41189750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          242245                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202263                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11050                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       173798                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81143                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.688109                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14056                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          460                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               182203                       # DTB read hits
system.switch_cpus.dtb.read_misses               3085                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59929                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136531                       # DTB write hits
system.switch_cpus.dtb.write_misses              1123                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25128                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318734                       # DTB hits
system.switch_cpus.dtb.data_misses               4208                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85057                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58903                       # ITB hits
system.switch_cpus.itb.fetch_misses               970                       # ITB misses
system.switch_cpus.itb.fetch_acv                   18                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59873                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1572355                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       390714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1257338                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              242245                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95199                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                703931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31830                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        19838                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            162189                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1130859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.111843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.451214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           896441     79.27%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14804      1.31%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27891      2.47%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17795      1.57%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45593      4.03%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10290      0.91%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18376      1.62%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8063      0.71%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91606      8.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1130859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.154065                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.799653                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           297917                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        633584                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            151406                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33361                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14590                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11187                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1356                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1068221                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4260                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14590                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           315824                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          115893                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       385734                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166275                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        132542                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1014118                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           789                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19268                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8670                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          70363                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       677758                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1299657                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1296422                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2818                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494172                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           183584                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31956                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3581                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218292                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37953                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21268                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             927570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27222                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            873141                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1491                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       227094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       129186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1130859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.772104                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.446989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       777766     68.78%     68.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134759     11.92%     80.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71181      6.29%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61424      5.43%     92.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45268      4.00%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20832      1.84%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13008      1.15%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4500      0.40%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2121      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1130859                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1284      4.32%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15941     53.60%     57.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12517     42.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516669     59.17%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          760      0.09%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1248      0.14%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194768     22.31%     81.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139650     15.99%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19356      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         873141                       # Type of FU issued
system.switch_cpus.iq.rate                   0.555308                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29742                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034063                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2899634                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1178328                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       828300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8739                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4518                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4141                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         897861                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4562                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7415                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51629                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1002                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17805                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16853                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14590                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           65998                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16125                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       974568                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190067                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146640                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21852                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         14648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1002                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13762                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        860214                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186460                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12926                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19776                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324539                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117764                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138079                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.547086                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 839836                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                832441                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            402191                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            534646                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.529423                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752257                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       222809                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12510                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1091953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.679877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.664761                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       822641     75.34%     75.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124392     11.39%     86.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50964      4.67%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19322      1.77%     93.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22440      2.06%     95.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7750      0.71%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10481      0.96%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4992      0.46%     97.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28971      2.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1091953                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742394                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742394                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267273                       # Number of memory references committed
system.switch_cpus.commit.loads                138438                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98828                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            713138                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7888                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15161      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433902     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142626     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129181     17.40%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19356      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742394                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28971                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2010920                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1969717                       # The number of ROB writes
system.switch_cpus.timesIdled                    6289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  441496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727693                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.160739                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.160739                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.462805                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.462805                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1143651                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          574156                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2720                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25451                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15016                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19759                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19756                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9093                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       673280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2014024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2687304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            42011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42011    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              42011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34158000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16769241                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27930247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029417                       # Number of seconds simulated
sim_ticks                                 29416831000                       # Number of ticks simulated
final_tick                               2285386873500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7591958                       # Simulator instruction rate (inst/s)
host_op_rate                                  7591954                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2184803247                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742164                       # Number of bytes of host memory used
host_seconds                                    13.46                       # Real time elapsed on the host
sim_insts                                   102220243                       # Number of instructions simulated
sim_ops                                     102220243                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1303232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       661568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1964800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1303232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1303232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3709312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3709312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        20363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         57958                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57958                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     44302257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     22489438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66791695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     44302257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44302257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       126094888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126094888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       126094888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     44302257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     22489438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192886583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113574                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1958272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4870976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1964800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7268736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          125                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4588                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   29416542000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    365                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    388.360080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.758940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.859994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6882     39.14%     39.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3642     20.71%     59.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1066      6.06%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          494      2.81%     68.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      1.75%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      1.35%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      1.05%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          125      0.71%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4647     26.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17585                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.741990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.698888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1002     84.49%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            41      3.46%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      2.02%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      1.77%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           25      2.11%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           17      1.43%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           19      1.60%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.76%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.76%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.42%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.25%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.34%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.17%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      64.172850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.524409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    115.811092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           855     72.09%     72.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            94      7.93%     80.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            23      1.94%     81.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            18      1.52%     83.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            12      1.01%     84.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           10      0.84%     85.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.08%     85.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           17      1.43%     86.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           19      1.60%     88.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           21      1.77%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           11      0.93%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      0.59%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.17%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.08%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            3      0.25%     92.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.17%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.25%     92.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            8      0.67%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           18      1.52%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.59%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.25%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           18      1.52%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.25%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.08%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.25%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.08%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.17%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.17%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.08%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            6      0.51%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            3      0.25%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            3      0.25%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.51%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1186                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    481738332                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1055450832                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  152990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15744.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34494.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     203893.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 78503040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 42834000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               151273200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              265368960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           2019491760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4410457650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          14682852750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21650781360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            700.231577                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  24250014000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     982280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4184245000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 94643640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 51640875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               194524200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              238308480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           2019491760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4465449540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          14634614250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            21698672745                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            701.780485                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  24210156686                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     982280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4224015814                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      253                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14994                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3189     37.02%     37.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      71      0.82%     37.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      30      0.35%     38.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5324     61.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8614                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3186     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       71      1.10%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       30      0.46%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3186     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6473                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              27799077500     94.50%     94.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                57443500      0.20%     94.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10643000      0.04%     94.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1551127000      5.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          29418291000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.598422                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.751451                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.56%      2.56% # number of syscalls executed
system.cpu.kern.syscall::3                          4     10.26%     12.82% # number of syscalls executed
system.cpu.kern.syscall::4                          3      7.69%     20.51% # number of syscalls executed
system.cpu.kern.syscall::6                          3      7.69%     28.21% # number of syscalls executed
system.cpu.kern.syscall::17                         4     10.26%     38.46% # number of syscalls executed
system.cpu.kern.syscall::19                         2      5.13%     43.59% # number of syscalls executed
system.cpu.kern.syscall::33                         5     12.82%     56.41% # number of syscalls executed
system.cpu.kern.syscall::45                         8     20.51%     76.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.56%     79.49% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.56%     82.05% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.56%     84.62% # number of syscalls executed
system.cpu.kern.syscall::71                         2      5.13%     89.74% # number of syscalls executed
system.cpu.kern.syscall::92                         1      2.56%     92.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      2.56%     94.87% # number of syscalls executed
system.cpu.kern.syscall::256                        1      2.56%     97.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      2.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     39                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   355      3.42%      3.42% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.13%      3.55% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8031     77.41%     80.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     402      3.88%     84.84% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     84.85% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     84.86% # number of callpals executed
system.cpu.kern.callpal::rti                      482      4.65%     89.50% # number of callpals executed
system.cpu.kern.callpal::callsys                   82      0.79%     90.29% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.04%     90.33% # number of callpals executed
system.cpu.kern.callpal::rdunique                1002      9.66%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10374                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               722                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 379                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 115                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 422                      
system.cpu.kern.mode_good::user                   379                      
system.cpu.kern.mode_good::idle                    43                      
system.cpu.kern.mode_switch_good::kernel     0.584488                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.373913                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.694079                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2925080500      9.94%      9.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            921007000      3.13%     13.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          25572203500     86.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      355                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             42098                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1005436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42098                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.883225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4614650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4614650                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       661951                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          661951                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       333645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         333645                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13801                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13801                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        13990                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        13990                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       995596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           995596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       995596                       # number of overall hits
system.cpu.dcache.overall_hits::total          995596                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        53140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         53140                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        65169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65169                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1441                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1441                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       118309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       118309                       # number of overall misses
system.cpu.dcache.overall_misses::total        118309                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1498972449                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1498972449                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2533983637                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2533983637                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28501750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28501750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4032956086                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4032956086                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4032956086                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4032956086                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       715091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       715091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       398814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       398814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        15242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        15242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        13991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        13991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1113905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1113905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1113905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1113905                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.074312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074312                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.163407                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.163407                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.094541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094541                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000071                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.106211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.106211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.106211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.106211                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28207.987373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28207.987373                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 38883.267152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38883.267152                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19779.146426                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19779.146426                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34088.328749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34088.328749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34088.328749                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34088.328749                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       165504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.068204                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25529                       # number of writebacks
system.cpu.dcache.writebacks::total             25529                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        22966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22966                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        54137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54137                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          470                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77103                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        30174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        11032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11032                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          971                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          971                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        41206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        41206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        41206                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        41206                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2263                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2263                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    837735568                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    837735568                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    423609361                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    423609361                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     17588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1261344929                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1261344929                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1261344929                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1261344929                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    178265000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    178265000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    219903000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    219903000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    398168000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    398168000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.042196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.027662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.063706                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063706                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036992                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036992                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27763.490687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27763.490687                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 38398.237944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38398.237944                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18113.800206                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18113.800206                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30610.710309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30610.710309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30610.710309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30610.710309                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 182835.897436                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 182835.897436                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 170732.142857                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 170732.142857                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 175946.973045                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 175946.973045                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            101624                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.942465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              660204                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            101624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.496536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.942465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1578520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1578520                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       628673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          628673                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       628673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           628673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       628673                       # number of overall hits
system.cpu.icache.overall_hits::total          628673                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       109744                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        109744                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       109744                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         109744                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       109744                       # number of overall misses
system.cpu.icache.overall_misses::total        109744                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3108332523                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3108332523                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3108332523                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3108332523                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3108332523                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3108332523                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       738417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       738417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       738417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       738417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       738417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       738417                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.148621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.148621                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.148621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.148621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.148621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.148621                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 28323.484865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28323.484865                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 28323.484865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28323.484865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 28323.484865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28323.484865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2711                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                92                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.467391                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         8057                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8057                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         8057                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8057                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         8057                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8057                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       101687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       101687                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       101687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       101687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       101687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       101687                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2671979442                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2671979442                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2671979442                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2671979442                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2671979442                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2671979442                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.137709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.137709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.137709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.137709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.137709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.137709                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 26276.509701                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26276.509701                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 26276.509701                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26276.509701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 26276.509701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26276.509701                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1114                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1114                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56904                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1288                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3565087                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               391000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2535000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           324929462                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3238000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            55926532                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        55616                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        55616                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     16796435                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16796435                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  11947896495                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  11947896495                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     16796435                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     16796435                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     16796435                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     16796435                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120837.661871                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120837.661871                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214828.403607                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214828.403607                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120837.661871                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120837.661871                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120837.661871                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120837.661871                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        102783                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                14403                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.136222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          139                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          139                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          139                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      9503435                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9503435                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   9055800559                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   9055800559                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      9503435                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      9503435                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      9503435                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      9503435                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68370.035971                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68370.035971                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162827.254010                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162827.254010                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68370.035971                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68370.035971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68370.035971                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68370.035971                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26311                       # number of replacements
system.l2.tags.tagsinuse                 14928.765254                       # Cycle average of tags in use
system.l2.tags.total_refs                       85205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26311                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.238379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6392.246778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        545.614561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2898.242443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3153.611443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1939.050029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.390152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.033302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.176895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.192481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.118350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.911180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10724                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996765                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2751115                       # Number of tag accesses
system.l2.tags.data_accesses                  2751115                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        81222                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        24817                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  106039                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25529                       # number of Writeback hits
system.l2.Writeback_hits::total                 25529                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         6858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6858                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         81222                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         31675                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112897                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        81222                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        31675                       # number of overall hits
system.l2.overall_hits::total                  112897                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        20371                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6322                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26693                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4102                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        20371                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10424                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30795                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        20371                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10424                       # number of overall misses
system.l2.overall_misses::total                 30795                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1716103354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    559846314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2275949668                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       125497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       125497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    336766685                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     336766685                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1716103354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    896612999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2612716353                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1716103354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    896612999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2612716353                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       101593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        31139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              132732                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25529                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        10960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10960                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       101593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        42099                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               143692                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       101593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        42099                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              143692                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.200516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.203025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.201104                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.769231                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.374270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374270                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.200516                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.247607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214313                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.200516                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.247607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214313                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84242.469884                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88555.253717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85263.914434                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2091.616667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2091.616667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82098.167967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82098.167967                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84242.469884                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86014.293841                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84842.226108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84242.469884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86014.293841                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84842.226108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2342                       # number of writebacks
system.l2.writebacks::total                      2342                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        20371                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26693                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4102                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        20371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        20371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30795                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1288                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1288                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2263                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2263                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1460254146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    480410686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1940664832                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1098550                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1098550                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    286026315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    286026315                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1460254146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    766437001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2226691147                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1460254146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    766437001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2226691147                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    164615000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    164615000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    203159000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    203159000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    367774000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    367774000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.200516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.203025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.201104                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.374270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374270                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.200516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.247607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.200516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.247607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214313                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71682.987875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75990.301487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72703.136852                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18309.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18309.166667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69728.501950                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69728.501950                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71682.987875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73526.189658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72306.905244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71682.987875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73526.189658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72306.905244                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 168835.897436                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 168835.897436                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 157732.142857                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 157732.142857                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 162516.129032                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 162516.129032                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               27806                       # Transaction distribution
system.membus.trans_dist::ReadResp              27806                       # Transaction distribution
system.membus.trans_dist::WriteReq               1288                       # Transaction distribution
system.membus.trans_dist::WriteResp              1288                       # Transaction distribution
system.membus.trans_dist::Writeback             57958                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        55616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              125                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             125                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4037                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4037                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        68549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 235536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7118848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4551                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2114752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2119303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9238151                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              167                       # Total snoops (count)
system.membus.snoop_fanout::samples            146952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  146952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              146952                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           606876767                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56375468                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          168290803                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1097373                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       853634                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        50229                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       708064                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          363263                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     51.303696                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           98733                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3226                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               781560                       # DTB read hits
system.switch_cpus.dtb.read_misses               7497                       # DTB read misses
system.switch_cpus.dtb.read_acv                    66                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           172996                       # DTB read accesses
system.switch_cpus.dtb.write_hits              441384                       # DTB write hits
system.switch_cpus.dtb.write_misses              1617                       # DTB write misses
system.switch_cpus.dtb.write_acv                   82                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           90908                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1222944                       # DTB hits
system.switch_cpus.dtb.data_misses               9114                       # DTB misses
system.switch_cpus.dtb.data_acv                   148                       # DTB access violations
system.switch_cpus.dtb.data_accesses           263904                       # DTB accesses
system.switch_cpus.itb.fetch_hits              239849                       # ITB hits
system.switch_cpus.itb.fetch_misses             11069                       # ITB misses
system.switch_cpus.itb.fetch_acv                  206                       # ITB acv
system.switch_cpus.itb.fetch_accesses          250918                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  8589902                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2813951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                5425444                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1097373                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       461996                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               2634205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          146136                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2814                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         5171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       627919                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        40998                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          159                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            738417                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         34971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              46                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      6198285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.875314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.221371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          5175165     83.49%     83.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            85425      1.38%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           120371      1.94%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            82041      1.32%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           153234      2.47%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            67514      1.09%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            81845      1.32%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            49942      0.81%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           382748      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6198285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.127752                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.631607                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2465669                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2797816                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            795428                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         74190                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          65182                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        69222                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7991                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        4762173                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         25286                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          65182                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2521759                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          706124                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1808052                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            811938                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        285230                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        4557850                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4690                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          23092                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          20594                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         110577                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3177428                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       5603092                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      5591591                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        10269                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       2529663                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           647754                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       133455                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17832                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            559139                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       837682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       471837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       155636                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        83967                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4127711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       164488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           3948491                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4130                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       826097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       404057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       113060                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      6198285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.637030                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.375229                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4612446     74.41%     74.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       626771     10.11%     84.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       323422      5.22%     89.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       238955      3.86%     93.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       189968      3.06%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       100535      1.62%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        64249      1.04%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        25542      0.41%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        16397      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6198285                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           10223     10.77%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.01%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          51245     53.97%     64.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33475     35.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1365      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2568579     65.05%     65.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10169      0.26%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         4737      0.12%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            7      0.00%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1951      0.05%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          655      0.02%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       832726     21.09%     86.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       450075     11.40%     98.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        78226      1.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3948491                       # Type of FU issued
system.switch_cpus.iq.rate                   0.459667                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               94948                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024047                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     14157414                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      5102579                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3815140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        36929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        19343                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        17817                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4023052                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           19022                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        35882                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       168535                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3682                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        57262                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1200                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20281                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          65182                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          508146                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        157066                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      4401269                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        16467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        837682                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       471837                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       134483                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        151928                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3682                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        20730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        40623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        61353                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       3897031                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        793479                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        51458                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                109070                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1237716                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           584868                       # Number of branches executed
system.switch_cpus.iew.exec_stores             444237                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.453676                       # Inst execution rate
system.switch_cpus.iew.wb_sent                3853582                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               3832957                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1877392                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2456523                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.446217                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.764248                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       846753                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        51428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        57337                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      6049590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.585736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.577638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4780674     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       583472      9.64%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       228345      3.77%     92.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       117937      1.95%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        81348      1.34%     95.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        46719      0.77%     96.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        34263      0.57%     97.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        29729      0.49%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       147103      2.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6049590                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      3543465                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3543465                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1083720                       # Number of memory references committed
system.switch_cpus.commit.loads                669145                       # Number of loads committed
system.switch_cpus.commit.membars               24159                       # Number of memory barriers committed
system.switch_cpus.commit.branches             524169                       # Number of branches committed
system.switch_cpus.commit.fp_insts              17563                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           3382847                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        65900                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        78741      2.22%      2.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2260074     63.78%     66.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         9801      0.28%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         4643      0.13%     66.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            5      0.00%     66.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         1949      0.06%     66.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          655      0.02%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       693304     19.57%     86.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       416066     11.74%     97.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        78226      2.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3543465                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        147103                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10232526                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             8929614                       # The number of ROB writes
system.switch_cpus.timesIdled                   66281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2391617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             50243760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             3466089                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3466089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.478269                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.478269                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.403507                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.403507                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          5047134                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2815520                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             10084                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             9793                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          189120                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          69122                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             133939                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            133864                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1288                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1288                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25529                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        55701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              78                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10960                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       203279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       114476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                317755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6501952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4336839                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10838791                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55998                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           227496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.245455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430358                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 171656     75.45%     75.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55840     24.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             227496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          112001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156389806                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66303297                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.597757                       # Number of seconds simulated
sim_ticks                                1597757108500                       # Number of ticks simulated
final_tick                               3883143982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 559094                       # Simulator instruction rate (inst/s)
host_op_rate                                   559094                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              178901227                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768788                       # Number of bytes of host memory used
host_seconds                                  8930.95                       # Real time elapsed on the host
sim_insts                                  4993237835                       # Number of instructions simulated
sim_ops                                    4993237835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     52974144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    785420160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          838394304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     52974144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      52974144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    418386496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       418386496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       827721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     12272190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13099911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6537289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6537289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     33155317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    491576696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524732013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     33155317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33155317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       261858635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            261858635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       261858635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     33155317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    491576696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            786590648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13099912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6654281                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13099912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6654281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              835866240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2528064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               420552640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               838394368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            425873984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39501                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 83147                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          450                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            805843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            828582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            883127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            835843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            807957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            817946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            745971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            753123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            737451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            696644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           811883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           825801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           918997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           914168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           858084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           818990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            405476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            421777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            386752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            414942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            388734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            404925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            412567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            414985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            407669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            420648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           409255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           427645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           415236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           413831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           411258                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       445                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1597757409500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13099912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6654281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8943020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2709895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  985826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  417070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  95619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 108908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 284067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 353542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 380816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 393477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 395097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 396616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 397798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 401603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 403156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 415399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 407286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 407409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 423547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 400991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 395508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 391663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4545033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.437396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.970158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.702084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1877806     41.32%     41.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1099289     24.19%     65.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       437531      9.63%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       249874      5.50%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       175056      3.85%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       120576      2.65%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        98966      2.18%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        78013      1.72%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       407922      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4545033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       391875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.328258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.131734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         358067     91.37%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        22462      5.73%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         6821      1.74%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2733      0.70%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1070      0.27%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          393      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          188      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           65      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           46      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        391875                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       391874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.768461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.901511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        391482     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           198      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            25      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             7      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            5      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           12      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           22      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           13      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            7      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           14      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        391874                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 196736612402                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            441619299902                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                65302050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15063.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33813.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       523.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       263.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10277159                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4809346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      80881.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              17033231880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               9293926125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             50682317400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21326334480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106377020880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         720141830685                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         345500758500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1270355419950                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            779.993900                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 544494707500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53352520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  999906758500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              17500152600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               9548694375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             51534264600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21758122800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106377020880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         731727531270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         335337863250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1273783649775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            782.098822                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 527589392250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53352520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1016812793250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1171251                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    58106     39.05%     39.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     114      0.08%     39.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1636      1.10%     40.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   88930     59.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               148786                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     58106     49.26%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      114      0.10%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1636      1.39%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    58106     49.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                117962                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1563022367000     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               129888000      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1246479000      0.08%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             33337315000      2.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1597736049000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.653390                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.792830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         34      3.09%      3.09% # number of syscalls executed
system.cpu.kern.syscall::4                         20      1.82%      4.91% # number of syscalls executed
system.cpu.kern.syscall::17                       167     15.20%     20.11% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.09%     20.20% # number of syscalls executed
system.cpu.kern.syscall::71                        52      4.73%     24.93% # number of syscalls executed
system.cpu.kern.syscall::73                        25      2.27%     27.21% # number of syscalls executed
system.cpu.kern.syscall::74                       507     46.13%     73.34% # number of syscalls executed
system.cpu.kern.syscall::75                       293     26.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   1099                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  7481      2.43%      2.43% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.00%      2.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                132176     42.95%     45.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    7955      2.58%     47.97% # number of callpals executed
system.cpu.kern.callpal::rti                    14860      4.83%     52.80% # number of callpals executed
system.cpu.kern.callpal::callsys                 5658      1.84%     54.63% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.00%     54.64% # number of callpals executed
system.cpu.kern.callpal::rdunique              139608     45.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 307752                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             22014                       # number of protection mode switches
system.cpu.kern.mode_switch::user               14496                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 327                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               14559                      
system.cpu.kern.mode_good::user                 14496                      
system.cpu.kern.mode_good::idle                    63                      
system.cpu.kern.mode_switch_good::kernel     0.661352                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.192661                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.790455                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        87274237000      5.46%      5.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1300958366000     81.43%     86.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         209503446000     13.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     7481                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          20427966                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           926372709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20427966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.348260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4113843010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4113843010                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    732317999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       732317999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    193466239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      193466239                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       278371                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       278371                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       299977                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       299977                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    925784238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        925784238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    925784238                       # number of overall hits
system.cpu.dcache.overall_hits::total       925784238                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     43203826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43203826                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     53741542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     53741542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        45691                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        45691                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data          116                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     96945368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       96945368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     96945368                       # number of overall misses
system.cpu.dcache.overall_misses::total      96945368                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2031715516767                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2031715516767                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3454579308226                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3454579308226                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1250673668                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1250673668                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data      1884018                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      1884018                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 5486294824993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5486294824993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 5486294824993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5486294824993                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    775521825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    775521825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    247207781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    247207781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       324062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       324062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       300093                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       300093                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1022729606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1022729606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1022729606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1022729606                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.055709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055709                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.217394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.217394                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.140995                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.140995                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000387                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000387                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.094791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.094791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094791                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 47026.286903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47026.286903                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64281.358139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64281.358139                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27372.429319                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27372.429319                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 16241.534483                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16241.534483                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 56591.613794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56591.613794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 56591.613794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56591.613794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    139481555                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        35938                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3005115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             301                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.414715                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.395349                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     11888672                       # number of writebacks
system.cpu.dcache.writebacks::total          11888672                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     27924513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27924513                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     48626388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     48626388                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        11621                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        11621                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     76550901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     76550901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     76550901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     76550901                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15279313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15279313                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5115154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5115154                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        34070                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        34070                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data          116                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     20394467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20394467                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     20394467                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20394467                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1148                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1148                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3582                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3582                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4730                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4730                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 728748423380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 728748423380                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 408957527171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 408957527171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    898953453                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    898953453                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data      1709982                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      1709982                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1137705950551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1137705950551                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1137705950551                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1137705950551                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    186297000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    186297000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    681722500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    681722500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    868019500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    868019500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.019702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.020692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.105134                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105134                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000387                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000387                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.019941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.019941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019941                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47695.104052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47695.104052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 79950.188630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79950.188630                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 26385.484385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26385.484385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 14741.224138                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14741.224138                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 55785.029859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55785.029859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 55785.029859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55785.029859                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 162279.616725                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162279.616725                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 190318.955891                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 190318.955891                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 183513.636364                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 183513.636364                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1868805                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.723122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           562336029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1868805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.906745                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.723122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1130933259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1130933259                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    562471238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       562471238                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    562471238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        562471238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    562471238                       # number of overall hits
system.cpu.icache.overall_hits::total       562471238                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2060646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2060646                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2060646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2060646                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2060646                       # number of overall misses
system.cpu.icache.overall_misses::total       2060646                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  95046250718                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  95046250718                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  95046250718                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  95046250718                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  95046250718                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  95046250718                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    564531884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    564531884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    564531884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    564531884                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    564531884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    564531884                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003650                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003650                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003650                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003650                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003650                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003650                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46124.492377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46124.492377                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46124.492377                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46124.492377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46124.492377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46124.492377                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        41259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               978                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.187117                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       191156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       191156                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       191156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       191156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       191156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       191156                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1869490                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1869490                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1869490                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1869490                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1869490                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1869490                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  83272899015                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  83272899015                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  83272899015                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  83272899015                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  83272899015                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  83272899015                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44543.110161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44543.110161                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44543.110161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44543.110161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44543.110161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44543.110161                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 912                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7487488                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        916                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1384                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1384                       # Transaction distribution
system.iobus.trans_dist::WriteReq              120574                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3582                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       116992                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3956                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       234456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       234456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  243916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        15824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3078                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19030                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7489376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7489376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7508406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3842000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4446000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           681899625                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5878000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           117532748                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               117228                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117228                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1055052                       # Number of tag accesses
system.iocache.tags.data_accesses             1055052                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          236                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              236                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       116992                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       116992                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          236                       # number of demand (read+write) misses
system.iocache.demand_misses::total               236                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          236                       # number of overall misses
system.iocache.overall_misses::total              236                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     28404386                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28404386                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  25651457491                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  25651457491                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     28404386                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     28404386                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     28404386                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     28404386                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          236                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            236                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       116992                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       116992                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          236                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             236                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          236                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            236                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120357.567797                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120357.567797                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219258.218434                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219258.218434                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120357.567797                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120357.567797                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120357.567797                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120357.567797                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        239470                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                36343                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.589164                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          116992                       # number of writebacks
system.iocache.writebacks::total               116992                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          236                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       116992                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       116992                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          236                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          236                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     15995386                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     15995386                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  19567377987                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  19567377987                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     15995386                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     15995386                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     15995386                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     15995386                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67777.059322                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67777.059322                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167253.983067                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167253.983067                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67777.059322                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67777.059322                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67777.059322                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67777.059322                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  14307696                       # number of replacements
system.l2.tags.tagsinuse                 16297.019731                       # Cycle average of tags in use
system.l2.tags.total_refs                    14649914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14307696                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8470.514185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          6.754691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         23.913367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   763.851271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  7031.986217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.516999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.046622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.429198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994691                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11580                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997559                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 566398770                       # Number of tag accesses
system.l2.tags.data_accesses                566398770                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      1040901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      7754968                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8795869                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11888672                       # number of Writeback hits
system.l2.Writeback_hits::total              11888672                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          223                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  223                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 98                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       400388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                400388                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1040901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8155356                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9196257                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1040901                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8155356                       # number of overall hits
system.l2.overall_hits::total                 9196257                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       827726                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      7557950                       # number of ReadReq misses
system.l2.ReadReq_misses::total               8385676                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          317                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                317                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4714691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4714691                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       827726                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     12272641                       # number of demand (read+write) misses
system.l2.demand_misses::total               13100367                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       827726                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     12272641                       # number of overall misses
system.l2.overall_misses::total              13100367                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  70436241546                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 631932976980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    702369218526                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       779976                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       779976                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data       123996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       123996                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 399436393854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  399436393854                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  70436241546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1031369370834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1101805612380                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  70436241546                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1031369370834                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1101805612380                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1868627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15312918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            17181545                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11888672                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11888672                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              540                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5115079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5115079                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1868627                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     20427997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22296624                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1868627                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     20427997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22296624                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.442959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.493567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.488063                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.587037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.587037                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.155172                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.155172                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.921724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921724                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.442959                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.600776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.587549                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.442959                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.600776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.587549                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85096.084388                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83611.690601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83758.210850                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2460.492114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2460.492114                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data  6888.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6888.666667                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84721.648535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84721.648535                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85096.084388                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84038.095047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84104.942433                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85096.084388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84038.095047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84104.942433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6420297                       # number of writebacks
system.l2.writebacks::total                   6420297                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst       827726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      7557950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          8385676                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           317                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4714690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4714690                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       827726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     12272640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13100366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       827726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     12272640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13100366                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1148                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1148                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3582                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3582                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4730                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4730                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  60025940954                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 537251142520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 597277083474                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      5773780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5773780                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data       322018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       322018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 340607237896                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 340607237896                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  60025940954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 877858380416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 937884321370                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  60025940954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 877858380416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 937884321370                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    170225000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    170225000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    635156500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    635156500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    805381500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    805381500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.442959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.493567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.488063                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.587037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.587037                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.155172                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.155172                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.921724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.921724                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.442959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.600775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.587549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.442959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.600775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.587549                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72519.095636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71084.241431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71225.871769                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18213.817035                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18213.817035                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17889.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17889.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72243.824704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72243.824704                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72519.095636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71529.710023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71592.222795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72519.095636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71529.710023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71592.222795                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 148279.616725                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 148279.616725                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 177318.955891                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 177318.955891                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 170270.930233                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 170270.930233                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             8387061                       # Transaction distribution
system.membus.trans_dist::ReadResp            8387029                       # Transaction distribution
system.membus.trans_dist::WriteReq               3582                       # Transaction distribution
system.membus.trans_dist::WriteResp              3582                       # Transaction distribution
system.membus.trans_dist::Writeback           6537289                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       116992                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       116992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              432                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             450                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4714575                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4714575                       # Transaction distribution
system.membus.trans_dist::BadAddressError           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       351212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       351212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32621329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32630851                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32982063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14974976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14974976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1249293312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1249312342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1264287318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoop_fanout::samples          19760394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                19760394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            19760394                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9240493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         50094959070                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               34000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          118488252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        69619092331                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       501565385                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    406225960                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1990243                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    292194645                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       223171471                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.377673                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         9028843                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       115068                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            919123836                       # DTB read hits
system.switch_cpus.dtb.read_misses            2072112                       # DTB read misses
system.switch_cpus.dtb.read_acv                  1572                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        911378912                       # DTB read accesses
system.switch_cpus.dtb.write_hits           255485312                       # DTB write hits
system.switch_cpus.dtb.write_misses            334947                       # DTB write misses
system.switch_cpus.dtb.write_acv                  670                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       243562842                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1174609148                       # DTB hits
system.switch_cpus.dtb.data_misses            2407059                       # DTB misses
system.switch_cpus.dtb.data_acv                  2242                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1154941754                       # DTB accesses
system.switch_cpus.itb.fetch_hits           554783986                       # ITB hits
system.switch_cpus.itb.fetch_misses            107145                       # ITB misses
system.switch_cpus.itb.fetch_acv                35601                       # ITB acv
system.switch_cpus.itb.fetch_accesses       554891131                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2778658947                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    614327040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5501515852                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           501565385                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    232200314                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            2063034494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8473992                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4605                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       169587                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      3516446                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        64013                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1841                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         564531892                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1706497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              17                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2685355022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.048711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.220663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1809590829     67.39%     67.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34406373      1.28%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55464795      2.07%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39986677      1.49%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        120435259      4.48%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22923508      0.85%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         76932045      2.86%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26655276      0.99%     81.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        498960260     18.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2685355022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.180506                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.979918                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        444906303                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1450548026                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         648284172                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     137482957                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4133564                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     74572031                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        104757                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5413178648                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        246556                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4133564                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        493375139                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       604642263                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    306570529                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         729103722                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     547529805                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5391002181                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      57392912                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      119260369                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      195006264                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      122367680                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4273875774                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7315916228                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6228821175                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1083858712                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    4163728825                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        110146953                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     25644091                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       400862                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         726900277                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    916735379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    262589595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    145060456                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     96526774                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         5016643976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     11317888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        4990320138                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       460244                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    136944277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     68667013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     10251296                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2685355022                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.858347                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.225270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1227434776     45.71%     45.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    291808187     10.87%     56.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    265003207      9.87%     66.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    253538228      9.44%     75.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    230459343      8.58%     84.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    175359951      6.53%     91.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    132705735      4.94%     95.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     59345444      2.21%     98.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     49700151      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2685355022                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19372510     10.47%     10.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5419638      2.93%     13.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        765423      0.41%     13.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         99772      0.05%     13.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          4020      0.00%     13.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     58151843     31.44%     45.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      82216045     44.45%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16777043      9.07%     98.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2159676      1.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      6430344      0.13%      0.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3114276741     62.41%     62.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    100984644      2.02%     64.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    360393417      7.22%     71.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     35048507      0.70%     72.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10390113      0.21%     72.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    152917005      3.06%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     21342042      0.43%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    922954977     18.49%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    256131192      5.13%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      9451156      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4990320138                       # Type of FU issued
system.switch_cpus.iq.rate                   1.795946                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           184965970                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037065                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  10800103154                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4159942483                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4027742793                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2051318360                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1005214230                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    943284690                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     4071422691                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1097433073                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    133017765                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     27301744                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        24245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       265051                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     15063279                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3026                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     12032755                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4133564                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       220867772                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      83372767                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   5370754802                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1846857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     916735379                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    262589595                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10807156                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        4686329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      76228967                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       265051                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1063791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2124897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3188688                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    4986492287                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     921516155                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3827853                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             342792938                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1177363069                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        456217363                       # Number of branches executed
system.switch_cpus.iew.exec_stores          255846914                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.794568                       # Inst execution rate
system.switch_cpus.iew.wb_sent             4974143442                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            4971027483                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3566496679                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4262354067                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.789002                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.836743                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    136370276                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1066591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      3058062                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2665639363                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.960221                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.982781                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1519941374     57.02%     57.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    294740659     11.06%     68.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    154141725      5.78%     73.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     78160568      2.93%     76.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57513482      2.16%     78.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     62690475      2.35%     81.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     53178172      1.99%     83.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37022839      1.39%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    408250069     15.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2665639363                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5225241573                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5225241573                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1136959953                       # Number of memory references committed
system.switch_cpus.commit.loads             889433637                       # Number of loads committed
system.switch_cpus.commit.membars              407810                       # Number of memory barriers committed
system.switch_cpus.commit.branches          447867802                       # Number of branches committed
system.switch_cpus.commit.fp_insts          919731958                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4272982477                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7347949                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    340654316      6.52%      6.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3067622651     58.71%     65.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    100927003      1.93%     67.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    353085909      6.76%     73.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     34208666      0.65%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10389214      0.20%     74.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    151667869      2.90%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     19846766      0.38%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    889841447     17.03%     95.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    247546582      4.74%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      9451150      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5225241573                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     408250069                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7607773802                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         10742961286                       # The number of ROB writes
system.switch_cpus.timesIdled                 1420112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                93303925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles            416855295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4891017592                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4891017592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.568115                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.568115                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.760208                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.760208                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       6181670038                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3456628880                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1056843339                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        768319335                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1215055880                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        7932502                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           17183793                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17183663                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3582                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3582                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11888672                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       117261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             540                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           116                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5115079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5115079                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3738118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     52755575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56493693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    119592128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2068292630                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2187884758                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118498                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34309043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.003425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058420                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               34191546     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 117497      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34309043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28986236998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           205500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2968118471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33082747635                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003775                       # Number of seconds simulated
sim_ticks                                  3775339000                       # Number of ticks simulated
final_tick                               3886919321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              396105865                       # Simulator instruction rate (inst/s)
host_op_rate                                396105619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299240593                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769812                       # Number of bytes of host memory used
host_seconds                                    12.62                       # Real time elapsed on the host
sim_insts                                  4997424174                       # Number of instructions simulated
sim_ops                                    4997424174                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       889344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1610688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2500032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       889344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        889344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1049600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1049600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        13896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        25167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16400                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    235566660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    426634006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             662200666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    235566660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        235566660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       278014769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            278014769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       278014769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    235566660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    426634006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            940215435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39062                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16400                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39062                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2492288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1049152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2499968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1049600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              853                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3775342500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39062                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.014866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.363552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.724404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12749     58.68%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5250     24.16%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1509      6.95%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          670      3.08%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.82%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          240      1.10%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          199      0.92%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          127      0.58%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          587      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.256048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.258124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.475896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               2      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             60      6.05%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           264     26.61%     32.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           207     20.87%     53.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           132     13.31%     67.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            86      8.67%     75.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            58      5.85%     81.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            48      4.84%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            28      2.82%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            22      2.22%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            17      1.71%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            13      1.31%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      1.21%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      1.01%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      1.11%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.30%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.40%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.10%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.20%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.50%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.504664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              747     75.30%     75.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.81%     77.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              183     18.45%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      3.63%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.60%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           992                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    728538000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1458700500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  194710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18708.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.13                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37459.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       660.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       277.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    662.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    27697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68070.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              17109640800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               9335617500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             50816422800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21379010400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106623672480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         722451697830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         345740358000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1273456419810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            780.089146                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    384513250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     126100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3265718000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              17588052720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               9596655750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             51704000400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21811718880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106623672480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         734110087950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         335513700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1276947888180                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            782.227937                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    277417750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     126100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3372180500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      19170                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7513     49.45%     49.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.05%     49.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.03%     49.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7667     50.47%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15192                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7511     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.05%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.03%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7511     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15034                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2734950500     72.07%     72.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7946500      0.21%     72.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4659000      0.12%     72.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1047303500     27.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           3794859500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999734                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.979653                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.989600                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          2      6.25%      9.38% # number of syscalls executed
system.cpu.kern.syscall::4                          5     15.62%     25.00% # number of syscalls executed
system.cpu.kern.syscall::6                          4     12.50%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.12%     40.62% # number of syscalls executed
system.cpu.kern.syscall::19                         2      6.25%     46.88% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.12%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         4     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.12%     65.62% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.12%     68.75% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.12%     71.88% # number of syscalls executed
system.cpu.kern.syscall::71                         5     15.62%     87.50% # number of syscalls executed
system.cpu.kern.syscall::73                         2      6.25%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.12%     96.88% # number of syscalls executed
system.cpu.kern.syscall::130                        1      3.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     32                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   128      0.79%      0.79% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.04%      0.83% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14959     92.29%     93.11% # number of callpals executed
system.cpu.kern.callpal::rdps                      17      0.10%     93.22% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     93.23% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     93.23% # number of callpals executed
system.cpu.kern.callpal::rti                      221      1.36%     94.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   51      0.31%     94.91% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.06%     94.97% # number of callpals executed
system.cpu.kern.callpal::rdunique                 816      5.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16209                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               349                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 210                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   210                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.601719                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.751342                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2885393500     76.03%     76.03% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            909466000     23.97%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      128                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             40920                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1113044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             41432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.864356                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4987512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4987512                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       711691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          711691                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       335889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         335889                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        19111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19111                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        20299                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20299                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1047580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1047580                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1047580                       # number of overall hits
system.cpu.dcache.overall_hits::total         1047580                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        71510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        76393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76393                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1754                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1754                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       147903                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147903                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       147903                       # number of overall misses
system.cpu.dcache.overall_misses::total        147903                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4645192999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4645192999                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4930584310                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4930584310                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    116284500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    116284500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   9575777309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9575777309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   9575777309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9575777309                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       783201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       783201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       412282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        20865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        20300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1195483                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1195483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1195483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1195483                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.091305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091305                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.185293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.185293                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084064                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084064                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000049                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000049                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.123718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.123718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.123718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.123718                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 64958.649126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64958.649126                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64542.357415                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64542.357415                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 66296.750285                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66296.750285                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 64743.631360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64743.631360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 64743.631360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64743.631360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       395433                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          637                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7881                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.175485                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   318.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        27347                       # number of writebacks
system.cpu.dcache.writebacks::total             27347                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        47031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47031                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        60958                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60958                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          744                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          744                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       107989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       107989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107989                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        24479                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24479                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        15435                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15435                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1010                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1010                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        39914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        39914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39914                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          136                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          136                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          436                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1444561001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1444561001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    993258029                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    993258029                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     59153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     59153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2437819030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2437819030                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2437819030                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2437819030                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67448500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67448500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     30407500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     30407500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97856000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97856000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.037438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.048406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000049                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.033387                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033387                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.033387                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033387                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 59012.255443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59012.255443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 64351.022287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64351.022287                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 58567.574257                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58567.574257                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61076.790850                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61076.790850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61076.790850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61076.790850                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224828.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224828.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223584.558824                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223584.558824                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224440.366972                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224440.366972                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             18817                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.899455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              896624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.387501                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.899455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1572441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1572441                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       754653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          754653                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       754653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           754653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       754653                       # number of overall hits
system.cpu.icache.overall_hits::total          754653                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        22154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22154                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        22154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        22154                       # number of overall misses
system.cpu.icache.overall_misses::total         22154                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1437304985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1437304985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1437304985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1437304985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1437304985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1437304985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       776807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       776807                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       776807                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       776807                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       776807                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       776807                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.028519                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028519                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.028519                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028519                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.028519                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028519                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 64877.899476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64877.899476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 64877.899476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64877.899476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 64877.899476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64877.899476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2879                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.410714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3328                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3328                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3328                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3328                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3328                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3328                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        18826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18826                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        18826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        18826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18826                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1212990762                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1212990762                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1212990762                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1212990762                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1212990762                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1212990762                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.024235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.024235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024235                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64431.677574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64431.677574                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64431.677574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64431.677574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64431.677574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64431.677574                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 136                       # Transaction distribution
system.iobus.trans_dist::WriteResp                136                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                16000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              736000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     40855                       # number of replacements
system.l2.tags.tagsinuse                 16262.385021                       # Cycle average of tags in use
system.l2.tags.total_refs                      389046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.820223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5828.375173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          7.499425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   451.441245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9975.069178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.355736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.027554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.608830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992577                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1449544                       # Number of tag accesses
system.l2.tags.data_accesses                  1449544                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         4921                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10094                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15015                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27347                       # number of Writeback hits
system.l2.Writeback_hits::total                 27347                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         5659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5659                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          4921                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15753                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20674                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         4921                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15753                       # number of overall hits
system.l2.overall_hits::total                   20674                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        13895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        15393                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29288                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         9774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9774                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        13895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        25167                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        13895                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        25167                       # number of overall misses
system.l2.overall_misses::total                 39062                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1142349500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1370582500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2512932000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    916265250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     916265250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1142349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2286847750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3429197250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1142349500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2286847750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3429197250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        18816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        25487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44303                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27347                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27347                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        15433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15433                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        18816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        40920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59736                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        18816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        40920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59736                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.738467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.603955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.661084                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.633318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.633318                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.738467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.615029                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.653911                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.738467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.615029                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.653911                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82212.990284                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89039.336062                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85800.737503                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 15999.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15999.500000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 93745.165746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93745.165746                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82212.990284                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90866.918981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87788.573294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82212.990284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90866.918981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87788.573294                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16400                       # number of writebacks
system.l2.writebacks::total                     16400                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        13895                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        15393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29288                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         9774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9774                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        13895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        25167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        13895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        25167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39062                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          136                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          136                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          436                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    968017000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1177876000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2145893000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    795036750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    795036750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    968017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1972912750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2940929750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    968017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1972912750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2940929750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63248500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63248500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28639500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28639500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91888000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91888000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.738467                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.603955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.661084                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.633318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.633318                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.738467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.615029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653911                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.738467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.615029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.653911                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69666.570709                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 76520.236471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73268.676591                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 81342.004297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81342.004297                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69666.570709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78392.845790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75288.765296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69666.570709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78392.845790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75288.765296                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210828.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210828.333333                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210584.558824                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210584.558824                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210752.293578                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210752.293578                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               29588                       # Transaction distribution
system.membus.trans_dist::ReadResp              29589                       # Transaction distribution
system.membus.trans_dist::WriteReq                136                       # Transaction distribution
system.membus.trans_dist::WriteResp               136                       # Transaction distribution
system.membus.trans_dist::Writeback             16400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9774                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9774                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        94529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        95401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  95401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3549632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3550208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3550208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             55900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   55900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               55900                       # Request fanout histogram
system.membus.reqLayer0.occupancy              675000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           132515500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy          208704748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1576211                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1351702                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        26435                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1154216                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          359562                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     31.152055                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           81203                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          769                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               869711                       # DTB read hits
system.switch_cpus.dtb.read_misses               6335                       # DTB read misses
system.switch_cpus.dtb.read_acv                    24                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           176269                       # DTB read accesses
system.switch_cpus.dtb.write_hits              482880                       # DTB write hits
system.switch_cpus.dtb.write_misses              2456                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           93225                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1352591                       # DTB hits
system.switch_cpus.dtb.data_misses               8791                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses           269494                       # DTB accesses
system.switch_cpus.itb.fetch_hits              268119                       # ITB hits
system.switch_cpus.itb.fetch_misses              2046                       # ITB misses
system.switch_cpus.itb.fetch_acv                   85                       # ITB acv
system.switch_cpus.itb.fetch_accesses          270165                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  7550678                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1277104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                6666087                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1576211                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       440765                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               4766838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          106260                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                145                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        59108                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            776810                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         19232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      6157653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.082569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.495640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4984642     80.95%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            93531      1.52%     82.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            99113      1.61%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           104914      1.70%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           149981      2.44%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            54108      0.88%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            70307      1.14%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            41174      0.67%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           559883      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6157653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.208751                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.882846                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           942351                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4222920                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            835422                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        106367                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          50593                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        74423                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2595                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        5663089                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7496                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          50593                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          1009722                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          843994                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2942199                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            871499                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        439646                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        5381305                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9391                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          37323                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          15980                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         220478                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3905727                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       6860554                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      6848541                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        10796                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3170184                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           735542                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       161229                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22586                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            773263                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       898546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       521833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       170697                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        61667                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4965334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       212264                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           4790991                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3743                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       991264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       458558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       143185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      6157653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.778055                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.578879                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4397636     71.42%     71.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       642450     10.43%     81.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       342745      5.57%     87.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       249937      4.06%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       217689      3.54%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       117437      1.91%     96.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        96510      1.57%     98.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        69753      1.13%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23496      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6157653                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           35516     30.48%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          52214     44.81%     75.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         28804     24.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1989      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3266337     68.18%     68.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11525      0.24%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         5052      0.11%     68.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     68.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2249      0.05%     68.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     68.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          993      0.02%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       921324     19.23%     87.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       490719     10.24%     98.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        90800      1.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        4790991                       # Type of FU issued
system.switch_cpus.iq.rate                   0.634511                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              116534                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024324                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     15827336                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6157403                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4649776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        32575                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        16583                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        15947                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4889024                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           16512                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        26529                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       164300                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5198                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        88894                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3026                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          50593                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          391105                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        237000                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      5243062                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         7658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        898546                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       521833                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       177968                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        232849                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         5198                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        11632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        34392                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        46024                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       4738321                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        878408                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        52669                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 65464                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1364234                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           655903                       # Number of branches executed
system.switch_cpus.iew.exec_stores             485826                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.627536                       # Inst execution rate
system.switch_cpus.iew.wb_sent                4681717                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               4665723                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2666169                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           3450003                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.617921                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772802                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       987556                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        69080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        43068                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      5997547                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.705208                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.782936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4574252     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       658164     10.97%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       241285      4.02%     91.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        98644      1.64%     92.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        93097      1.55%     94.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        44238      0.74%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        36444      0.61%     95.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        30773      0.51%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       220650      3.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5997547                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      4229519                       # Number of instructions committed
system.switch_cpus.commit.committedOps        4229519                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1167185                       # Number of memory references committed
system.switch_cpus.commit.loads                734246                       # Number of loads committed
system.switch_cpus.commit.membars               31756                       # Number of memory barriers committed
system.switch_cpus.commit.branches             586609                       # Number of branches committed
system.switch_cpus.commit.fp_insts              15645                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           4078597                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        65572                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        45168      1.07%      1.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2875029     67.98%     69.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10926      0.26%     69.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     69.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5042      0.12%     69.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     69.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2246      0.05%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     69.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          993      0.02%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       766002     18.11%     87.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       433311     10.24%     97.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        90800      2.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      4229519                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        220650                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10955467                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            10594848                       # The number of ROB writes
system.switch_cpus.timesIdled                   14131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1393025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             4186339                       # Number of Instructions Simulated
system.switch_cpus.committedOps               4186339                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.803647                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.803647                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.554432                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.554432                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          6256015                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3535308                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             10602                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            10259                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          157179                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          86785                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44613                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44614                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               136                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              136                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            27347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15433                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        37643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       110069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                147712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1204288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4369664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5573952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              10                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            87534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  87534    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           71182000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31008738                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65825001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
