--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Pong.twx Pong.ncd -o Pong.twr Pong.pcf -ucf mojoV3.ucf

Design file:              Pong.ncd
Physical constraint file: Pong.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLOCK_50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out1<0>     |         6.469(R)|      SLOW  |         3.006(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<1>     |         6.474(R)|      SLOW  |         3.011(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<2>     |         6.344(R)|      SLOW  |         2.881(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<3>     |         6.279(R)|      SLOW  |         2.816(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<4>     |         6.272(R)|      SLOW  |         2.809(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<5>     |         6.276(R)|      SLOW  |         2.813(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out1<6>     |         6.283(R)|      SLOW  |         2.820(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<0>     |         6.469(R)|      SLOW  |         3.006(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<1>     |         6.474(R)|      SLOW  |         3.011(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<2>     |         6.344(R)|      SLOW  |         2.881(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<3>     |         6.279(R)|      SLOW  |         2.816(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<4>     |         6.272(R)|      SLOW  |         2.809(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<5>     |         6.276(R)|      SLOW  |         2.813(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
out2<6>     |         6.283(R)|      SLOW  |         2.820(R)|      FAST  |CLOCK_50_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50       |    2.178|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |VGA_B<1>       |    7.543|
SW<1>          |VGA_B<2>       |    8.344|
SW<2>          |VGA_B<3>       |    9.429|
SW<3>          |VGA_G<1>       |    7.246|
SW<4>          |VGA_G<2>       |    6.649|
SW<5>          |VGA_G<3>       |    6.997|
SW<6>          |VGA_R<1>       |    9.617|
SW<7>          |VGA_R<2>       |    9.285|
SW<8>          |VGA_R<3>       |    9.715|
---------------+---------------+---------+


Analysis completed Mon Jun 26 23:04:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



