A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     09/04/2018 09:54:48 PAGE     1


MACRO ASSEMBLER A51 V8.2.5.0
OBJECT MODULE PLACED IN .\Objects\OPTIONS_SN8F5708.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE OPTIONS_SN8F5708.A51 SET(SMALL) DEBUG PRINT(.\Listings\OPTIONS_SN8F5708
                      .lst) OBJECT(.\Objects\OPTIONS_SN8F5708.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 

                       2     ;------------------------------------------------------------------------------

                       3     ;

                       4     ;  Copyright (c) 2015 SONiX Technology Co., Ltd.

                       5     ;  Version 1.0 - SN8F5708, SN8F5707, SN8F5705

                       6     ;

                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***

                       8     ;------------------------------------------------------------------------------

                       9     ;

                      10     ;  This preference, such as watchdog, external reset pin, and clock source, is preloaded 

                      11     ;  during the microcontroller's power-on. It is strongly recommanded to use configuration 

                      12     ;  wizard to set these parameters up appropriately.

                      13     ;

                      14     ;------------------------------------------------------------------------------

                      15     ;

                      16     ;   <o> Program Memory Security <0x00=> Enable <0x01=> Disable

                      17     ;   <i> The debug interface cannot read program memory if this security option is enable.

                      18     ;   <i> Erase All Program Memory Action can be proformmed.

  0001                19         SECURITY_SET    EQU     0x01

                      20     ;

                      21     ;   <o.1..3> CPU Clock Source <0x00=> X'tal 4 MHz <0x01=> X'tal 12 MHz <0x02=> External Clo
                             ck <0x03=> IHRC 32 MHz with RTC <0x07=> IHRC 32 MHz

                      22     ;   <i> X'tal 4 MHz: off-chip crystal between 1 MHz and 8 MHz.

                      23     ;   <i> X'tal 12 MHz: off-chip crystal between 8 MHz and 16 MHz.

                      24     ;   <i> External Clock: external clock input from XIN pin.

                      25     ;   <i> IHRC 32 MHz: on-chip internal clock with or without Timer 0 real time clock.

  000E                26         CLOCKSRC_SET    EQU     0x0E

                      27     ;

                      28     ;   <o> Noise Filter <0x01=> Disable <0x00=> Enable

  0000                29         NOISEFILT_SET   EQU     0x00

                      30     ;   <h> Reset Sources

                      31     ;       <o.1..2> VDD Voltage (Low Voltage Detection) <0x00=> LVD_Max <0x01=> LVD_H <0x02=> 
                             LVD_M <0x03=> LVD_L

                      32     ;       <i> LVD_Max: 3.3 V or below triggers reset.

                      33     ;       <i> LVD_H: 2.4 V or below triggers reset with LVD33 indicator.

                      34     ;       <i> LVD_M: 1.8 V or below triggers reset with LVD24 indicator.

                      35     ;       <i> LVD_L: 1.8 V or below triggers reset.

  0006                36             LVDMODE_SET     EQU     0x06

                      37     ;

                      38     ;       <o.4> External Reset / GPIO Shared Pin  <0x00=> Reset  <0x01=> GPIO

                      39     ;       <i> Reset: Triggers reset if this pin is pulled low.

                      40     ;       <i> GPIO: The shared pin is reserved for general purpose input/output.

  0010                41             RESETPIN_SET    EQU     0x10

                      42     ;

                      43     ;       <o.4..7> Watchdog <0x00=> Always <0x05=> Enable <0x0A=> Disable

                      44     ;       <i> Always: Trun on watchdog function including Normal, IDLE, and SLEEP mode.

                      45     ;       <i> Enable: Turn on watchdog function only in Normal mode.

                      46     ;       <i> Disable: Turn off watchdog function.

  0050                47             WATCHDOG_SET    EQU     0x50

                      48     ;

                      49     ;       <o.6..7> Watchdog Overflow Period <0x00=> 64 ms <0x01=> 128 ms <0x02=> 256 ms <0x03
                             => 512 ms

                      50     ;       <i> The watchdog overflow period is based on Internal Low R-C Clock which has a gen
                             tle inaccuracy.

  00C0                51             WATCHCLK_SET    EQU     0xC0

                      52     ;   </h>

                      53     

A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     09/04/2018 09:54:48 PAGE     2

                      54     

----                  55         CSEG    AT      0x3FFB

3FFB FC               56         DB      0xFC + NOISEFILT_SET + (NOISEFILT_SET << 1)

3FFC D6               57         DB      WATCHCLK_SET + RESETPIN_SET + LVDMODE_SET + NOISEFILT_SET

3FFD 5A               58         DB      0x5A

3FFE A5               59         DB      0xA5

3FFF 5F               60         DB      WATCHDOG_SET + CLOCKSRC_SET + SECURITY_SET

                      61         END

A51 MACRO ASSEMBLER  OPTIONS_SN8F5708                                                     09/04/2018 09:54:48 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

CLOCKSRC_SET . . .  N NUMB   000EH   A   
LVDMODE_SET. . . .  N NUMB   0006H   A   
NOISEFILT_SET. . .  N NUMB   0000H   A   
RESETPIN_SET . . .  N NUMB   0010H   A   
SECURITY_SET . . .  N NUMB   0001H   A   
WATCHCLK_SET . . .  N NUMB   00C0H   A   
WATCHDOG_SET . . .  N NUMB   0050H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
