<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2023, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
<ip_presets schema="1.0">

	<ip_preset preset_proc_name="ps_pmc_fixed_io_preset"> 
          <ip vendor="xilinx.com" library="ip" name="versal_cips" version="*" ip_interface="FIXED_IO"> 
	       <user_parameters>
	          <user_parameter name="CONFIG.PS_PMC_CONFIG" value="PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_SD1 {{CD_ENABLE 1} {POW_ENABLE 1} {WP_ENABLE 1} } PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_SLOT_TYPE {SD 3.0} PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PMC_REF_CLK_FREQMHZ 33.3333 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI1_ENABLE 1  PS_GEN_IPI2_ENABLE 1  PS_GEN_IPI3_ENABLE 1  PS_GEN_IPI4_ENABLE 1  PS_GEN_IPI5_ENABLE 1  PS_GEN_IPI6_ENABLE 1 PS_PCIE_RESET {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}}"/>
		</user_parameters>
	      </ip> 
		
	</ip_preset>	


	<ip_preset preset_proc_name="ddr4_c0_preset"> 
		<ip vendor="xilinx.com" library="ip" name="axi_noc" version="*"> 
			<user_parameters>
				<user_parameter name="CONFIG.CONTROLLERTYPE" value="DDR4_SDRAM"/>  
				<user_parameter name="CONFIG.MC_NO_CHANNELS" value="Single"/>  
				<user_parameter name="CONFIG.MC_SYSTEM_CLOCK" value="Differential"/>  
			    <!-- <user_parameter name="CONFIG.NUM_MC" value="2"/>   -->
				<user_parameter name="CONFIG.MC_MEMORY_SPEEDGRADE" value="DDR4-3200AA(22-22-22)"/>	
				<user_parameter name="CONFIG.MC_COMPONENT_WIDTH" value="x8"/> 
				<!-- <user_parameter name="CONFIG.MC_DATAWIDTH" value="72"/>   -->
				<user_parameter name="CONFIG.MC_INPUTCLK0_PERIOD" value="5000"/>		
				<user_parameter name="CONFIG.MC_INTERLEAVE_SIZE" value="128"/>
				<user_parameter name="CONFIG.MC_STACKHEIGHT" value="1"/>
                <user_parameter name="CONFIG.MC_MEMORY_DEVICETYPE" value="UDIMMs"/>
                <user_parameter name="CONFIG.MC_ROWADDRESSWIDTH" value="16"/>
                <user_parameter name="CONFIG.MC_RANK" value="1"/>     
		   </user_parameters>
		</ip>
	</ip_preset>
	
	 
  
	<ip_preset preset_proc_name="pcie_refclk_preset">
		<ip vendor="xilinx.com" library="ip" name="util_ds_buf">
		    <user_parameters>
				<user_parameter name="CONFIG.C_BUF_TYPE" value="IBUFDSGTE" />
				<user_parameter name="CONFIG.C_SIZE" value="1" />
		    </user_parameters>
		</ip>
	</ip_preset>
	  

  
	<ip_preset preset_proc_name="sysclk0_preset">
	
		<ip vendor="xilinx.com" library="ip" name="clk_wiz" ip_interface="CLK_IN1_D">
			<user_parameters>
			  <user_parameter name="CONFIG.PRIM_IN_FREQ" value="200"/> 
			  <user_parameter name="CONFIG.PRIM_SOURCE" value="Differential_clock_capable_pin"/> 
			</user_parameters>
		</ip>
		
		<ip vendor="xilinx.com" library="ip" name="util_ds_buf">
			<user_parameters>
				<user_parameter name="CONFIG.C_BUF_TYPE" value="IBUFDS" />
				<user_parameter name="CONFIG.C_SIZE" value="1" />
			</user_parameters>
		</ip>
	</ip_preset>
  
	

</ip_presets>
