
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.1
// timestamp : Fri Sep 22 00:56:54 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf  /riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf  /riscv-ctg/sample_cgfs/zimop.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the mop.r.1 instruction of the RISC-V RV64Zimop extension for the mop.r.1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IZimop")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*Zimop.*);def TEST_CASE_1=True;",mop.r.1)

RVTEST_SIGBASE(x3,signature_x3_1)

inst_0:
// rs1 == rd, rs1==x30, rd==x30, imm_val == (-2**(12-1)), rs1_val != imm_val, rs1_val < 0 and imm_val < 0
// opcode: mop.r.1 ; op1:x30; dest:x30; op1val:-0x10001;  immval:-0x800
TEST_R_OP( mop.r.1, x30, x30, 0, -0x10001, x3, 0*XLEN/8, x18)

inst_1:
// rs1 != rd, rs1==x11, rd==x16, imm_val == (2**(12-1)-1), rs1_val > 0 and imm_val > 0
// opcode: mop.r.1 ; op1:x11; dest:x16; op1val:0x100000;  immval:0x7ff
TEST_R_OP( mop.r.1, x16, x11, 0, 0x100000, x3, 1*XLEN/8, x18)

inst_2:
// rs1==x29, rd==x1, imm_val == 0, 
// opcode: mop.r.1 ; op1:x29; dest:x1; op1val:0x20;  immval:0x0
TEST_R_OP( mop.r.1, x1, x29, 0, 0x20, x3, 2*XLEN/8, x18)

inst_3:
// rs1==x14, rd==x17, imm_val == 1, 
// opcode: mop.r.1 ; op1:x14; dest:x17; op1val:0x2000000000;  immval:0x1
TEST_R_OP( mop.r.1, x17, x14, 0, 0x2000000000, x3, 3*XLEN/8, x18)

inst_4:
// rs1==x24, rd==x29, rs1_val < 0 and imm_val > 0, 
// opcode: mop.r.1 ; op1:x24; dest:x29; op1val:-0x5555555555555556;  immval:0x2
TEST_R_OP( mop.r.1, x29, x24, 0, -0x5555555555555556, x3, 4*XLEN/8, x18)

inst_5:
// rs1==x7, rd==x6, rs1_val == (-2**(xlen-1)), 
// opcode: mop.r.1 ; op1:x7; dest:x6; op1val:-0x8000000000000000;  immval:0x555
TEST_R_OP( mop.r.1, x6, x7, 0, -0x8000000000000000, x3, 5*XLEN/8, x18)

inst_6:
// rs1==x28, rd==x25, rs1_val == (2**(xlen-1)-1), rs1_val > 0 and imm_val < 0
// opcode: mop.r.1 ; op1:x28; dest:x25; op1val:0x7fffffffffffffff;  immval:-0xa
TEST_R_OP( mop.r.1, x25, x28, 0, 0x7fffffffffffffff, x3, 6*XLEN/8, x18)

inst_7:
// rs1==x26, rd==x20, rs1_val == 0, 
// opcode: mop.r.1 ; op1:x26; dest:x20; op1val:0x0;  immval:-0xa
TEST_R_OP( mop.r.1, x20, x26, 0, 0x0, x3, 7*XLEN/8, x18)

inst_8:
// rs1==x9, rd==x10, rs1_val == 1, 
// opcode: mop.r.1 ; op1:x9; dest:x10; op1val:0x1;  immval:0x6
TEST_R_OP( mop.r.1, x10, x9, 0, 0x1, x3, 8*XLEN/8, x18)

inst_9:
// rs1==x0, rd==x31, rs1_val == imm_val, 
// opcode: mop.r.1 ; op1:x0; dest:x31; op1val:0x0;  immval:-0x11
TEST_R_OP( mop.r.1, x31, x0, 0, 0x0, x3, 9*XLEN/8, x18)

inst_10:
// rs1==x15, rd==x7, 
// opcode: mop.r.1 ; op1:x15; dest:x7; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x7, x15, 0, 0x0, x3, 10*XLEN/8, x18)

inst_11:
// rs1==x31, rd==x5, 
// opcode: mop.r.1 ; op1:x31; dest:x5; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x5, x31, 0, 0x0, x3, 11*XLEN/8, x18)

inst_12:
// rs1==x19, rd==x4, 
// opcode: mop.r.1 ; op1:x19; dest:x4; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x4, x19, 0, 0x0, x3, 12*XLEN/8, x18)

inst_13:
// rs1==x12, rd==x9, 
// opcode: mop.r.1 ; op1:x12; dest:x9; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x9, x12, 0, 0x0, x3, 13*XLEN/8, x18)

inst_14:
// rs1==x25, rd==x24, 
// opcode: mop.r.1 ; op1:x25; dest:x24; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x24, x25, 0, 0x0, x3, 14*XLEN/8, x18)

inst_15:
// rs1==x20, rd==x14, 
// opcode: mop.r.1 ; op1:x20; dest:x14; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x14, x20, 0, 0x0, x3, 15*XLEN/8, x18)

inst_16:
// rs1==x16, rd==x2, 
// opcode: mop.r.1 ; op1:x16; dest:x2; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x2, x16, 0, 0x0, x3, 16*XLEN/8, x18)

inst_17:
// rs1==x6, rd==x13, 
// opcode: mop.r.1 ; op1:x6; dest:x13; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x13, x6, 0, 0x0, x3, 17*XLEN/8, x18)

inst_18:
// rs1==x23, rd==x19, 
// opcode: mop.r.1 ; op1:x23; dest:x19; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x19, x23, 0, 0x0, x3, 18*XLEN/8, x18)

inst_19:
// rs1==x27, rd==x8, 
// opcode: mop.r.1 ; op1:x27; dest:x8; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x8, x27, 0, 0x0, x3, 19*XLEN/8, x18)
RVTEST_SIGBASE(x6,signature_x6_0)

inst_20:
// rs1==x3, rd==x15, 
// opcode: mop.r.1 ; op1:x3; dest:x15; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x15, x3, 0, 0x0, x6, 0*XLEN/8, x7)

inst_21:
// rs1==x18, rd==x27, 
// opcode: mop.r.1 ; op1:x18; dest:x27; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x27, x18, 0, 0x0, x6, 1*XLEN/8, x7)

inst_22:
// rs1==x4, rd==x23, 
// opcode: mop.r.1 ; op1:x4; dest:x23; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x23, x4, 0, 0x0, x6, 2*XLEN/8, x7)

inst_23:
// rs1==x8, rd==x12, 
// opcode: mop.r.1 ; op1:x8; dest:x12; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x12, x8, 0, 0x0, x6, 3*XLEN/8, x7)

inst_24:
// rs1==x21, rd==x3, 
// opcode: mop.r.1 ; op1:x21; dest:x3; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x3, x21, 0, 0x0, x6, 4*XLEN/8, x7)

inst_25:
// rs1==x22, rd==x28, 
// opcode: mop.r.1 ; op1:x22; dest:x28; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x28, x22, 0, 0x0, x6, 5*XLEN/8, x7)

inst_26:
// rs1==x5, rd==x0, 
// opcode: mop.r.1 ; op1:x5; dest:x0; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x0, x5, 0, 0x0, x6, 6*XLEN/8, x7)

inst_27:
// rs1==x1, rd==x11, 
// opcode: mop.r.1 ; op1:x1; dest:x11; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x11, x1, 0, 0x0, x6, 7*XLEN/8, x7)

inst_28:
// rs1==x13, rd==x18, 
// opcode: mop.r.1 ; op1:x13; dest:x18; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x18, x13, 0, 0x0, x6, 8*XLEN/8, x7)

inst_29:
// rs1==x17, rd==x21, 
// opcode: mop.r.1 ; op1:x17; dest:x21; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x21, x17, 0, 0x0, x6, 9*XLEN/8, x7)

inst_30:
// rs1==x10, rd==x26, 
// opcode: mop.r.1 ; op1:x10; dest:x26; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x26, x10, 0, 0x0, x6, 10*XLEN/8, x7)

inst_31:
// rs1==x2, rd==x22, 
// opcode: mop.r.1 ; op1:x2; dest:x22; op1val:0x0;  immval:-0x800
TEST_R_OP( mop.r.1, x22, x2, 0, 0x0, x6, 11*XLEN/8, x7)

inst_32:
// rs1_val == imm_val, 
// opcode: mop.r.1 ; op1:x30; dest:x31; op1val:-0x11;  immval:-0x11
TEST_R_OP( mop.r.1, x31, x30, 0, -0x11, x6, 12*XLEN/8, x7)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x3_0:
    .fill 0*((XLEN/8)/4),4,0xdeadbeef


signature_x3_1:
    .fill 20*((XLEN/8)/4),4,0xdeadbeef


signature_x6_0:
    .fill 13*((XLEN/8)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
