Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Dec 28 17:26:14 2017
| Host         : admin5 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file uart_top_timing_summary_routed.rpt -rpx uart_top_timing_summary_routed.rpx
| Design       : uart_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.447        0.000                      0                   52        0.047        0.000                      0                   52        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.447        0.000                      0                   52        0.047        0.000                      0                   52        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_RX_Done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.996ns (29.971%)  route 2.327ns (70.029%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.879     5.641    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  ad2/clkcnt_reg[1]/Q
                         net (fo=6, routed)           1.332     7.492    ad2/clkcnt_reg_n_0_[1]
    SLICE_X109Y50        LUT4 (Prop_lut4_I3_O)        0.152     7.644 f  ad2/O_RX_Done1/O
                         net (fo=7, routed)           0.616     8.259    ad2/O_RX_Done1_n_0
    SLICE_X109Y48        LUT4 (Prop_lut4_I0_O)        0.326     8.585 r  ad2/__5/i_/O
                         net (fo=1, routed)           0.379     8.965    ad2/__5/i__n_0
    SLICE_X108Y48        FDRE                                         r  ad2/O_RX_Done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.698    15.181    ad2/clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  ad2/O_RX_Done_reg/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X108Y48        FDRE (Setup_fdre_C_CE)      -0.169    15.412    ad2/O_RX_Done_reg
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_RX_Active_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.996ns (30.595%)  route 2.259ns (69.405%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.879     5.641    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  ad2/clkcnt_reg[1]/Q
                         net (fo=6, routed)           1.332     7.492    ad2/clkcnt_reg_n_0_[1]
    SLICE_X109Y50        LUT4 (Prop_lut4_I3_O)        0.152     7.644 f  ad2/O_RX_Done1/O
                         net (fo=7, routed)           0.337     7.980    ad2/O_RX_Done1_n_0
    SLICE_X109Y48        LUT6 (Prop_lut6_I0_O)        0.326     8.306 r  ad2/__3/i_/O
                         net (fo=1, routed)           0.591     8.897    ad2/__3/i__n_0
    SLICE_X109Y48        FDRE                                         r  ad2/O_RX_Active_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.698    15.181    ad2/clk_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  ad2/O_RX_Active_reg/C
                         clock pessimism              0.435    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X109Y48        FDRE (Setup_fdre_C_CE)      -0.205    15.376    ad2/O_RX_Active_reg
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.996ns (29.934%)  route 2.331ns (70.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.879     5.641    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.518     6.159 f  ad2/clkcnt_reg[1]/Q
                         net (fo=6, routed)           1.332     7.492    ad2/clkcnt_reg_n_0_[1]
    SLICE_X109Y50        LUT4 (Prop_lut4_I3_O)        0.152     7.644 r  ad2/O_RX_Done1/O
                         net (fo=7, routed)           0.999     8.643    ad2/O_RX_Done1_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I4_O)        0.326     8.969 r  ad2/index[2]_i_1/O
                         net (fo=1, routed)           0.000     8.969    ad2/index[2]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[2]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)        0.031    15.573    ad2/index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 ad1/bitind_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad1/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.091ns (31.977%)  route 2.321ns (68.023%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.869     5.631    ad1/clk_IBUF_BUFG
    SLICE_X111Y52        FDRE                                         r  ad1/bitind_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  ad1/bitind_reg[1]/Q
                         net (fo=5, routed)           1.402     7.489    ad1/bitind_reg_n_0_[1]
    SLICE_X112Y66        LUT6 (Prop_lut6_I2_O)        0.124     7.613 r  ad1/o_TX_Serial_i_4/O
                         net (fo=1, routed)           0.000     7.613    ad1/o_TX_Serial_i_4_n_0
    SLICE_X112Y66        MUXF7 (Prop_muxf7_I1_O)      0.214     7.827 r  ad1/o_TX_Serial_reg_i_2/O
                         net (fo=1, routed)           0.919     8.746    ad1/o_TX_Serial_reg_i_2_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I0_O)        0.297     9.043 r  ad1/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     9.043    ad1/o_TX_Serial_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  ad1/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.690    15.172    ad1/clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  ad1/o_TX_Serial_reg/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X112Y50        FDRE (Setup_fdre_C_D)        0.077    15.648    ad1/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         15.648    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.766ns (25.547%)  route 2.232ns (74.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.867     5.629    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  ad2/clkcnt_reg[2]/Q
                         net (fo=10, routed)          1.006     7.153    ad2/clkcnt_reg_n_0_[2]
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.277 r  ad2/O_Reg[7]_i_3/O
                         net (fo=8, routed)           0.703     7.980    ad2/O_Reg[7]_i_3_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.104 r  ad2/O_Reg[5]_i_1/O
                         net (fo=1, routed)           0.523     8.628    ad2/O_Reg[5]
    SLICE_X112Y49        FDRE                                         r  ad2/O_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  ad2/O_Reg_reg[5]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X112Y49        FDRE (Setup_fdre_C_CE)      -0.169    15.258    ad2/O_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.766ns (25.902%)  route 2.191ns (74.098%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.867     5.629    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  ad2/clkcnt_reg[2]/Q
                         net (fo=10, routed)          1.006     7.153    ad2/clkcnt_reg_n_0_[2]
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.277 r  ad2/O_Reg[7]_i_3/O
                         net (fo=8, routed)           0.862     8.138    ad2/O_Reg[7]_i_3_n_0
    SLICE_X111Y47        LUT6 (Prop_lut6_I0_O)        0.124     8.262 r  ad2/O_Reg[7]_i_1/O
                         net (fo=1, routed)           0.324     8.587    ad2/O_Reg[7]
    SLICE_X113Y47        FDRE                                         r  ad2/O_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  ad2/O_Reg_reg[7]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X113Y47        FDRE (Setup_fdre_C_CE)      -0.205    15.222    ad2/O_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.766ns (27.424%)  route 2.027ns (72.576%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.867     5.629    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  ad2/clkcnt_reg[2]/Q
                         net (fo=10, routed)          1.006     7.153    ad2/clkcnt_reg_n_0_[2]
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.277 r  ad2/O_Reg[7]_i_3/O
                         net (fo=8, routed)           0.698     7.975    ad2/O_Reg[7]_i_3_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.099 r  ad2/O_Reg[0]_i_1/O
                         net (fo=1, routed)           0.323     8.423    ad2/O_Reg[0]
    SLICE_X113Y48        FDRE                                         r  ad2/O_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  ad2/O_Reg_reg[0]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X113Y48        FDRE (Setup_fdre_C_CE)      -0.205    15.222    ad2/O_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.766ns (27.981%)  route 1.972ns (72.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.867     5.629    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.518     6.147 r  ad2/clkcnt_reg[2]/Q
                         net (fo=10, routed)          1.006     7.153    ad2/clkcnt_reg_n_0_[2]
    SLICE_X110Y48        LUT3 (Prop_lut3_I0_O)        0.124     7.277 r  ad2/O_Reg[7]_i_3/O
                         net (fo=8, routed)           0.500     7.777    ad2/O_Reg[7]_i_3_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I0_O)        0.124     7.901 r  ad2/O_Reg[6]_i_1/O
                         net (fo=1, routed)           0.466     8.367    ad2/O_Reg[6]
    SLICE_X113Y49        FDRE                                         r  ad2/O_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X113Y49        FDRE                                         r  ad2/O_Reg_reg[6]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X113Y49        FDRE (Setup_fdre_C_CE)      -0.205    15.222    ad2/O_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 ad2/clkcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.996ns (32.641%)  route 2.055ns (67.359%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.879     5.641    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.518     6.159 f  ad2/clkcnt_reg[1]/Q
                         net (fo=6, routed)           1.332     7.492    ad2/clkcnt_reg_n_0_[1]
    SLICE_X109Y50        LUT4 (Prop_lut4_I3_O)        0.152     7.644 r  ad2/O_RX_Done1/O
                         net (fo=7, routed)           0.723     8.367    ad2/O_RX_Done1_n_0
    SLICE_X110Y47        LUT4 (Prop_lut4_I2_O)        0.326     8.693 r  ad2/index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.693    ad2/index[0]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[0]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)        0.029    15.571    ad2/index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 ad1/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/O_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.642ns (22.559%)  route 2.204ns (77.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.869     5.631    ad1/clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  ad1/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  ad1/o_TX_Serial_reg/Q
                         net (fo=8, routed)           1.185     7.334    ad2/a
    SLICE_X108Y48        LUT2 (Prop_lut2_I1_O)        0.124     7.458 r  ad2/O_Reg[7]_i_2/O
                         net (fo=9, routed)           1.019     8.477    ad2/O_Reg[7]_i_2_n_0
    SLICE_X110Y49        FDRE                                         r  ad2/O_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.700    15.183    ad2/clk_IBUF_BUFG
    SLICE_X110Y49        FDRE                                         r  ad2/O_Reg_reg[4]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X110Y49        FDRE (Setup_fdre_C_D)       -0.067    15.360    ad2/O_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ad2/clkcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/clkcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.922%)  route 0.227ns (52.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.640     1.587    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  ad2/clkcnt_reg[0]/Q
                         net (fo=6, routed)           0.227     1.978    ad2/clkcnt_reg_n_0_[0]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.045     2.023 r  ad2/clkcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.023    ad2/clkcnt[3]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.908     2.102    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[3]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.121     1.976    ad2/clkcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ad2/clkcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/clkcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.703%)  route 0.229ns (52.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.640     1.587    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.164     1.751 r  ad2/clkcnt_reg[0]/Q
                         net (fo=6, routed)           0.229     1.980    ad2/clkcnt_reg_n_0_[0]
    SLICE_X108Y50        LUT5 (Prop_lut5_I4_O)        0.045     2.025 r  ad2/clkcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.025    ad2/clkcnt[2]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.908     2.102    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[2]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.120     1.975    ad2/clkcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ad2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/clkcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.872%)  route 0.280ns (60.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.585    ad2/clk_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  ad2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  ad2/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.280     2.006    ad2/state[1]
    SLICE_X108Y49        LUT5 (Prop_lut5_I1_O)        0.045     2.051 r  ad2/clkcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.051    ad2/clkcnt[0]_i_1_n_0
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.911     2.105    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[0]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.121     1.979    ad2/clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ad1/clkcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad1/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.254ns (51.078%)  route 0.243ns (48.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.641     1.588    ad1/clk_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.164     1.752 f  ad1/clkcnt_reg[0]/Q
                         net (fo=5, routed)           0.084     1.836    ad1/clkcnt[0]
    SLICE_X113Y48        LUT4 (Prop_lut4_I1_O)        0.045     1.881 r  ad1/o_TX_Serial0/O
                         net (fo=8, routed)           0.159     2.040    ad1/o_TX_Serial0_n_0
    SLICE_X112Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.085 r  ad1/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.085    ad1/o_TX_Serial_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  ad1/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.911     2.105    ad1/clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  ad1/o_TX_Serial_reg/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.120     1.978    ad1/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ad2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.205%)  route 0.301ns (61.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.640     1.587    ad2/clk_IBUF_BUFG
    SLICE_X109Y49        FDRE                                         r  ad2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  ad2/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.301     2.029    ad2/state[0]
    SLICE_X109Y50        LUT5 (Prop_lut5_I3_O)        0.045     2.074 r  ad2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.074    ad2/FSM_sequential_state[1]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  ad2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.908     2.102    ad2/clk_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  ad2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X109Y50        FDRE (Hold_fdre_C_D)         0.092     1.947    ad2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ad2/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/clkcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.257%)  route 0.337ns (61.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.585    ad2/clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  ad2/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.164     1.749 f  ad2/clkcnt_reg[3]/Q
                         net (fo=10, routed)          0.337     2.086    ad2/clkcnt_reg_n_0_[3]
    SLICE_X108Y49        LUT5 (Prop_lut5_I2_O)        0.045     2.131 r  ad2/clkcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.131    ad2/clkcnt[1]_i_1_n_0
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.911     2.105    ad2/clk_IBUF_BUFG
    SLICE_X108Y49        FDRE                                         r  ad2/clkcnt_reg[1]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.120     1.978    ad2/clkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ad2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad2/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.709%)  route 0.350ns (65.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.638     1.585    ad2/clk_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  ad2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  ad2/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          0.350     2.076    ad2/state[1]
    SLICE_X110Y47        LUT6 (Prop_lut6_I3_O)        0.045     2.121 r  ad2/index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.121    ad2/index[2]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.912     2.106    ad2/clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  ad2/index_reg[2]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.092     1.951    ad2/index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ad1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad1/clkcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.935%)  route 0.373ns (64.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.639     1.586    ad1/clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  ad1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ad1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.373     2.123    ad1/state[0]
    SLICE_X112Y48        LUT5 (Prop_lut5_I4_O)        0.045     2.168 r  ad1/clkcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.168    ad1/clkcnt[1]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.912     2.106    ad1/clk_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[1]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X112Y48        FDRE (Hold_fdre_C_D)         0.121     1.980    ad1/clkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ad1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad1/clkcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.811%)  route 0.375ns (64.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.639     1.586    ad1/clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  ad1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ad1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.375     2.125    ad1/state[0]
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.045     2.170 r  ad1/clkcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.170    ad1/clkcnt[0]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.912     2.106    ad1/clk_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[0]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X112Y48        FDRE (Hold_fdre_C_D)         0.121     1.980    ad1/clkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ad1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad1/clkcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.811%)  route 0.375ns (64.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.639     1.586    ad1/clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  ad1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  ad1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.375     2.125    ad1/state[0]
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.045     2.170 r  ad1/clkcnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.170    ad1/clkcnt[3]_i_2_n_0
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.912     2.106    ad1/clk_IBUF_BUFG
    SLICE_X112Y48        FDRE                                         r  ad1/clkcnt_reg[3]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X112Y48        FDRE (Hold_fdre_C_D)         0.121     1.980    ad1/clkcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y52  ad1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y52  ad1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y52  ad1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y52  ad1/bitind_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y52  ad1/bitind_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y52  ad1/bitind_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  ad1/clkcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  ad1/clkcnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  ad1/clkcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  ad1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/bitind_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/bitind_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  ad1/bitind_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y50  ad1/o_TX_Done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y50  ad1/o_TX_Serial_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  ad1/clkcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  ad1/clkcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y50  ad2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  ad2/clkcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y50  ad2/clkcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  ad1/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/bitind_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y52  ad1/bitind_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  ad1/bitind_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  ad1/clkcnt_reg[0]/C



