var group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ae2b2c6615cfc3ace176edd09ae977391", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#a01c113af09bd6f3f9bfe97bb443db727", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gaab83f5ebd206883ba946130f622e4f1d", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gab3e9566c2f813a2f928af2dcb92f367d", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga17a3c8a773c6988d40a1b6b282b7da82", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga608ceebc6d72cc7c02800cb85994894c", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga339b279d99a943f8f77be0451401a4f5", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga076bd9dbbd7a7cdaa3da39386df5086d", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga71b9cae3c46b1a2d7f1c203eb04c7a59", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gaa83e8332469d36a0cea28d3e705d43fa", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gae928d7bae3dd8cc39f5ebfcc65033b84", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gaef9bca609adbaf8cf9cd2eaf8ea0f3c3", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gac16facef9af3e2ceb2b485654fc308e1", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga928fffcf94e3155f00ebd0ef99bce6d4", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga7b28cacf6d27aad0f0ebb56dfa2b2074", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga7f1b0d9d1ec5a4e749132070b97fd59d", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga462e226802460c56b4f92b4b864c2523", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gaa88242e364a5d6e66a7d84662fdf564a", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#gae6ac9962e1a2d86d46a50529ecf20305", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga472a77e952fff050393a6803cb3ddd1c", null ],
    [ "ALT_PINMUX_FPGA_NAND_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html#ga07ac0854dc0c4888ffa02921e5c8b22e", null ]
];