{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668730168139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668730168140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 18:09:28 2022 " "Processing started: Thu Nov 17 18:09:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668730168140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730168140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica9 -c practica9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica9 -c practica9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730168140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668730168531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668730168531 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" practica9.vhd(38) " "VHDL syntax error at practica9.vhd(38) near text \"PROCESS\";  expecting \"if\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177274 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"TYPE\";  expecting \":=\", or \"<=\" practica9.vhd(43) " "VHDL syntax error at practica9.vhd(43) near text \"TYPE\";  expecting \":=\", or \"<=\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"!\", or \"=>\" practica9.vhd(43) " "VHDL syntax error at practica9.vhd(43) near text \")\";  expecting \"!\", or \"=>\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VARIABLE\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement practica9.vhd(44) " "VHDL syntax error at practica9.vhd(44) near text \"VARIABLE\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement practica9.vhd(45) " "VHDL syntax error at practica9.vhd(45) near text \"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" practica9.vhd(64) " "VHDL syntax error at practica9.vhd(64) near text \"PROCESS\";  expecting \"if\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" practica9.vhd(67) " "VHDL syntax error at practica9.vhd(67) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" practica9.vhd(92) " "VHDL syntax error at practica9.vhd(92) near text \"PROCESS\";  expecting \"if\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement practica9.vhd(95) " "VHDL syntax error at practica9.vhd(95) near text \"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SELECT\";  expecting \":=\", or \"<=\" practica9.vhd(95) " "VHDL syntax error at practica9.vhd(95) near text \"SELECT\";  expecting \":=\", or \"<=\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" practica9.vhd(96) " "VHDL syntax error at practica9.vhd(96) near text \"WHEN\";  expecting \";\"" {  } { { "practica9.vhd" "" { Text "C:/Users/DELL/Documents/Proyectos/Lab_VLSI/practica-9/original/practica9.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica9.vhd 0 0 " "Found 0 design units, including 0 entities, in source file practica9.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668730177373 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 18:09:37 2022 " "Processing ended: Thu Nov 17 18:09:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668730177373 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668730177373 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668730177373 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730177373 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668730178048 ""}
