INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4lite_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4lite_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_slv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_slv
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/axi4s_video_mst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4s_video_mst
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/ce_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ce_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0_1/v_tc_0/demo_tb/tb_v_tc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_gen
INFO: [VRFC 10-311] analyzing module tb_v_tc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/Disp_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disp_Counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol PixelClk, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:48]
WARNING: [VRFC 10-2938] 'PixelClk' is already implicitly declared on line 48 [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv:74]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/imports/new/Display_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_gen
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waddr' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv:14]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wr_vram' is not allowed [H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/pattern_gen.sv:15]
