// Seed: 3634476268
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    output wor id_17,
    input supply1 id_18
    , id_22,
    output wand id_19,
    output wire id_20
);
  assign id_11 = 1;
  assign id_1  = 1'b0 - 1'd0;
  wire id_23;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri1 id_11
    , id_19,
    input supply0 id_12,
    input wor id_13,
    input wor id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17
);
  assign id_4 = 1 && 1 == id_14;
  wire id_20 = id_17;
  tri0 id_21;
  module_0(
      id_0,
      id_11,
      id_14,
      id_8,
      id_3,
      id_3,
      id_14,
      id_7,
      id_14,
      id_16,
      id_12,
      id_4,
      id_9,
      id_4,
      id_0,
      id_20,
      id_12,
      id_7,
      id_1,
      id_8,
      id_8
  );
  wand id_22 = 1;
  wire id_23;
  wor  id_24;
  id_25(
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_0),
      .id_5(),
      .id_6(1 - 1),
      .id_7(),
      .id_8(1 != (id_24)),
      .id_9(1 == ""),
      .id_10(""),
      .id_11(1),
      .id_12(id_4)
  );
  assign id_21 = 1;
  wire id_26;
endmodule
