# Compile of CONF_CONTROL_VERIFICA.v was successful.
# Compile of CONF_CONTROL.v was successful.
# Compile of comm_rs232.vhd was successful.
# Compile of RS232COM.v was successful.
# Compile of REGS_CONF.v was successful.
# Compile of CONTROL.v was successful.
# Compile of MAIN_CONTROL.v was successful.
# Compile of WR_CONTROL.v was successful.
# Compile of RD_CONTROL.v was successful.
# Compile of TB_MAIN_CONTROL.v was successful.
# Compile of TB_WR_CONTROL.v was successful.
# Compile of TB_RD_CONTROL.v was successful.
# Compile of CONF_CONTROL_TB.sv was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.TB_WR_CONTROL
# vsim -gui work.TB_WR_CONTROL 
# Start time: 15:46:41 on May 30,2022
# Loading work.TB_WR_CONTROL
# Loading work.WR_CONTROL
do C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/WR_CONTROL_waves.do
run -all
# Simulation started
# Simulation finished
# ** Note: $stop    : C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v(47)
#    Time: 1410 ns  Iteration: 0  Instance: /TB_WR_CONTROL
# Break in Module TB_WR_CONTROL at C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica5/TB_WR_CONTROL.v line 47
# End time: 16:05:07 on May 30,2022, Elapsed time: 0:18:26
# Errors: 0, Warnings: 0
