

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     143|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      26|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      51|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      51|     241|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_16_1_1_U8  |sparsemux_11_3_16_1_1  |        0|   0|  0|  26|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|   0|  0|  26|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_209_p2   |         +|   0|  0|  20|          13|           7|
    |add_ln40_2_fu_238_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln40_fu_200_p2     |         +|   0|  0|  13|           6|           1|
    |sub_ln41_1_fu_342_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln41_fu_312_p2     |         -|   0|  0|  24|           1|          17|
    |icmp_ln40_1_fu_244_p2  |      icmp|   0|  0|  13|           6|           3|
    |icmp_ln40_fu_194_p2    |      icmp|   0|  0|  13|           6|           5|
    |select_ln40_fu_250_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln41_fu_348_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 143|          42|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i              |   9|          2|    6|         12|
    |ap_sig_allocacmp_phi_mul_load   |   9|          2|   13|         26|
    |ap_sig_allocacmp_phi_urem_load  |   9|          2|    6|         12|
    |i_1_fu_84                       |   9|          2|    6|         12|
    |phi_mul_fu_80                   |   9|          2|   13|         26|
    |phi_urem_fu_76                  |   9|          2|    6|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  72|         16|   52|        104|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_buf_1_addr_reg_396  |   4|   0|    4|          0|
    |data_buf_2_addr_reg_402  |   4|   0|    4|          0|
    |data_buf_3_addr_reg_408  |   4|   0|    4|          0|
    |data_buf_4_addr_reg_414  |   4|   0|    4|          0|
    |data_buf_addr_reg_390    |   4|   0|    4|          0|
    |i_1_fu_84                |   6|   0|    6|          0|
    |phi_mul_fu_80            |  13|   0|   13|          0|
    |phi_urem_fu_76           |   6|   0|    6|          0|
    |trunc_ln40_reg_385       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mem_streaming_Pipeline_VITIS_LOOP_40_1|  return value|
|data_buf_4_address0  |  out|    4|   ap_memory|                              data_buf_4|         array|
|data_buf_4_ce0       |  out|    1|   ap_memory|                              data_buf_4|         array|
|data_buf_4_we0       |  out|    1|   ap_memory|                              data_buf_4|         array|
|data_buf_4_d0        |  out|   16|   ap_memory|                              data_buf_4|         array|
|data_buf_4_address1  |  out|    4|   ap_memory|                              data_buf_4|         array|
|data_buf_4_ce1       |  out|    1|   ap_memory|                              data_buf_4|         array|
|data_buf_4_q1        |   in|   16|   ap_memory|                              data_buf_4|         array|
|data_buf_3_address0  |  out|    4|   ap_memory|                              data_buf_3|         array|
|data_buf_3_ce0       |  out|    1|   ap_memory|                              data_buf_3|         array|
|data_buf_3_we0       |  out|    1|   ap_memory|                              data_buf_3|         array|
|data_buf_3_d0        |  out|   16|   ap_memory|                              data_buf_3|         array|
|data_buf_3_address1  |  out|    4|   ap_memory|                              data_buf_3|         array|
|data_buf_3_ce1       |  out|    1|   ap_memory|                              data_buf_3|         array|
|data_buf_3_q1        |   in|   16|   ap_memory|                              data_buf_3|         array|
|data_buf_2_address0  |  out|    4|   ap_memory|                              data_buf_2|         array|
|data_buf_2_ce0       |  out|    1|   ap_memory|                              data_buf_2|         array|
|data_buf_2_we0       |  out|    1|   ap_memory|                              data_buf_2|         array|
|data_buf_2_d0        |  out|   16|   ap_memory|                              data_buf_2|         array|
|data_buf_2_address1  |  out|    4|   ap_memory|                              data_buf_2|         array|
|data_buf_2_ce1       |  out|    1|   ap_memory|                              data_buf_2|         array|
|data_buf_2_q1        |   in|   16|   ap_memory|                              data_buf_2|         array|
|data_buf_1_address0  |  out|    4|   ap_memory|                              data_buf_1|         array|
|data_buf_1_ce0       |  out|    1|   ap_memory|                              data_buf_1|         array|
|data_buf_1_we0       |  out|    1|   ap_memory|                              data_buf_1|         array|
|data_buf_1_d0        |  out|   16|   ap_memory|                              data_buf_1|         array|
|data_buf_1_address1  |  out|    4|   ap_memory|                              data_buf_1|         array|
|data_buf_1_ce1       |  out|    1|   ap_memory|                              data_buf_1|         array|
|data_buf_1_q1        |   in|   16|   ap_memory|                              data_buf_1|         array|
|data_buf_address0    |  out|    4|   ap_memory|                                data_buf|         array|
|data_buf_ce0         |  out|    1|   ap_memory|                                data_buf|         array|
|data_buf_we0         |  out|    1|   ap_memory|                                data_buf|         array|
|data_buf_d0          |  out|   16|   ap_memory|                                data_buf|         array|
|data_buf_address1    |  out|    4|   ap_memory|                                data_buf|         array|
|data_buf_ce1         |  out|    1|   ap_memory|                                data_buf|         array|
|data_buf_q1          |   in|   16|   ap_memory|                                data_buf|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

