<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='138' type='void llvm::LiveRegUnits::addLiveOuts(const llvm::MachineBasicBlock &amp; MBB)'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOutliner.h' l='147' u='c' c='_ZN4llvm8outliner9Candidate7initLRUERKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='134'>/// Adds registers living out of block \p MBB.
  /// Live out registers are the union of the live-in registers of the successor
  /// blocks and pristine registers. Live out registers of the end block are the
  /// callee saved registers.</doc>
<def f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='115' ll='130' type='void llvm::LiveRegUnits::addLiveOuts(const llvm::MachineBasicBlock &amp; MBB)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='91' u='c' c='_ZN4llvm12RegScavenger18enterBasicBlockEndERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='501' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing16scavengeRegisterEPNS_5ChainENS_5ColorERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='716' u='c' c='_ZN12_GLOBAL__N_113FalkorHWPFFix9runOnLoopERN4llvm11MachineLoopERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6556' u='c' c='_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp' l='119' u='c' c='_ZN12_GLOBAL__N_125AArch64PostSelectOptimize16optimizeNZCVDefsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='6068' u='c' c='_ZNK4llvm16ARMBaseInstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj'/>
