=====
SETUP
-5.846
28.345
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_14_s0
28.345
=====
SETUP
-5.478
27.977
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_7_s0
27.977
=====
SETUP
-5.139
27.638
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_1_s0
27.638
=====
SETUP
-5.139
27.638
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_10_s0
27.638
=====
SETUP
-5.139
27.638
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_11_s0
27.638
=====
SETUP
-5.138
8.964
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_1_s2
8.964
=====
SETUP
-5.138
8.964
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_2_s2
8.964
=====
SETUP
-5.064
27.563
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_0_s0
27.563
=====
SETUP
-5.064
27.563
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_2_s0
27.563
=====
SETUP
-5.064
27.563
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_8_s0
27.563
=====
SETUP
-5.064
27.563
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_12_s0
27.563
=====
SETUP
-5.064
27.563
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_15_s0
27.563
=====
SETUP
-5.056
27.556
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_4_s0
27.556
=====
SETUP
-5.056
27.556
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_13_s0
27.556
=====
SETUP
-4.718
8.544
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_3_s2
8.544
=====
SETUP
-4.696
27.195
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_3_s0
27.195
=====
SETUP
-4.696
27.195
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_5_s0
27.195
=====
SETUP
-4.696
27.195
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_6_s0
27.195
=====
SETUP
-4.696
27.195
22.499
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.547
read_15_s8
26.042
26.844
read_9_s0
27.195
=====
SETUP
-4.634
8.460
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_0_s2
8.460
=====
SETUP
-4.430
26.572
22.143
sys_clk_ibuf
18.519
20.833
UART1/d_com_start_s0
21.095
21.553
n118_s2
22.373
23.405
n250_s0
24.725
25.527
send_uart_s0
26.572
=====
SETUP
-4.354
8.179
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_4_s2
8.179
=====
SETUP
-4.354
8.179
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_5_s2
8.179
=====
SETUP
-4.354
8.179
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_6_s2
8.179
=====
SETUP
-4.354
8.179
3.826
send_uart_s0
2.731
3.190
UART1/n2753_s5
4.024
5.056
UART1/txByteCounter_7_s10
6.583
7.385
UART1/txByteCounter_7_s2
8.179
=====
HOLD
-0.170
3.062
3.232
sys_clk_ibuf
0.000
1.392
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.577
1.910
gw_gao_inst_0/u_ao_top/n997_s1
2.506
3.062
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
3.062
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_0_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/internal_reg_status_0_s0
3.773
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_1_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_0_s0
3.773
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_33_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_32_s0
3.773
=====
HOLD
0.571
3.773
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_icon_top/input_shift_reg_4_s0
3.202
3.536
gw_gao_inst_0/u_icon_top/input_shift_reg_3_s0
3.773
=====
HOLD
0.571
29.180
28.610
gw_gao_inst_0/tck_ibuf
25.000
26.542
gw_gao_inst_0/u_gw_jtag
26.542
27.389
gw_gao_inst_0/u_icon_top/enable_reg_1_s0
28.610
28.943
gw_gao_inst_0/u_icon_top/enable_reg_0_s0
29.180
=====
HOLD
0.577
3.779
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/data_register_39_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_register_38_s0
3.779
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txByteCounter_7_s2
20.256
20.589
UART1/n1724_s12
20.592
20.964
UART1/txByteCounter_7_s2
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_16_s2
20.256
20.589
UART1/n1706_s23
20.592
20.964
UART1/txCounter_16_s2
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_24_s2
20.256
20.589
UART1/n1698_s21
20.592
20.964
UART1/txCounter_24_s2
20.964
=====
HOLD
0.708
20.964
20.256
sys_clk_ibuf
18.519
20.061
UART1/rxBitNumber_2_s1
20.256
20.589
UART1/n201_s13
20.592
20.964
UART1/rxBitNumber_2_s1
20.964
=====
HOLD
0.708
3.910
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/bit_count_5_s1
3.202
3.536
gw_gao_inst_0/u_ao_top/n536_s2
3.538
3.910
gw_gao_inst_0/u_ao_top/bit_count_5_s1
3.910
=====
HOLD
0.708
3.910
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/word_count_14_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_word_counter_14_s2
3.538
3.910
gw_gao_inst_0/u_ao_top/word_count_14_s0
3.910
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_5_s2
20.256
20.589
UART1/n1717_s21
20.593
20.965
UART1/txCounter_5_s2
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_10_s2
20.256
20.589
UART1/n1712_s24
20.593
20.965
UART1/txCounter_10_s2
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_17_s2
20.256
20.589
UART1/n1705_s21
20.593
20.965
UART1/txCounter_17_s2
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_18_s2
20.256
20.589
UART1/n1704_s23
20.593
20.965
UART1/txCounter_18_s2
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/txCounter_22_s2
20.256
20.589
UART1/n1700_s22
20.593
20.965
UART1/txCounter_22_s2
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/rxBitNumber_0_s1
20.256
20.589
UART1/n205_s8
20.593
20.965
UART1/rxBitNumber_0_s1
20.965
=====
HOLD
0.709
20.965
20.256
sys_clk_ibuf
18.519
20.061
UART1/rxCounter_8_s1
20.256
20.589
UART1/n191_s12
20.593
20.965
UART1/rxCounter_8_s1
20.965
=====
HOLD
0.709
3.911
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/word_count_2_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_word_counter_2_s2
3.539
3.911
gw_gao_inst_0/u_ao_top/word_count_2_s0
3.911
=====
HOLD
0.709
3.911
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/word_count_8_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_word_counter_8_s2
3.539
3.911
gw_gao_inst_0/u_ao_top/word_count_8_s0
3.911
=====
HOLD
0.709
3.911
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/word_count_10_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_word_counter_10_s2
3.539
3.911
gw_gao_inst_0/u_ao_top/word_count_10_s0
3.911
=====
HOLD
0.709
3.911
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/address_counter_8_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_addr_counter_8_s0
3.539
3.911
gw_gao_inst_0/u_ao_top/address_counter_8_s0
3.911
=====
HOLD
0.709
3.911
3.202
gw_gao_inst_0/tck_ibuf
0.000
1.392
gw_gao_inst_0/u_gw_jtag
1.392
2.236
gw_gao_inst_0/u_ao_top/address_counter_9_s0
3.202
3.536
gw_gao_inst_0/u_ao_top/data_to_addr_counter_9_s0
3.539
3.911
gw_gao_inst_0/u_ao_top/address_counter_9_s0
3.911
