# system info xcvr_pll on 2023.05.08.12:10:50
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for xcvr_pll on 2023.05.08.12:10:50
files:
filepath,kind,attributes,module,is_top
sim/xcvr_pll.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,xcvr_pll,true
altera_xcvr_atx_pll_a10_191/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/plain_files.txt,OTHER,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/mentor_files.txt,OTHER,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/cadence_files.txt,OTHER,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/synopsys_files.txt,OTHER,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/aldec_files.txt,OTHER,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_opt_logic_rdwboly.sv,SYSTEM_VERILOG,,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
xcvr_pll.xcvr_pll,xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly
