#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 16:14:49 2018
# Process ID: 21452
# Current directory: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1
# Command line: vivado -log aurora_8_pair_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source aurora_8_pair_top.tcl -notrace
# Log file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top.vdi
# Journal file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source aurora_8_pair_top.tcl -notrace
Command: link_design -top aurora_8_pair_top -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_slim'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'pll_mid'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.dcp' for cell 'aurora_core[0].aurora_fmc_one_lane/piso0_1280'
INFO: [Netlist 29-17] Analyzing 1103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_slim UUID: 0ba64a6c-1181-5940-a906-7ec5558b893f 
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[0].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[0].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[1].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[1].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[2].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[2].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[3].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[3].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[4].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[4].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[5].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[5].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[6].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[6].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[7].aurora_fmc_one_lane/piso0_1280/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.xdc] for cell 'aurora_core[7].aurora_fmc_one_lane/piso0_1280/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_slim/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_slim/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_slim/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_slim/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pll_mid/inst'
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pll_mid/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pll_mid/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 2544.207 ; gain = 661.773 ; free physical = 4179 ; free virtual = 14288
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pll_mid/inst'
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 328 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 8 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:02:39 . Memory (MB): peak = 2545.211 ; gain = 1219.438 ; free physical = 4224 ; free virtual = 14307
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design -retarget -propconst -bram_power_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2635.250 ; gain = 80.039 ; free physical = 4216 ; free virtual = 14299
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "447797ca110bd01d".
INFO: [Netlist 29-17] Analyzing 779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2635.250 ; gain = 0.000 ; free physical = 4061 ; free virtual = 14148
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14615f8c8

Time (s): cpu = 00:00:50 ; elapsed = 00:02:46 . Memory (MB): peak = 2635.250 ; gain = 0.000 ; free physical = 4061 ; free virtual = 14148

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1970ca76b

Time (s): cpu = 00:00:52 ; elapsed = 00:02:47 . Memory (MB): peak = 2635.250 ; gain = 0.000 ; free physical = 4077 ; free virtual = 14164
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 31 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21e75115b

Time (s): cpu = 00:00:52 ; elapsed = 00:02:47 . Memory (MB): peak = 2635.250 ; gain = 0.000 ; free physical = 4077 ; free virtual = 14164
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 23 cells
Ending Logic Optimization Task | Checksum: 21e75115b

Time (s): cpu = 00:00:52 ; elapsed = 00:02:47 . Memory (MB): peak = 2635.250 ; gain = 0.000 ; free physical = 4077 ; free virtual = 14164

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.113 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1dc8a5fd8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4029 ; free virtual = 14117
Ending Power Optimization Task | Checksum: 1dc8a5fd8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.496 ; gain = 424.246 ; free physical = 4044 ; free virtual = 14131
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:03:01 . Memory (MB): peak = 3059.496 ; gain = 514.285 ; free physical = 4044 ; free virtual = 14131
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4044 ; free virtual = 14135
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4038 ; free virtual = 14129
INFO: [runtcl-4] Executing : report_drc -file aurora_8_pair_top_drc_opted.rpt -pb aurora_8_pair_top_drc_opted.pb -rpx aurora_8_pair_top_drc_opted.rpx
Command: report_drc -file aurora_8_pair_top_drc_opted.rpt -pb aurora_8_pair_top_drc_opted.pb -rpx aurora_8_pair_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4038 ; free virtual = 14130
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b7352bc8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4038 ; free virtual = 14130
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4039 ; free virtual = 14131

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Place 30-461] A non-muxed BUFG 'ref_clock_bufg' is driven by another global buffer 'pll_mid/inst/clkout4_buf'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 146fc477b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 4007 ; free virtual = 14099

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2460b0f67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3970 ; free virtual = 14062

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2460b0f67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3970 ; free virtual = 14062
Phase 1 Placer Initialization | Checksum: 2460b0f67

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3970 ; free virtual = 14062

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24744c445

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3892 ; free virtual = 13983

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24744c445

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3891 ; free virtual = 13983

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbb2df03

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3885 ; free virtual = 13977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a98ca216

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3885 ; free virtual = 13976

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22f480290

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3885 ; free virtual = 13976

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 16744b692

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3835 ; free virtual = 13926
Phase 3.5 Small Shape Detail Placement | Checksum: 16744b692

Time (s): cpu = 00:01:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3851 ; free virtual = 13943

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19816522b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3852 ; free virtual = 13943

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17d58f750

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3852 ; free virtual = 13943
Phase 3 Detail Placement | Checksum: 17d58f750

Time (s): cpu = 00:01:20 ; elapsed = 00:00:42 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3852 ; free virtual = 13943

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ecdad75

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net aurora_core[7].aurora_fmc_one_lane/lcd_debug/FSM_sequential_dstate_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ecdad75

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3870 ; free virtual = 13962
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.758. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ccfd24c3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3871 ; free virtual = 13962
Phase 4.1 Post Commit Optimization | Checksum: 1ccfd24c3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3871 ; free virtual = 13962

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ccfd24c3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3882 ; free virtual = 13973

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ccfd24c3

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3882 ; free virtual = 13973

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d2470c7c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3881 ; free virtual = 13973
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2470c7c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3881 ; free virtual = 13973
Ending Placer Task | Checksum: da8a4903

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3968 ; free virtual = 14059
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3968 ; free virtual = 14060
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3940 ; free virtual = 14058
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3961 ; free virtual = 14058
INFO: [runtcl-4] Executing : report_io -file aurora_8_pair_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3920 ; free virtual = 14018
INFO: [runtcl-4] Executing : report_utilization -file aurora_8_pair_top_utilization_placed.rpt -pb aurora_8_pair_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3958 ; free virtual = 14056
INFO: [runtcl-4] Executing : report_control_sets -verbose -file aurora_8_pair_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3059.496 ; gain = 0.000 ; free physical = 3958 ; free virtual = 14056
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b9b2973 ConstDB: 0 ShapeSum: beef1f90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a733e5f0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3141.527 ; gain = 82.031 ; free physical = 3605 ; free virtual = 13703
Post Restoration Checksum: NetGraph: d26051cf NumContArr: d4d39421 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a733e5f0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3141.527 ; gain = 82.031 ; free physical = 3604 ; free virtual = 13703

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a733e5f0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3141.527 ; gain = 82.031 ; free physical = 3551 ; free virtual = 13650

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a733e5f0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3141.527 ; gain = 82.031 ; free physical = 3551 ; free virtual = 13650
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27a082aba

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3535 ; free virtual = 13633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.848  | TNS=0.000  | WHS=-0.454 | THS=-1142.411|

Phase 2 Router Initialization | Checksum: 27f661aff

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3527 ; free virtual = 13626

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b5b6c200

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2168
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.668  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22218d8e8

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614
Phase 4 Rip-up And Reroute | Checksum: 22218d8e8

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22218d8e8

Time (s): cpu = 00:01:40 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22218d8e8

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13613
Phase 5 Delay and Skew Optimization | Checksum: 22218d8e8

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23144a01c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.668  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2043d10ba

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614
Phase 6 Post Hold Fix | Checksum: 2043d10ba

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3515 ; free virtual = 13614

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.704925 %
  Global Horizontal Routing Utilization  = 0.811468 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a453fb12

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3512 ; free virtual = 13611

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a453fb12

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3511 ; free virtual = 13610

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d23eaad

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3510 ; free virtual = 13609

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.668  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10d23eaad

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3513 ; free virtual = 13612
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3592 ; free virtual = 13691

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3228.410 ; gain = 168.914 ; free physical = 3592 ; free virtual = 13691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3228.414 ; gain = 0.004 ; free physical = 3555 ; free virtual = 13686
INFO: [Common 17-1381] The checkpoint '/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3228.418 ; gain = 0.008 ; free physical = 3583 ; free virtual = 13689
INFO: [runtcl-4] Executing : report_drc -file aurora_8_pair_top_drc_routed.rpt -pb aurora_8_pair_top_drc_routed.pb -rpx aurora_8_pair_top_drc_routed.rpx
Command: report_drc -file aurora_8_pair_top_drc_routed.rpt -pb aurora_8_pair_top_drc_routed.pb -rpx aurora_8_pair_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file aurora_8_pair_top_methodology_drc_routed.rpt -pb aurora_8_pair_top_methodology_drc_routed.pb -rpx aurora_8_pair_top_methodology_drc_routed.rpx
Command: report_methodology -file aurora_8_pair_top_methodology_drc_routed.rpt -pb aurora_8_pair_top_methodology_drc_routed.pb -rpx aurora_8_pair_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file aurora_8_pair_top_power_routed.rpt -pb aurora_8_pair_top_power_summary_routed.pb -rpx aurora_8_pair_top_power_routed.rpx
Command: report_power -file aurora_8_pair_top_power_routed.rpt -pb aurora_8_pair_top_power_summary_routed.pb -rpx aurora_8_pair_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
94 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3328.449 ; gain = 0.000 ; free physical = 3450 ; free virtual = 13565
INFO: [runtcl-4] Executing : report_route_status -file aurora_8_pair_top_route_status.rpt -pb aurora_8_pair_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file aurora_8_pair_top_timing_summary_routed.rpt -rpx aurora_8_pair_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file aurora_8_pair_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file aurora_8_pair_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3328.449 ; gain = 0.000 ; free physical = 3431 ; free virtual = 13549
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 16:23:22 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 16:23:28 2018
# Process ID: 25030
# Current directory: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1
# Command line: vivado -log aurora_8_pair_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source aurora_8_pair_top.tcl -notrace
# Log file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/aurora_8_pair_top.vdi
# Journal file: /home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source aurora_8_pair_top.tcl -notrace
Command: open_checkpoint aurora_8_pair_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1243.699 ; gain = 0.000 ; free physical = 5110 ; free virtual = 15235
INFO: [Netlist 29-17] Analyzing 1121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top_board.xdc]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top_board.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 2431.641 ; gain = 665.773 ; free physical = 4052 ; free virtual = 14203
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top_early.xdc]
Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk_in_p' already exists, overwriting the previous clock with the same name. [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/constrs_1/imports/constraints/aurora_fmc_one_lane.xdc:2]
Finished Parsing XDC File [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.runs/impl_1/.Xil/Vivado-25030-dhcp-130-148.ucsc.edu/dcp1/aurora_8_pair_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2446.312 ; gain = 14.672 ; free physical = 4035 ; free virtual = 14187
Restored from archive | CPU: 0.890000 secs | Memory: 23.748741 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2446.312 ; gain = 14.672 ; free physical = 4035 ; free virtual = 14187
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 342 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 328 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:02:40 . Memory (MB): peak = 2446.312 ; gain = 1202.617 ; free physical = 4070 ; free virtual = 14187
Command: write_bitstream -force aurora_8_pair_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG ref_clock_bufg is driven by another global buffer pll_mid/inst/clkout4_buf. Remove non-muxed BUFG if it is not desired
WARNING: [DRC RTSTAT-10] No routable loads: 1034 net(s) have no routable loads. The problem bus(es) and/or net(s) are aurora_core[2].aurora_fmc_one_lane/lcd_debug/LCD_DB4_LS, aurora_core[5].aurora_fmc_one_lane/lcd_debug/LCD_DB4_LS, aurora_core[2].aurora_fmc_one_lane/lcd_debug/LCD_DB5_LS, aurora_core[5].aurora_fmc_one_lane/lcd_debug/LCD_DB5_LS, aurora_core[2].aurora_fmc_one_lane/lcd_debug/LCD_DB6_LS, aurora_core[5].aurora_fmc_one_lane/lcd_debug/LCD_DB6_LS, aurora_core[2].aurora_fmc_one_lane/lcd_debug/LCD_DB7_LS, aurora_core[5].aurora_fmc_one_lane/lcd_debug/LCD_DB7_LS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_1, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_2, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_3, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_1, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_2, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_3, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_1... and (the first 15 of 1026 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./aurora_8_pair_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3190.324 ; gain = 744.012 ; free physical = 3961 ; free virtual = 14097
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 16:26:44 2018...
