Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Mar 16 20:00:12 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo4_all_top_timing_summary_routed.rpt -rpx vgademo4_all_top_timing_summary_routed.rpx
| Design       : vgademo4_all_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk25k/clk25kHz_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: g11/animation/clk_25k_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: r11/animation/clk_25k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.276        0.000                      0                  214        0.179        0.000                      0                  214        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c1/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.276        0.000                      0                  214        0.179        0.000                      0                  214       19.500        0.000                       0                   119  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.543ns (21.726%)  route 5.559ns (78.274%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.883     6.643    g11/animation/complete1__2_carry_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  g11/animation/posX[4]_i_5/O
                         net (fo=1, routed)           1.298     8.065    g11/animation/btnRp03_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  g11/animation/posX[4]_i_1/O
                         net (fo=5, routed)           0.545     8.734    g11/posX
    SLICE_X6Y38          FDSE                                         r  g11/posX_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDSE                                         r  g11/posX_reg[0]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDSE (Setup_fdse_C_S)       -0.524    41.011    g11/posX_reg[0]
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 32.276    

Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.543ns (21.726%)  route 5.559ns (78.274%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.883     6.643    g11/animation/complete1__2_carry_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  g11/animation/posX[4]_i_5/O
                         net (fo=1, routed)           1.298     8.065    g11/animation/btnRp03_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  g11/animation/posX[4]_i_1/O
                         net (fo=5, routed)           0.545     8.734    g11/posX
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[1]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    41.011    g11/posX_reg[1]
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 32.276    

Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.543ns (21.726%)  route 5.559ns (78.274%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.883     6.643    g11/animation/complete1__2_carry_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  g11/animation/posX[4]_i_5/O
                         net (fo=1, routed)           1.298     8.065    g11/animation/btnRp03_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  g11/animation/posX[4]_i_1/O
                         net (fo=5, routed)           0.545     8.734    g11/posX
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[2]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    41.011    g11/posX_reg[2]
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 32.276    

Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.543ns (21.726%)  route 5.559ns (78.274%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.883     6.643    g11/animation/complete1__2_carry_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  g11/animation/posX[4]_i_5/O
                         net (fo=1, routed)           1.298     8.065    g11/animation/btnRp03_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  g11/animation/posX[4]_i_1/O
                         net (fo=5, routed)           0.545     8.734    g11/posX
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    41.011    g11/posX_reg[3]
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 32.276    

Slack (MET) :             32.276ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 1.543ns (21.726%)  route 5.559ns (78.274%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.883     6.643    g11/animation/complete1__2_carry_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.124     6.767 r  g11/animation/posX[4]_i_5/O
                         net (fo=1, routed)           1.298     8.065    g11/animation/btnRp03_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.124     8.189 r  g11/animation/posX[4]_i_1/O
                         net (fo=5, routed)           0.545     8.734    g11/posX
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[4]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDRE (Setup_fdre_C_R)       -0.524    41.011    g11/posX_reg[4]
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                 32.276    

Slack (MET) :             32.819ns  (required time - arrival time)
  Source:                 r11/posY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r11/posX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 1.766ns (24.743%)  route 5.371ns (75.257%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561     1.561    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     2.079 r  r11/posY_reg[3]/Q
                         net (fo=14, routed)          1.087     3.167    r11/animation/posY__0[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  r11/animation/complete1_carry_i_4/O
                         net (fo=1, routed)           1.095     4.386    r11/animation/complete1_carry_i_4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  r11/animation/complete1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.510    r11/animation/complete1_carry_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.828 f  r11/animation/complete1_carry/CO[2]
                         net (fo=9, routed)           1.290     6.118    r11/animation/complete1_carry_n_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.310     6.428 f  r11/animation/posX[2]_i_3/O
                         net (fo=3, routed)           0.590     7.018    r11/animation/btnRp03_out
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.142 f  r11/animation/posX[3]_i_2/O
                         net (fo=4, routed)           0.635     7.777    r11/animation/posX[3]_i_2_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.901 f  r11/animation/posX[2]_i_4/O
                         net (fo=1, routed)           0.674     8.575    r11/animation/posX[2]_i_4_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.124     8.699 r  r11/animation/posX[2]_i_1/O
                         net (fo=1, routed)           0.000     8.699    r11/animation_n_25
    SLICE_X4Y30          FDRE                                         r  r11/posX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.506    41.506    r11/clk_out1
    SLICE_X4Y30          FDRE                                         r  r11/posX_reg[2]/C
                         clock pessimism              0.080    41.586    
                         clock uncertainty           -0.098    41.489    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    41.518    r11/posX_reg[2]
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                 32.819    

Slack (MET) :             33.244ns  (required time - arrival time)
  Source:                 r11/posY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r11/posY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.518ns (22.530%)  route 5.220ns (77.470%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561     1.561    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     2.079 r  r11/posY_reg[3]/Q
                         net (fo=14, routed)          1.087     3.167    r11/animation/posY__0[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  r11/animation/complete1_carry_i_4/O
                         net (fo=1, routed)           1.095     4.386    r11/animation/complete1_carry_i_4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  r11/animation/complete1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.510    r11/animation/complete1_carry_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.828 r  r11/animation/complete1_carry/CO[2]
                         net (fo=9, routed)           1.599     6.427    r11/animation/complete1_carry_n_1
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.310     6.737 r  r11/animation/posY[3]_i_3/O
                         net (fo=4, routed)           1.438     8.175    r11/animation/posY1
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  r11/animation/posY[3]_i_1/O
                         net (fo=1, routed)           0.000     8.299    r11/animation_n_27
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.443    41.443    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
                         clock pessimism              0.118    41.561    
                         clock uncertainty           -0.098    41.464    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.079    41.543    r11/posY_reg[3]
  -------------------------------------------------------------------
                         required time                         41.543    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 33.244    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 r11/posY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r11/posX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.642ns (24.500%)  route 5.060ns (75.500%))
  Logic Levels:           6  (CARRY4=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561     1.561    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     2.079 r  r11/posY_reg[3]/Q
                         net (fo=14, routed)          1.087     3.167    r11/animation/posY__0[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  r11/animation/complete1_carry_i_4/O
                         net (fo=1, routed)           1.095     4.386    r11/animation/complete1_carry_i_4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  r11/animation/complete1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.510    r11/animation/complete1_carry_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.828 f  r11/animation/complete1_carry/CO[2]
                         net (fo=9, routed)           1.290     6.118    r11/animation/complete1_carry_n_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.310     6.428 f  r11/animation/posX[2]_i_3/O
                         net (fo=3, routed)           0.590     7.018    r11/animation/btnRp03_out
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.142 f  r11/animation/posX[3]_i_2/O
                         net (fo=4, routed)           0.998     8.139    r11/animation/posX[3]_i_2_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  r11/animation/posX[3]_i_1/O
                         net (fo=1, routed)           0.000     8.263    r11/animation_n_24
    SLICE_X3Y29          FDRE                                         r  r11/posX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.508    41.508    r11/clk_out1
    SLICE_X3Y29          FDRE                                         r  r11/posX_reg[3]/C
                         clock pessimism              0.080    41.588    
                         clock uncertainty           -0.098    41.491    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    41.522    r11/posX_reg[3]
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.263ns  (required time - arrival time)
  Source:                 r11/posY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r11/posY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 1.518ns (22.594%)  route 5.201ns (77.406%))
  Logic Levels:           5  (CARRY4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561     1.561    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     2.079 r  r11/posY_reg[3]/Q
                         net (fo=14, routed)          1.087     3.167    r11/animation/posY__0[0]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     3.291 r  r11/animation/complete1_carry_i_4/O
                         net (fo=1, routed)           1.095     4.386    r11/animation/complete1_carry_i_4_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.510 r  r11/animation/complete1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.510    r11/animation/complete1_carry_i_1_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.828 r  r11/animation/complete1_carry/CO[2]
                         net (fo=9, routed)           1.599     6.427    r11/animation/complete1_carry_n_1
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.310     6.737 r  r11/animation/posY[3]_i_3/O
                         net (fo=4, routed)           1.419     8.156    r11/animation/posY1
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.280 r  r11/animation/posY[2]_i_1/O
                         net (fo=1, routed)           0.000     8.280    r11/animation_n_29
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.443    41.443    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[2]/C
                         clock pessimism              0.118    41.561    
                         clock uncertainty           -0.098    41.464    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.079    41.543    r11/posY_reg[2]
  -------------------------------------------------------------------
                         required time                         41.543    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 33.263    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 g11/posX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.543ns (23.961%)  route 4.897ns (76.039%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 41.514 - 40.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.632     1.632    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  g11/posX_reg[3]/Q
                         net (fo=10, routed)          1.045     3.155    g11/animation/Q[3]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.295     3.450 r  g11/animation/now_px_X1_carry_i_11/O
                         net (fo=4, routed)           0.788     4.238    g11/animation/next_px_X[6]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  g11/animation/complete1__2_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.362    g11/animation/complete1__2_carry_i_2__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  g11/animation/complete1__2_carry/CO[3]
                         net (fo=9, routed)           1.578     6.338    g11/animation/complete1__2_carry_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.124     6.462 r  g11/animation/posX[4]_i_4/O
                         net (fo=6, routed)           0.438     6.900    g11/animation/posX1
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.024 r  g11/animation/posX[4]_i_2/O
                         net (fo=5, routed)           1.048     8.072    g11/animation_n_1
    SLICE_X6Y38          FDSE                                         r  g11/posX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         1.514    41.514    g11/clk_out1
    SLICE_X6Y38          FDSE                                         r  g11/posX_reg[0]/C
                         clock pessimism              0.118    41.632    
                         clock uncertainty           -0.098    41.535    
    SLICE_X6Y38          FDSE (Setup_fdse_C_CE)      -0.169    41.366    g11/posX_reg[0]
  -------------------------------------------------------------------
                         required time                         41.366    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                 33.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 t1/col1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/col2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.562    t1/CLK
    SLICE_X9Y34          FDRE                                         r  t1/col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  t1/col1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.813    t1/col1[2]
    SLICE_X9Y34          FDRE                                         r  t1/col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.830     0.830    t1/CLK
    SLICE_X9Y34          FDRE                                         r  t1/col2_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.072     0.634    t1/col2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 g11/animation/clk_25k_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/animation/clk_25k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.592     0.592    g11/animation/clk_out1
    SLICE_X5Y41          FDRE                                         r  g11/animation/clk_25k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  g11/animation/clk_25k_reg/Q
                         net (fo=20, routed)          0.129     0.862    g11/animation/clk
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.907 r  g11/animation/clk_25k_i_1/O
                         net (fo=1, routed)           0.000     0.907    g11/animation/clk_25k_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  g11/animation/clk_25k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.863     0.863    g11/animation/clk_out1
    SLICE_X5Y41          FDRE                                         r  g11/animation/clk_25k_reg/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.091     0.683    g11/animation/clk_25k_reg
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 g11/posY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.692%)  route 0.174ns (48.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.580     0.580    g11/clk_out1
    SLICE_X5Y24          FDRE                                         r  g11/posY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  g11/posY_reg[0]/Q
                         net (fo=24, routed)          0.174     0.894    g11/animation/posY[0]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.939 r  g11/animation/posY[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    g11/animation_n_32
    SLICE_X6Y24          FDRE                                         r  g11/posY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.848     0.848    g11/clk_out1
    SLICE_X6Y24          FDRE                                         r  g11/posY_reg[2]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121     0.714    g11/posY_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 g11/posY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.406%)  route 0.176ns (48.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.580     0.580    g11/clk_out1
    SLICE_X5Y24          FDRE                                         r  g11/posY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  g11/posY_reg[0]/Q
                         net (fo=24, routed)          0.176     0.896    g11/animation/posY[0]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.941 r  g11/animation/posY[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    g11/animation_n_33
    SLICE_X6Y24          FDRE                                         r  g11/posY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.848     0.848    g11/clk_out1
    SLICE_X6Y24          FDRE                                         r  g11/posY_reg[1]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120     0.713    g11/posY_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 t1/col2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.244ns (68.926%)  route 0.110ns (31.074%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.559     0.559    t1/CLK
    SLICE_X8Y31          FDRE                                         r  t1/col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  t1/col2_reg[3]/Q
                         net (fo=1, routed)           0.110     0.833    t1/col2[3]
    SLICE_X9Y30          MUXF8 (Prop_muxf8_S_O)       0.080     0.913 r  t1/INTENSITY_reg_i_1/O
                         net (fo=1, routed)           0.000     0.913    t1/INTENSITY_reg_i_1_n_0
    SLICE_X9Y30          FDRE                                         r  t1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.826     0.826    t1/CLK
    SLICE_X9Y30          FDRE                                         r  t1/INTENSITY_reg/C
                         clock pessimism             -0.254     0.572    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     0.677    t1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.145%)  route 0.158ns (45.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.562    v1/clk_out1
    SLICE_X11Y34         FDRE                                         r  v1/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  v1/vcounter_reg[6]/Q
                         net (fo=35, routed)          0.158     0.860    v1/vcount[6]
    SLICE_X11Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.905 r  v1/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.905    v1/plusOp__0[9]
    SLICE_X11Y33         FDRE                                         r  v1/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.829     0.829    v1/clk_out1
    SLICE_X11Y33         FDRE                                         r  v1/vcounter_reg[9]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.092     0.667    v1/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 t1/col1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/col2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.562    t1/CLK
    SLICE_X9Y34          FDRE                                         r  t1/col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  t1/col1_reg[1]/Q
                         net (fo=1, routed)           0.170     0.873    t1/col1[1]
    SLICE_X9Y34          FDRE                                         r  t1/col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.830     0.830    t1/CLK
    SLICE_X9Y34          FDRE                                         r  t1/col2_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.070     0.632    t1/col2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 g11/posX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            g11/posX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.591     0.591    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  g11/posX_reg[4]/Q
                         net (fo=7, routed)           0.161     0.916    g11/animation/Q[4]
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.045     0.961 r  g11/animation/posX[4]_i_3/O
                         net (fo=1, routed)           0.000     0.961    g11/animation_n_2
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.862     0.862    g11/clk_out1
    SLICE_X6Y38          FDRE                                         r  g11/posX_reg[4]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121     0.712    g11/posX_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.235%)  route 0.157ns (45.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.562    v1/clk_out1
    SLICE_X11Y34         FDRE                                         r  v1/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  v1/vcounter_reg[4]/Q
                         net (fo=33, routed)          0.157     0.860    v1/vcount[4]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.905 r  v1/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.905    v1/plusOp__0[5]
    SLICE_X11Y34         FDRE                                         r  v1/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.830     0.830    v1/clk_out1
    SLICE_X11Y34         FDRE                                         r  v1/vcounter_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.092     0.654    v1/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 r11/posY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            r11/posY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.977%)  route 0.171ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.561     0.561    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  r11/posY_reg[2]/Q
                         net (fo=19, routed)          0.171     0.896    r11/animation/posY[2]
    SLICE_X8Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.941 r  r11/animation/posY[3]_i_1/O
                         net (fo=1, routed)           0.000     0.941    r11/animation_n_27
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=117, routed)         0.829     0.829    r11/clk_out1
    SLICE_X8Y33          FDRE                                         r  r11/posY_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.682    r11/posY_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y42      g11/animation/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y42      g11/animation/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y43      g11/animation/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y43      g11/animation/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y43      g11/animation/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y43      g11/animation/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y34      t1/col1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y34      t1/col1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y34      t1/col2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y34      t1/col2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y33     v1/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     v1/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y27      g11/btnRp_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y38      g11/posX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y38      g11/posX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y38      g11/posX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X6Y38      g11/posX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



