set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "pll_vga.vhd"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "uareloaded_top.sv"]
