# Parameterized-Pipelined-ALU-MiniCPU-Verilog
A fully synthesizable Parameterized Pipelined ALU based Mini CPU designed in Verilog, featuring register file, barrel shifter, pipeline architecture, RTL &amp; synthesized design verification, and timing-constraint validated implementation in Xilinx Vivado.
