****************************************
Report : qor
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sun May 28 05:37:17 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:              3.89
Critical Path Slack:              -0.05
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.13
No. of Violating Paths:               3
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.30
Critical Path Slack:               1.65
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:              7.07
Critical Path Slack:              -0.00
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.00
No. of Violating Paths:               2
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              1.90
Critical Path Slack:              -0.01
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.02
No. of Violating Paths:               7
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     24
Critical Path Length:              4.32
Critical Path Slack:              -0.01
Critical Path Clk Period:          4.80
Total Negative Slack:             -0.03
No. of Violating Paths:              12
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.45
Critical Path Slack:              -0.00
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.01
No. of Violating Paths:               4
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:             -0.02
Total Hold Violation:             -0.05
No. of Hold Violations:              12
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              4.60
Critical Path Slack:               9.56
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.30
Critical Path Slack:               1.61
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.00
Critical Path Slack:               0.63
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.38
Critical Path Slack:              -0.56
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.56
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              2.47
Critical Path Slack:               0.01
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.86
Critical Path Slack:               0.09
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.32
Critical Path Slack:              11.28
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3478
Leaf Cell Count:                  46128
Buf/Inv Cell Count:                7821
Buf Cell Count:                    2674
Inv Cell Count:                    5147
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         40927
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    96
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5201
   Integrated Clock-Gating Cell Count:                     30
   Sequential Macro Cell Count:                            40
   Single-bit Sequential Cell Count:                       5131
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           106172.98
Noncombinational Area:         47063.91
Buf/Inv Area:                  17359.81
Total Buffer Area:              8942.82
Total Inverter Area:            8417.00
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                   27086.18
Net YLength:                   26337.71
----------------------------------------
Cell Area (netlist):                         384981.67
Cell Area (netlist and physical only):       390854.94
Net Length:                    53423.90


Design Rules
----------------------------------------
Total Number of Nets:             49162
Nets with Violations:                65
Max Trans Violations:                 4
Max Cap Violations:                  63
----------------------------------------

1
