# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model mem
.inputs RD_CLK RD_EN RD_ADDR[0] RD_ADDR[1] RD_ADDR[2] RD_ADDR[3] WR_CLK WR_EN[0] WR_EN[1] WR_EN[2] WR_EN[3] WR_EN[4] WR_EN[5] WR_EN[6] WR_EN[7] WR_ADDR[0] WR_ADDR[1] WR_ADDR[2] WR_ADDR[3] WR_DATA[0] WR_DATA[1] WR_DATA[2] WR_DATA[3] WR_DATA[4] WR_DATA[5] WR_DATA[6] WR_DATA[7]
.outputs RD_DATA[0] RD_DATA[1] RD_DATA[2] RD_DATA[3] RD_DATA[4] RD_DATA[5] RD_DATA[6] RD_DATA[7]
.subckt $eq A[0]=RD_ADDR[0] A[1]=RD_ADDR[1] B[0]=$true B[1]=$false Y=RD_ADDR_$eq_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=RD_ADDR[0] A[1]=RD_ADDR[1] B[0]=$false B[1]=$true Y=RD_ADDR_$eq_A_1_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=RD_ADDR[0] A[1]=RD_ADDR[1] B[0]=$true B[1]=$true Y=RD_ADDR_$eq_A_2_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $pmux A[0]=memory[0][0] A[1]=memory[0][1] A[2]=memory[0][2] A[3]=memory[0][3] A[4]=memory[0][4] A[5]=memory[0][5] A[6]=memory[0][6] A[7]=memory[0][7] B[0]=memory[3][0] B[1]=memory[3][1] B[2]=memory[3][2] B[3]=memory[3][3] B[4]=memory[3][4] B[5]=memory[3][5] B[6]=memory[3][6] B[7]=memory[3][7] B[8]=memory[2][0] B[9]=memory[2][1] B[10]=memory[2][2] B[11]=memory[2][3] B[12]=memory[2][4] B[13]=memory[2][5] B[14]=memory[2][6] B[15]=memory[2][7] B[16]=memory[1][0] B[17]=memory[1][1] B[18]=memory[1][2] B[19]=memory[1][3] B[20]=memory[1][4] B[21]=memory[1][5] B[22]=memory[1][6] B[23]=memory[1][7] S[0]=RD_ADDR_$eq_A_2_Y S[1]=RD_ADDR_$eq_A_1_Y S[2]=RD_ADDR_$eq_A_Y Y[0]=RD_ADDR_$eq_A_Y_$pmux_S_Y[0] Y[1]=RD_ADDR_$eq_A_Y_$pmux_S_Y[1] Y[2]=RD_ADDR_$eq_A_Y_$pmux_S_Y[2] Y[3]=RD_ADDR_$eq_A_Y_$pmux_S_Y[3] Y[4]=RD_ADDR_$eq_A_Y_$pmux_S_Y[4] Y[5]=RD_ADDR_$eq_A_Y_$pmux_S_Y[5] Y[6]=RD_ADDR_$eq_A_Y_$pmux_S_Y[6] Y[7]=RD_ADDR_$eq_A_Y_$pmux_S_Y[7]
.param S_WIDTH 00000000000000000000000000000011
.param WIDTH 00000000000000000000000000001000
.subckt $eq A[0]=RD_CLK A[1]=RD_CLK B[0]=$true B[1]=$false Y=RD_CLK_$eq_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D[0]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[0] D[1]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[1] D[2]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[2] D[3]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[3] D[4]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[4] D[5]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[5] D[6]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[6] D[7]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[7] EN=RD_DATA_$dlatch_Q_EN Q[0]=RD_DATA[0] Q[1]=RD_DATA[1] Q[2]=RD_DATA[2] Q[3]=RD_DATA[3] Q[4]=RD_DATA[4] Q[5]=RD_DATA[5] Q[6]=RD_DATA[6] Q[7]=RD_DATA[7]
.param EN_POLARITY 00000000000000000000000000000001
.param WIDTH 00000000000000000000000000001000
.subckt $mux A[0]=RD_ADDR_$eq_A_Y_$pmux_S_Y[0] A[1]=RD_ADDR_$eq_A_Y_$pmux_S_Y[1] A[2]=RD_ADDR_$eq_A_Y_$pmux_S_Y[2] A[3]=RD_ADDR_$eq_A_Y_$pmux_S_Y[3] A[4]=RD_ADDR_$eq_A_Y_$pmux_S_Y[4] A[5]=RD_ADDR_$eq_A_Y_$pmux_S_Y[5] A[6]=RD_ADDR_$eq_A_Y_$pmux_S_Y[6] A[7]=RD_ADDR_$eq_A_Y_$pmux_S_Y[7] B[0]=WR_DATA[0] B[1]=WR_DATA[1] B[2]=WR_DATA[2] B[3]=WR_DATA[3] B[4]=WR_DATA[4] B[5]=WR_DATA[5] B[6]=WR_DATA[6] B[7]=WR_DATA[7] S=RD_DATA_$dlatch_Q_EN Y[0]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[0] Y[1]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[1] Y[2]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[2] Y[3]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[3] Y[4]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[4] Y[5]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[5] Y[6]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[6] Y[7]=RD_DATA_$dlatch_Q_EN_$mux_S_Y[7]
.param WIDTH 00000000000000000000000000001000
.subckt $mux A=$false B=$true S=RD_CLK_$eq_A_Y Y=RD_DATA_$dlatch_Q_EN
.param WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=WR_ADDR[0] A[1]=WR_ADDR[1] B[0]=$true B[1]=$false Y=WR_ADDR_$eq_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=WR_ADDR[0] A[1]=WR_ADDR[1] B[0]=$false B[1]=$true Y=WR_ADDR_$eq_A_1_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=WR_ADDR[0] A[1]=WR_ADDR[1] B[0]=$true B[1]=$true Y=WR_ADDR_$eq_A_2_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $logic_not A[0]=WR_ADDR[0] A[1]=WR_ADDR[1] Y=WR_ADDR_$logic_not_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=WR_CLK A[1]=WR_CLK B[0]=$true B[1]=$false Y=WR_CLK_$eq_A_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $mux A=$false B=$true S=WR_CLK_$eq_A_Y Y=WR_CLK_$eq_A_Y_$mux_S_Y
.param WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[0] EN=memory[0]_$dlatch_Q_EN Q=memory[0][0]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[7] EN=memory[0]_$dlatch_Q_1_EN Q=memory[0][7]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_1_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[6] EN=memory[0]_$dlatch_Q_2_EN Q=memory[0][6]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_2_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[6] Y=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[5] EN=memory[0]_$dlatch_Q_3_EN Q=memory[0][5]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_3_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[5] Y=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[4] EN=memory[0]_$dlatch_Q_4_EN Q=memory[0][4]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_4_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[4] Y=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[3] EN=memory[0]_$dlatch_Q_5_EN Q=memory[0][3]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_5_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[3] Y=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[2] EN=memory[0]_$dlatch_Q_6_EN Q=memory[0][2]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_6_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[2] Y=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[1] EN=memory[0]_$dlatch_Q_7_EN Q=memory[0][1]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_7_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[1] Y=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=WR_ADDR_$eq_A_2_Y A[1]=WR_ADDR_$eq_A_1_Y A[2]=WR_ADDR_$eq_A_Y Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[0] Y=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[7] EN=memory[1]_$dlatch_Q_EN Q=memory[1][7]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[6] EN=memory[1]_$dlatch_Q_1_EN Q=memory[1][6]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_1_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[5] EN=memory[1]_$dlatch_Q_2_EN Q=memory[1][5]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_2_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[4] EN=memory[1]_$dlatch_Q_3_EN Q=memory[1][4]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_3_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[3] EN=memory[1]_$dlatch_Q_4_EN Q=memory[1][3]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_4_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[2] EN=memory[1]_$dlatch_Q_5_EN Q=memory[1][2]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_5_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[1] EN=memory[1]_$dlatch_Q_6_EN Q=memory[1][1]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_6_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[0] EN=memory[1]_$dlatch_Q_7_EN Q=memory[1][0]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_7_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=WR_ADDR_$eq_A_2_Y A[1]=WR_ADDR_$eq_A_1_Y A[2]=WR_ADDR_$logic_not_A_Y Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_EN[7] Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=WR_CLK_$eq_A_Y_$mux_S_Y Y=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[7] EN=memory[2]_$dlatch_Q_EN Q=memory[2][7]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[6] EN=memory[2]_$dlatch_Q_1_EN Q=memory[2][6]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_1_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[5] EN=memory[2]_$dlatch_Q_2_EN Q=memory[2][5]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_2_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[4] EN=memory[2]_$dlatch_Q_3_EN Q=memory[2][4]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_3_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[3] EN=memory[2]_$dlatch_Q_4_EN Q=memory[2][3]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_4_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[2] EN=memory[2]_$dlatch_Q_5_EN Q=memory[2][2]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_5_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[1] EN=memory[2]_$dlatch_Q_6_EN Q=memory[2][1]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_6_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[0] EN=memory[2]_$dlatch_Q_7_EN Q=memory[2][0]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_7_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=WR_ADDR_$eq_A_2_Y A[1]=WR_ADDR_$eq_A_Y A[2]=WR_ADDR_$logic_not_A_Y Y=memory[2]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[7] EN=memory[3]_$dlatch_Q_EN Q=memory[3][7]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[6] EN=memory[3]_$dlatch_Q_1_EN Q=memory[3][6]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_1_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[6] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_1_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[5] EN=memory[3]_$dlatch_Q_2_EN Q=memory[3][5]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_2_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[5] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_2_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[4] EN=memory[3]_$dlatch_Q_3_EN Q=memory[3][4]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_3_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[4] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_3_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[3] EN=memory[3]_$dlatch_Q_4_EN Q=memory[3][3]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_4_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[3] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_4_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[2] EN=memory[3]_$dlatch_Q_5_EN Q=memory[3][2]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_5_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[2] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_5_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[1] EN=memory[3]_$dlatch_Q_6_EN Q=memory[3][1]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_6_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[1] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_6_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $dlatch D=WR_DATA[0] EN=memory[3]_$dlatch_Q_7_EN Q=memory[3][0]
.param EN_POLARITY 00000000000000000000000000000000
.param WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_7_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[0]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[0] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_7_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_EN
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=memory[1]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_1 A[1]=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_CLK_$eq_A_Y_$mux_S_Y B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=WR_EN[7] B=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $reduce_or A[0]=WR_ADDR_$eq_A_1_Y A[1]=WR_ADDR_$eq_A_Y A[2]=WR_ADDR_$logic_not_A_Y Y=memory[3]_$dlatch_Q_EN_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$reduce_or_Y_A_$and_Y_B_$and_Y_B_$and_Y_B
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.names RD_CLK LAST_RD_CLK
1 1
.names WR_CLK LAST_WR_CLK
1 1
.names RD_ADDR[0] RD_ADDR_$sub_A_1_Y[0]
1 1
.names RD_ADDR[1] RD_ADDR_$sub_A_1_Y[1]
1 1
.names RD_ADDR[2] RD_ADDR_$sub_A_1_Y[2]
1 1
.names RD_ADDR[3] RD_ADDR_$sub_A_1_Y[3]
1 1
.names $false RD_ADDR_$sub_A_1_Y[4]
1 1
.names $false RD_ADDR_$sub_A_1_Y[5]
1 1
.names $false RD_ADDR_$sub_A_1_Y[6]
1 1
.names $false RD_ADDR_$sub_A_1_Y[7]
1 1
.names $false RD_ADDR_$sub_A_1_Y[8]
1 1
.names $false RD_ADDR_$sub_A_1_Y[9]
1 1
.names $false RD_ADDR_$sub_A_1_Y[10]
1 1
.names $false RD_ADDR_$sub_A_1_Y[11]
1 1
.names $false RD_ADDR_$sub_A_1_Y[12]
1 1
.names $false RD_ADDR_$sub_A_1_Y[13]
1 1
.names $false RD_ADDR_$sub_A_1_Y[14]
1 1
.names $false RD_ADDR_$sub_A_1_Y[15]
1 1
.names $false RD_ADDR_$sub_A_1_Y[16]
1 1
.names $false RD_ADDR_$sub_A_1_Y[17]
1 1
.names $false RD_ADDR_$sub_A_1_Y[18]
1 1
.names $false RD_ADDR_$sub_A_1_Y[19]
1 1
.names $false RD_ADDR_$sub_A_1_Y[20]
1 1
.names $false RD_ADDR_$sub_A_1_Y[21]
1 1
.names $false RD_ADDR_$sub_A_1_Y[22]
1 1
.names $false RD_ADDR_$sub_A_1_Y[23]
1 1
.names $false RD_ADDR_$sub_A_1_Y[24]
1 1
.names $false RD_ADDR_$sub_A_1_Y[25]
1 1
.names $false RD_ADDR_$sub_A_1_Y[26]
1 1
.names $false RD_ADDR_$sub_A_1_Y[27]
1 1
.names $false RD_ADDR_$sub_A_1_Y[28]
1 1
.names $false RD_ADDR_$sub_A_1_Y[29]
1 1
.names $false RD_ADDR_$sub_A_1_Y[30]
1 1
.names $false RD_ADDR_$sub_A_1_Y[31]
1 1
.names RD_ADDR[0] RD_ADDR_$sub_A_Y[0]
1 1
.names RD_ADDR[1] RD_ADDR_$sub_A_Y[1]
1 1
.names RD_ADDR[2] RD_ADDR_$sub_A_Y[2]
1 1
.names RD_ADDR[3] RD_ADDR_$sub_A_Y[3]
1 1
.names $false RD_ADDR_$sub_A_Y[4]
1 1
.names $false RD_ADDR_$sub_A_Y[5]
1 1
.names $false RD_ADDR_$sub_A_Y[6]
1 1
.names $false RD_ADDR_$sub_A_Y[7]
1 1
.names $false RD_ADDR_$sub_A_Y[8]
1 1
.names $false RD_ADDR_$sub_A_Y[9]
1 1
.names $false RD_ADDR_$sub_A_Y[10]
1 1
.names $false RD_ADDR_$sub_A_Y[11]
1 1
.names $false RD_ADDR_$sub_A_Y[12]
1 1
.names $false RD_ADDR_$sub_A_Y[13]
1 1
.names $false RD_ADDR_$sub_A_Y[14]
1 1
.names $false RD_ADDR_$sub_A_Y[15]
1 1
.names $false RD_ADDR_$sub_A_Y[16]
1 1
.names $false RD_ADDR_$sub_A_Y[17]
1 1
.names $false RD_ADDR_$sub_A_Y[18]
1 1
.names $false RD_ADDR_$sub_A_Y[19]
1 1
.names $false RD_ADDR_$sub_A_Y[20]
1 1
.names $false RD_ADDR_$sub_A_Y[21]
1 1
.names $false RD_ADDR_$sub_A_Y[22]
1 1
.names $false RD_ADDR_$sub_A_Y[23]
1 1
.names $false RD_ADDR_$sub_A_Y[24]
1 1
.names $false RD_ADDR_$sub_A_Y[25]
1 1
.names $false RD_ADDR_$sub_A_Y[26]
1 1
.names $false RD_ADDR_$sub_A_Y[27]
1 1
.names $false RD_ADDR_$sub_A_Y[28]
1 1
.names $false RD_ADDR_$sub_A_Y[29]
1 1
.names $false RD_ADDR_$sub_A_Y[30]
1 1
.names $false RD_ADDR_$sub_A_Y[31]
1 1
.names $false RD_EN_$logic_and_B_Y
1 1
.names $false RD_EN_$logic_and_B_Y_$logic_and_A_Y
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_1_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_1_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_1_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_1_Y[3]
1 1
.names $false WR_ADDR_$sub_A_1_Y[4]
1 1
.names $false WR_ADDR_$sub_A_1_Y[5]
1 1
.names $false WR_ADDR_$sub_A_1_Y[6]
1 1
.names $false WR_ADDR_$sub_A_1_Y[7]
1 1
.names $false WR_ADDR_$sub_A_1_Y[8]
1 1
.names $false WR_ADDR_$sub_A_1_Y[9]
1 1
.names $false WR_ADDR_$sub_A_1_Y[10]
1 1
.names $false WR_ADDR_$sub_A_1_Y[11]
1 1
.names $false WR_ADDR_$sub_A_1_Y[12]
1 1
.names $false WR_ADDR_$sub_A_1_Y[13]
1 1
.names $false WR_ADDR_$sub_A_1_Y[14]
1 1
.names $false WR_ADDR_$sub_A_1_Y[15]
1 1
.names $false WR_ADDR_$sub_A_1_Y[16]
1 1
.names $false WR_ADDR_$sub_A_1_Y[17]
1 1
.names $false WR_ADDR_$sub_A_1_Y[18]
1 1
.names $false WR_ADDR_$sub_A_1_Y[19]
1 1
.names $false WR_ADDR_$sub_A_1_Y[20]
1 1
.names $false WR_ADDR_$sub_A_1_Y[21]
1 1
.names $false WR_ADDR_$sub_A_1_Y[22]
1 1
.names $false WR_ADDR_$sub_A_1_Y[23]
1 1
.names $false WR_ADDR_$sub_A_1_Y[24]
1 1
.names $false WR_ADDR_$sub_A_1_Y[25]
1 1
.names $false WR_ADDR_$sub_A_1_Y[26]
1 1
.names $false WR_ADDR_$sub_A_1_Y[27]
1 1
.names $false WR_ADDR_$sub_A_1_Y[28]
1 1
.names $false WR_ADDR_$sub_A_1_Y[29]
1 1
.names $false WR_ADDR_$sub_A_1_Y[30]
1 1
.names $false WR_ADDR_$sub_A_1_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_2_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_2_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_2_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_2_Y[3]
1 1
.names $false WR_ADDR_$sub_A_2_Y[4]
1 1
.names $false WR_ADDR_$sub_A_2_Y[5]
1 1
.names $false WR_ADDR_$sub_A_2_Y[6]
1 1
.names $false WR_ADDR_$sub_A_2_Y[7]
1 1
.names $false WR_ADDR_$sub_A_2_Y[8]
1 1
.names $false WR_ADDR_$sub_A_2_Y[9]
1 1
.names $false WR_ADDR_$sub_A_2_Y[10]
1 1
.names $false WR_ADDR_$sub_A_2_Y[11]
1 1
.names $false WR_ADDR_$sub_A_2_Y[12]
1 1
.names $false WR_ADDR_$sub_A_2_Y[13]
1 1
.names $false WR_ADDR_$sub_A_2_Y[14]
1 1
.names $false WR_ADDR_$sub_A_2_Y[15]
1 1
.names $false WR_ADDR_$sub_A_2_Y[16]
1 1
.names $false WR_ADDR_$sub_A_2_Y[17]
1 1
.names $false WR_ADDR_$sub_A_2_Y[18]
1 1
.names $false WR_ADDR_$sub_A_2_Y[19]
1 1
.names $false WR_ADDR_$sub_A_2_Y[20]
1 1
.names $false WR_ADDR_$sub_A_2_Y[21]
1 1
.names $false WR_ADDR_$sub_A_2_Y[22]
1 1
.names $false WR_ADDR_$sub_A_2_Y[23]
1 1
.names $false WR_ADDR_$sub_A_2_Y[24]
1 1
.names $false WR_ADDR_$sub_A_2_Y[25]
1 1
.names $false WR_ADDR_$sub_A_2_Y[26]
1 1
.names $false WR_ADDR_$sub_A_2_Y[27]
1 1
.names $false WR_ADDR_$sub_A_2_Y[28]
1 1
.names $false WR_ADDR_$sub_A_2_Y[29]
1 1
.names $false WR_ADDR_$sub_A_2_Y[30]
1 1
.names $false WR_ADDR_$sub_A_2_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_3_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_3_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_3_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_3_Y[3]
1 1
.names $false WR_ADDR_$sub_A_3_Y[4]
1 1
.names $false WR_ADDR_$sub_A_3_Y[5]
1 1
.names $false WR_ADDR_$sub_A_3_Y[6]
1 1
.names $false WR_ADDR_$sub_A_3_Y[7]
1 1
.names $false WR_ADDR_$sub_A_3_Y[8]
1 1
.names $false WR_ADDR_$sub_A_3_Y[9]
1 1
.names $false WR_ADDR_$sub_A_3_Y[10]
1 1
.names $false WR_ADDR_$sub_A_3_Y[11]
1 1
.names $false WR_ADDR_$sub_A_3_Y[12]
1 1
.names $false WR_ADDR_$sub_A_3_Y[13]
1 1
.names $false WR_ADDR_$sub_A_3_Y[14]
1 1
.names $false WR_ADDR_$sub_A_3_Y[15]
1 1
.names $false WR_ADDR_$sub_A_3_Y[16]
1 1
.names $false WR_ADDR_$sub_A_3_Y[17]
1 1
.names $false WR_ADDR_$sub_A_3_Y[18]
1 1
.names $false WR_ADDR_$sub_A_3_Y[19]
1 1
.names $false WR_ADDR_$sub_A_3_Y[20]
1 1
.names $false WR_ADDR_$sub_A_3_Y[21]
1 1
.names $false WR_ADDR_$sub_A_3_Y[22]
1 1
.names $false WR_ADDR_$sub_A_3_Y[23]
1 1
.names $false WR_ADDR_$sub_A_3_Y[24]
1 1
.names $false WR_ADDR_$sub_A_3_Y[25]
1 1
.names $false WR_ADDR_$sub_A_3_Y[26]
1 1
.names $false WR_ADDR_$sub_A_3_Y[27]
1 1
.names $false WR_ADDR_$sub_A_3_Y[28]
1 1
.names $false WR_ADDR_$sub_A_3_Y[29]
1 1
.names $false WR_ADDR_$sub_A_3_Y[30]
1 1
.names $false WR_ADDR_$sub_A_3_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_4_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_4_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_4_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_4_Y[3]
1 1
.names $false WR_ADDR_$sub_A_4_Y[4]
1 1
.names $false WR_ADDR_$sub_A_4_Y[5]
1 1
.names $false WR_ADDR_$sub_A_4_Y[6]
1 1
.names $false WR_ADDR_$sub_A_4_Y[7]
1 1
.names $false WR_ADDR_$sub_A_4_Y[8]
1 1
.names $false WR_ADDR_$sub_A_4_Y[9]
1 1
.names $false WR_ADDR_$sub_A_4_Y[10]
1 1
.names $false WR_ADDR_$sub_A_4_Y[11]
1 1
.names $false WR_ADDR_$sub_A_4_Y[12]
1 1
.names $false WR_ADDR_$sub_A_4_Y[13]
1 1
.names $false WR_ADDR_$sub_A_4_Y[14]
1 1
.names $false WR_ADDR_$sub_A_4_Y[15]
1 1
.names $false WR_ADDR_$sub_A_4_Y[16]
1 1
.names $false WR_ADDR_$sub_A_4_Y[17]
1 1
.names $false WR_ADDR_$sub_A_4_Y[18]
1 1
.names $false WR_ADDR_$sub_A_4_Y[19]
1 1
.names $false WR_ADDR_$sub_A_4_Y[20]
1 1
.names $false WR_ADDR_$sub_A_4_Y[21]
1 1
.names $false WR_ADDR_$sub_A_4_Y[22]
1 1
.names $false WR_ADDR_$sub_A_4_Y[23]
1 1
.names $false WR_ADDR_$sub_A_4_Y[24]
1 1
.names $false WR_ADDR_$sub_A_4_Y[25]
1 1
.names $false WR_ADDR_$sub_A_4_Y[26]
1 1
.names $false WR_ADDR_$sub_A_4_Y[27]
1 1
.names $false WR_ADDR_$sub_A_4_Y[28]
1 1
.names $false WR_ADDR_$sub_A_4_Y[29]
1 1
.names $false WR_ADDR_$sub_A_4_Y[30]
1 1
.names $false WR_ADDR_$sub_A_4_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_5_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_5_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_5_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_5_Y[3]
1 1
.names $false WR_ADDR_$sub_A_5_Y[4]
1 1
.names $false WR_ADDR_$sub_A_5_Y[5]
1 1
.names $false WR_ADDR_$sub_A_5_Y[6]
1 1
.names $false WR_ADDR_$sub_A_5_Y[7]
1 1
.names $false WR_ADDR_$sub_A_5_Y[8]
1 1
.names $false WR_ADDR_$sub_A_5_Y[9]
1 1
.names $false WR_ADDR_$sub_A_5_Y[10]
1 1
.names $false WR_ADDR_$sub_A_5_Y[11]
1 1
.names $false WR_ADDR_$sub_A_5_Y[12]
1 1
.names $false WR_ADDR_$sub_A_5_Y[13]
1 1
.names $false WR_ADDR_$sub_A_5_Y[14]
1 1
.names $false WR_ADDR_$sub_A_5_Y[15]
1 1
.names $false WR_ADDR_$sub_A_5_Y[16]
1 1
.names $false WR_ADDR_$sub_A_5_Y[17]
1 1
.names $false WR_ADDR_$sub_A_5_Y[18]
1 1
.names $false WR_ADDR_$sub_A_5_Y[19]
1 1
.names $false WR_ADDR_$sub_A_5_Y[20]
1 1
.names $false WR_ADDR_$sub_A_5_Y[21]
1 1
.names $false WR_ADDR_$sub_A_5_Y[22]
1 1
.names $false WR_ADDR_$sub_A_5_Y[23]
1 1
.names $false WR_ADDR_$sub_A_5_Y[24]
1 1
.names $false WR_ADDR_$sub_A_5_Y[25]
1 1
.names $false WR_ADDR_$sub_A_5_Y[26]
1 1
.names $false WR_ADDR_$sub_A_5_Y[27]
1 1
.names $false WR_ADDR_$sub_A_5_Y[28]
1 1
.names $false WR_ADDR_$sub_A_5_Y[29]
1 1
.names $false WR_ADDR_$sub_A_5_Y[30]
1 1
.names $false WR_ADDR_$sub_A_5_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_6_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_6_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_6_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_6_Y[3]
1 1
.names $false WR_ADDR_$sub_A_6_Y[4]
1 1
.names $false WR_ADDR_$sub_A_6_Y[5]
1 1
.names $false WR_ADDR_$sub_A_6_Y[6]
1 1
.names $false WR_ADDR_$sub_A_6_Y[7]
1 1
.names $false WR_ADDR_$sub_A_6_Y[8]
1 1
.names $false WR_ADDR_$sub_A_6_Y[9]
1 1
.names $false WR_ADDR_$sub_A_6_Y[10]
1 1
.names $false WR_ADDR_$sub_A_6_Y[11]
1 1
.names $false WR_ADDR_$sub_A_6_Y[12]
1 1
.names $false WR_ADDR_$sub_A_6_Y[13]
1 1
.names $false WR_ADDR_$sub_A_6_Y[14]
1 1
.names $false WR_ADDR_$sub_A_6_Y[15]
1 1
.names $false WR_ADDR_$sub_A_6_Y[16]
1 1
.names $false WR_ADDR_$sub_A_6_Y[17]
1 1
.names $false WR_ADDR_$sub_A_6_Y[18]
1 1
.names $false WR_ADDR_$sub_A_6_Y[19]
1 1
.names $false WR_ADDR_$sub_A_6_Y[20]
1 1
.names $false WR_ADDR_$sub_A_6_Y[21]
1 1
.names $false WR_ADDR_$sub_A_6_Y[22]
1 1
.names $false WR_ADDR_$sub_A_6_Y[23]
1 1
.names $false WR_ADDR_$sub_A_6_Y[24]
1 1
.names $false WR_ADDR_$sub_A_6_Y[25]
1 1
.names $false WR_ADDR_$sub_A_6_Y[26]
1 1
.names $false WR_ADDR_$sub_A_6_Y[27]
1 1
.names $false WR_ADDR_$sub_A_6_Y[28]
1 1
.names $false WR_ADDR_$sub_A_6_Y[29]
1 1
.names $false WR_ADDR_$sub_A_6_Y[30]
1 1
.names $false WR_ADDR_$sub_A_6_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_7_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_7_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_7_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_7_Y[3]
1 1
.names $false WR_ADDR_$sub_A_7_Y[4]
1 1
.names $false WR_ADDR_$sub_A_7_Y[5]
1 1
.names $false WR_ADDR_$sub_A_7_Y[6]
1 1
.names $false WR_ADDR_$sub_A_7_Y[7]
1 1
.names $false WR_ADDR_$sub_A_7_Y[8]
1 1
.names $false WR_ADDR_$sub_A_7_Y[9]
1 1
.names $false WR_ADDR_$sub_A_7_Y[10]
1 1
.names $false WR_ADDR_$sub_A_7_Y[11]
1 1
.names $false WR_ADDR_$sub_A_7_Y[12]
1 1
.names $false WR_ADDR_$sub_A_7_Y[13]
1 1
.names $false WR_ADDR_$sub_A_7_Y[14]
1 1
.names $false WR_ADDR_$sub_A_7_Y[15]
1 1
.names $false WR_ADDR_$sub_A_7_Y[16]
1 1
.names $false WR_ADDR_$sub_A_7_Y[17]
1 1
.names $false WR_ADDR_$sub_A_7_Y[18]
1 1
.names $false WR_ADDR_$sub_A_7_Y[19]
1 1
.names $false WR_ADDR_$sub_A_7_Y[20]
1 1
.names $false WR_ADDR_$sub_A_7_Y[21]
1 1
.names $false WR_ADDR_$sub_A_7_Y[22]
1 1
.names $false WR_ADDR_$sub_A_7_Y[23]
1 1
.names $false WR_ADDR_$sub_A_7_Y[24]
1 1
.names $false WR_ADDR_$sub_A_7_Y[25]
1 1
.names $false WR_ADDR_$sub_A_7_Y[26]
1 1
.names $false WR_ADDR_$sub_A_7_Y[27]
1 1
.names $false WR_ADDR_$sub_A_7_Y[28]
1 1
.names $false WR_ADDR_$sub_A_7_Y[29]
1 1
.names $false WR_ADDR_$sub_A_7_Y[30]
1 1
.names $false WR_ADDR_$sub_A_7_Y[31]
1 1
.names WR_ADDR[0] WR_ADDR_$sub_A_Y[0]
1 1
.names WR_ADDR[1] WR_ADDR_$sub_A_Y[1]
1 1
.names WR_ADDR[2] WR_ADDR_$sub_A_Y[2]
1 1
.names WR_ADDR[3] WR_ADDR_$sub_A_Y[3]
1 1
.names $false WR_ADDR_$sub_A_Y[4]
1 1
.names $false WR_ADDR_$sub_A_Y[5]
1 1
.names $false WR_ADDR_$sub_A_Y[6]
1 1
.names $false WR_ADDR_$sub_A_Y[7]
1 1
.names $false WR_ADDR_$sub_A_Y[8]
1 1
.names $false WR_ADDR_$sub_A_Y[9]
1 1
.names $false WR_ADDR_$sub_A_Y[10]
1 1
.names $false WR_ADDR_$sub_A_Y[11]
1 1
.names $false WR_ADDR_$sub_A_Y[12]
1 1
.names $false WR_ADDR_$sub_A_Y[13]
1 1
.names $false WR_ADDR_$sub_A_Y[14]
1 1
.names $false WR_ADDR_$sub_A_Y[15]
1 1
.names $false WR_ADDR_$sub_A_Y[16]
1 1
.names $false WR_ADDR_$sub_A_Y[17]
1 1
.names $false WR_ADDR_$sub_A_Y[18]
1 1
.names $false WR_ADDR_$sub_A_Y[19]
1 1
.names $false WR_ADDR_$sub_A_Y[20]
1 1
.names $false WR_ADDR_$sub_A_Y[21]
1 1
.names $false WR_ADDR_$sub_A_Y[22]
1 1
.names $false WR_ADDR_$sub_A_Y[23]
1 1
.names $false WR_ADDR_$sub_A_Y[24]
1 1
.names $false WR_ADDR_$sub_A_Y[25]
1 1
.names $false WR_ADDR_$sub_A_Y[26]
1 1
.names $false WR_ADDR_$sub_A_Y[27]
1 1
.names $false WR_ADDR_$sub_A_Y[28]
1 1
.names $false WR_ADDR_$sub_A_Y[29]
1 1
.names $false WR_ADDR_$sub_A_Y[30]
1 1
.names $false WR_ADDR_$sub_A_Y[31]
1 1
.names $true i[0]
1 1
.names $false i[1]
1 1
.names $false i[2]
1 1
.names $false i[3]
1 1
.names $false i[4]
1 1
.names $false i[5]
1 1
.names $false i[6]
1 1
.names $false i[7]
1 1
.names $false i[8]
1 1
.names $false i[9]
1 1
.names $false i[10]
1 1
.names $false i[11]
1 1
.names $false i[12]
1 1
.names $false i[13]
1 1
.names $false i[14]
1 1
.names $false i[15]
1 1
.names $false i[16]
1 1
.names $false i[17]
1 1
.names $false i[18]
1 1
.names $false i[19]
1 1
.names $false i[20]
1 1
.names $false i[21]
1 1
.names $false i[22]
1 1
.names $false i[23]
1 1
.names $false i[24]
1 1
.names $false i[25]
1 1
.names $false i[26]
1 1
.names $false i[27]
1 1
.names $false i[28]
1 1
.names $false i[29]
1 1
.names $false i[30]
1 1
.names $false i[31]
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:60$12.last_clk
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:60$12.this_clk
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:67$13.last_clk
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:67$13.this_clk
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:76$14.last_clk
1 1
.names $undef port_active$func$regression_test/benchmark/_VERILOG/common/mem.v:76$14.this_clk
1 1
.end
