adder_10p10e10.vhd,vhdl,xil_defaultlib,../../../../klt_ddc.srcs/sources_1/ip/adder_10p10e10/sim/adder_10p10e10.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
