;redcode
;assert 1
	SPL 0, #952
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <127, 106
	ADD #10, <1
	ADD @-1, 0
	JMP <-157, 100
	JMP @12, #200
	SUB -207, <-120
	JMP 0, 9
	JMP @12, #200
	SUB -7, <-20
	SUB #10, <1
	SUB @121, 106
	SLT #112, <-63
	SUB @-1, 0
	SUB @-127, 100
	SUB 0, 90
	SUB 0, 9
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, #952
	DJN 0, #952
	JMN 0, 2
	SUB 12, @10
	DAT <-10, #9
	ADD 270, 60
	MOV -127, 100
	SPL 80, 5
	SUB -207, <-186
	ADD 201, 120
	ADD -700, -600
	ADD #10, <1
	ADD #10, <1
	SUB -207, <-120
	ADD #-10, 9
	ADD @-1, 0
	JMZ 210, 30
	SLT 20, @12
	SPL 0, #952
	SPL 0, #952
	SPL 0, #952
	MOV -1, <-20
	ADD #-10, 9
	MOV -127, 100
	MOV -127, 100
	SPL 0, #952
	ADD 1, 520
	CMP -207, <-120
