Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May  4 14:43:58 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gestione_control_sets_placed.rpt
| Design       : gestione
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      7 |            1 |
|     10 |            1 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------+------------------+------------------+----------------+
|       Clock Signal      |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+----------------------+------------------+------------------+----------------+
|  vgaclock/inst/clk_out1 |                      |                  |                1 |              1 |
|  vgaclock/inst/clk_out1 | vgacmd/sincH7_out    | vgacmd/blank2    |                1 |              1 |
|  vgaclock/inst/clk_out1 | vgacmd/sincV_i_1_n_0 | vgacmd/blank2    |                1 |              1 |
|  clk_IBUF               |                      |                  |                3 |              7 |
|  vgaclock/inst/clk_out1 | vgacmd/vcount        | vgacmd/blank2    |                3 |             10 |
|  vgaclock/inst/clk_out1 |                      | vgacmd/blank2    |                4 |             13 |
+-------------------------+----------------------+------------------+------------------+----------------+


