
Working.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056d4  080002cc  080002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080059a0  080059a0  000159a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080059d8  080059d8  000159d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080059e0  080059e0  000159e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080059e4  080059e4  000159e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  080059e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000022c  24000010  080059f8  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400023c  080059f8  0002023c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001feac  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002e77  00000000  00000000  0003feea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001030  00000000  00000000  00042d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000f58  00000000  00000000  00043d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032956  00000000  00000000  00044cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014e82  00000000  00000000  00077646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014bd68  00000000  00000000  0008c4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001d8230  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000445c  00000000  00000000  001d8284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	; (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08005988 	.word	0x08005988

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	; (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	; (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	; (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	08005988 	.word	0x08005988

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b96e 	b.w	8000600 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	4604      	mov	r4, r0
 8000344:	468c      	mov	ip, r1
 8000346:	2b00      	cmp	r3, #0
 8000348:	f040 8083 	bne.w	8000452 <__udivmoddi4+0x116>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d947      	bls.n	80003e2 <__udivmoddi4+0xa6>
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	b142      	cbz	r2, 800036a <__udivmoddi4+0x2e>
 8000358:	f1c2 0020 	rsb	r0, r2, #32
 800035c:	fa24 f000 	lsr.w	r0, r4, r0
 8000360:	4091      	lsls	r1, r2
 8000362:	4097      	lsls	r7, r2
 8000364:	ea40 0c01 	orr.w	ip, r0, r1
 8000368:	4094      	lsls	r4, r2
 800036a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800036e:	0c23      	lsrs	r3, r4, #16
 8000370:	fbbc f6f8 	udiv	r6, ip, r8
 8000374:	fa1f fe87 	uxth.w	lr, r7
 8000378:	fb08 c116 	mls	r1, r8, r6, ip
 800037c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000380:	fb06 f10e 	mul.w	r1, r6, lr
 8000384:	4299      	cmp	r1, r3
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x60>
 8000388:	18fb      	adds	r3, r7, r3
 800038a:	f106 30ff 	add.w	r0, r6, #4294967295
 800038e:	f080 8119 	bcs.w	80005c4 <__udivmoddi4+0x288>
 8000392:	4299      	cmp	r1, r3
 8000394:	f240 8116 	bls.w	80005c4 <__udivmoddi4+0x288>
 8000398:	3e02      	subs	r6, #2
 800039a:	443b      	add	r3, r7
 800039c:	1a5b      	subs	r3, r3, r1
 800039e:	b2a4      	uxth	r4, r4
 80003a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a4:	fb08 3310 	mls	r3, r8, r0, r3
 80003a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003ac:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	d909      	bls.n	80003c8 <__udivmoddi4+0x8c>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	f080 8105 	bcs.w	80005c8 <__udivmoddi4+0x28c>
 80003be:	45a6      	cmp	lr, r4
 80003c0:	f240 8102 	bls.w	80005c8 <__udivmoddi4+0x28c>
 80003c4:	3802      	subs	r0, #2
 80003c6:	443c      	add	r4, r7
 80003c8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	2600      	movs	r6, #0
 80003d2:	b11d      	cbz	r5, 80003dc <__udivmoddi4+0xa0>
 80003d4:	40d4      	lsrs	r4, r2
 80003d6:	2300      	movs	r3, #0
 80003d8:	e9c5 4300 	strd	r4, r3, [r5]
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xaa>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f282 	clz	r2, r2
 80003ea:	2a00      	cmp	r2, #0
 80003ec:	d150      	bne.n	8000490 <__udivmoddi4+0x154>
 80003ee:	1bcb      	subs	r3, r1, r7
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f f887 	uxth.w	r8, r7
 80003f8:	2601      	movs	r6, #1
 80003fa:	fbb3 fcfe 	udiv	ip, r3, lr
 80003fe:	0c21      	lsrs	r1, r4, #16
 8000400:	fb0e 331c 	mls	r3, lr, ip, r3
 8000404:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000408:	fb08 f30c 	mul.w	r3, r8, ip
 800040c:	428b      	cmp	r3, r1
 800040e:	d907      	bls.n	8000420 <__udivmoddi4+0xe4>
 8000410:	1879      	adds	r1, r7, r1
 8000412:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000416:	d202      	bcs.n	800041e <__udivmoddi4+0xe2>
 8000418:	428b      	cmp	r3, r1
 800041a:	f200 80e9 	bhi.w	80005f0 <__udivmoddi4+0x2b4>
 800041e:	4684      	mov	ip, r0
 8000420:	1ac9      	subs	r1, r1, r3
 8000422:	b2a3      	uxth	r3, r4
 8000424:	fbb1 f0fe 	udiv	r0, r1, lr
 8000428:	fb0e 1110 	mls	r1, lr, r0, r1
 800042c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000430:	fb08 f800 	mul.w	r8, r8, r0
 8000434:	45a0      	cmp	r8, r4
 8000436:	d907      	bls.n	8000448 <__udivmoddi4+0x10c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x10a>
 8000440:	45a0      	cmp	r8, r4
 8000442:	f200 80d9 	bhi.w	80005f8 <__udivmoddi4+0x2bc>
 8000446:	4618      	mov	r0, r3
 8000448:	eba4 0408 	sub.w	r4, r4, r8
 800044c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000450:	e7bf      	b.n	80003d2 <__udivmoddi4+0x96>
 8000452:	428b      	cmp	r3, r1
 8000454:	d909      	bls.n	800046a <__udivmoddi4+0x12e>
 8000456:	2d00      	cmp	r5, #0
 8000458:	f000 80b1 	beq.w	80005be <__udivmoddi4+0x282>
 800045c:	2600      	movs	r6, #0
 800045e:	e9c5 0100 	strd	r0, r1, [r5]
 8000462:	4630      	mov	r0, r6
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	fab3 f683 	clz	r6, r3
 800046e:	2e00      	cmp	r6, #0
 8000470:	d14a      	bne.n	8000508 <__udivmoddi4+0x1cc>
 8000472:	428b      	cmp	r3, r1
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0x140>
 8000476:	4282      	cmp	r2, r0
 8000478:	f200 80b8 	bhi.w	80005ec <__udivmoddi4+0x2b0>
 800047c:	1a84      	subs	r4, r0, r2
 800047e:	eb61 0103 	sbc.w	r1, r1, r3
 8000482:	2001      	movs	r0, #1
 8000484:	468c      	mov	ip, r1
 8000486:	2d00      	cmp	r5, #0
 8000488:	d0a8      	beq.n	80003dc <__udivmoddi4+0xa0>
 800048a:	e9c5 4c00 	strd	r4, ip, [r5]
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0xa0>
 8000490:	f1c2 0320 	rsb	r3, r2, #32
 8000494:	fa20 f603 	lsr.w	r6, r0, r3
 8000498:	4097      	lsls	r7, r2
 800049a:	fa01 f002 	lsl.w	r0, r1, r2
 800049e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a2:	40d9      	lsrs	r1, r3
 80004a4:	4330      	orrs	r0, r6
 80004a6:	0c03      	lsrs	r3, r0, #16
 80004a8:	fbb1 f6fe 	udiv	r6, r1, lr
 80004ac:	fa1f f887 	uxth.w	r8, r7
 80004b0:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004b8:	fb06 f108 	mul.w	r1, r6, r8
 80004bc:	4299      	cmp	r1, r3
 80004be:	fa04 f402 	lsl.w	r4, r4, r2
 80004c2:	d909      	bls.n	80004d8 <__udivmoddi4+0x19c>
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ca:	f080 808d 	bcs.w	80005e8 <__udivmoddi4+0x2ac>
 80004ce:	4299      	cmp	r1, r3
 80004d0:	f240 808a 	bls.w	80005e8 <__udivmoddi4+0x2ac>
 80004d4:	3e02      	subs	r6, #2
 80004d6:	443b      	add	r3, r7
 80004d8:	1a5b      	subs	r3, r3, r1
 80004da:	b281      	uxth	r1, r0
 80004dc:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e0:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb00 f308 	mul.w	r3, r0, r8
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d907      	bls.n	8000500 <__udivmoddi4+0x1c4>
 80004f0:	1879      	adds	r1, r7, r1
 80004f2:	f100 3cff 	add.w	ip, r0, #4294967295
 80004f6:	d273      	bcs.n	80005e0 <__udivmoddi4+0x2a4>
 80004f8:	428b      	cmp	r3, r1
 80004fa:	d971      	bls.n	80005e0 <__udivmoddi4+0x2a4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4439      	add	r1, r7
 8000500:	1acb      	subs	r3, r1, r3
 8000502:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000506:	e778      	b.n	80003fa <__udivmoddi4+0xbe>
 8000508:	f1c6 0c20 	rsb	ip, r6, #32
 800050c:	fa03 f406 	lsl.w	r4, r3, r6
 8000510:	fa22 f30c 	lsr.w	r3, r2, ip
 8000514:	431c      	orrs	r4, r3
 8000516:	fa20 f70c 	lsr.w	r7, r0, ip
 800051a:	fa01 f306 	lsl.w	r3, r1, r6
 800051e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000522:	fa21 f10c 	lsr.w	r1, r1, ip
 8000526:	431f      	orrs	r7, r3
 8000528:	0c3b      	lsrs	r3, r7, #16
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fa1f f884 	uxth.w	r8, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053a:	fb09 fa08 	mul.w	sl, r9, r8
 800053e:	458a      	cmp	sl, r1
 8000540:	fa02 f206 	lsl.w	r2, r2, r6
 8000544:	fa00 f306 	lsl.w	r3, r0, r6
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x220>
 800054a:	1861      	adds	r1, r4, r1
 800054c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000550:	d248      	bcs.n	80005e4 <__udivmoddi4+0x2a8>
 8000552:	458a      	cmp	sl, r1
 8000554:	d946      	bls.n	80005e4 <__udivmoddi4+0x2a8>
 8000556:	f1a9 0902 	sub.w	r9, r9, #2
 800055a:	4421      	add	r1, r4
 800055c:	eba1 010a 	sub.w	r1, r1, sl
 8000560:	b2bf      	uxth	r7, r7
 8000562:	fbb1 f0fe 	udiv	r0, r1, lr
 8000566:	fb0e 1110 	mls	r1, lr, r0, r1
 800056a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800056e:	fb00 f808 	mul.w	r8, r0, r8
 8000572:	45b8      	cmp	r8, r7
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x24a>
 8000576:	19e7      	adds	r7, r4, r7
 8000578:	f100 31ff 	add.w	r1, r0, #4294967295
 800057c:	d22e      	bcs.n	80005dc <__udivmoddi4+0x2a0>
 800057e:	45b8      	cmp	r8, r7
 8000580:	d92c      	bls.n	80005dc <__udivmoddi4+0x2a0>
 8000582:	3802      	subs	r0, #2
 8000584:	4427      	add	r7, r4
 8000586:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058a:	eba7 0708 	sub.w	r7, r7, r8
 800058e:	fba0 8902 	umull	r8, r9, r0, r2
 8000592:	454f      	cmp	r7, r9
 8000594:	46c6      	mov	lr, r8
 8000596:	4649      	mov	r1, r9
 8000598:	d31a      	bcc.n	80005d0 <__udivmoddi4+0x294>
 800059a:	d017      	beq.n	80005cc <__udivmoddi4+0x290>
 800059c:	b15d      	cbz	r5, 80005b6 <__udivmoddi4+0x27a>
 800059e:	ebb3 020e 	subs.w	r2, r3, lr
 80005a2:	eb67 0701 	sbc.w	r7, r7, r1
 80005a6:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005aa:	40f2      	lsrs	r2, r6
 80005ac:	ea4c 0202 	orr.w	r2, ip, r2
 80005b0:	40f7      	lsrs	r7, r6
 80005b2:	e9c5 2700 	strd	r2, r7, [r5]
 80005b6:	2600      	movs	r6, #0
 80005b8:	4631      	mov	r1, r6
 80005ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005be:	462e      	mov	r6, r5
 80005c0:	4628      	mov	r0, r5
 80005c2:	e70b      	b.n	80003dc <__udivmoddi4+0xa0>
 80005c4:	4606      	mov	r6, r0
 80005c6:	e6e9      	b.n	800039c <__udivmoddi4+0x60>
 80005c8:	4618      	mov	r0, r3
 80005ca:	e6fd      	b.n	80003c8 <__udivmoddi4+0x8c>
 80005cc:	4543      	cmp	r3, r8
 80005ce:	d2e5      	bcs.n	800059c <__udivmoddi4+0x260>
 80005d0:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d4:	eb69 0104 	sbc.w	r1, r9, r4
 80005d8:	3801      	subs	r0, #1
 80005da:	e7df      	b.n	800059c <__udivmoddi4+0x260>
 80005dc:	4608      	mov	r0, r1
 80005de:	e7d2      	b.n	8000586 <__udivmoddi4+0x24a>
 80005e0:	4660      	mov	r0, ip
 80005e2:	e78d      	b.n	8000500 <__udivmoddi4+0x1c4>
 80005e4:	4681      	mov	r9, r0
 80005e6:	e7b9      	b.n	800055c <__udivmoddi4+0x220>
 80005e8:	4666      	mov	r6, ip
 80005ea:	e775      	b.n	80004d8 <__udivmoddi4+0x19c>
 80005ec:	4630      	mov	r0, r6
 80005ee:	e74a      	b.n	8000486 <__udivmoddi4+0x14a>
 80005f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f4:	4439      	add	r1, r7
 80005f6:	e713      	b.n	8000420 <__udivmoddi4+0xe4>
 80005f8:	3802      	subs	r0, #2
 80005fa:	443c      	add	r4, r7
 80005fc:	e724      	b.n	8000448 <__udivmoddi4+0x10c>
 80005fe:	bf00      	nop

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <ADC_SERVICE_ROUTINE>:

#include "ADS8588H.h"
#include "main.h"
#include "HelperCommand.h"

void ADC_SERVICE_ROUTINE(ADC_DATA_t *ADC_DATA) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  // Begin conversion
  ADS8588H_CONV_AB();
 800060c:	f000 f88a 	bl	8000724 <ADS8588H_CONV_AB>
  /** TODO, Should not need this,
   * Board needs a interrupt tied to falling edge of BUSY(?)
   * Wait out BUSY and OSR
   */
  TIM14WaitUntil(BUSYWAIT);
 8000610:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000614:	f000 f8b8 	bl	8000788 <TIM14WaitUntil>
  //delay_5ns(WAIT_OUT_CONVERSION_TIME_200us);

  ADS8588H_READ_8CH(ADC_DATA);
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f000 f805 	bl	8000628 <ADS8588H_READ_8CH>
  return;
 800061e:	bf00      	nop
}
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <ADS8588H_READ_8CH>:

void ADS8588H_READ_8CH(ADC_DATA_t *ADC_DATA) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  // Lower CS to enable data conversion
	HAL_GPIO_WritePin(ADC_CS_GPIO_Port, ADC_CS_Pin, RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	2101      	movs	r1, #1
 8000634:	4837      	ldr	r0, [pc, #220]	; (8000714 <ADS8588H_READ_8CH+0xec>)
 8000636:	f001 f887 	bl	8001748 <HAL_GPIO_WritePin>

  for (int channel = 0; channel < QTY_DIFF_CHANNELS; channel++)
 800063a:	2300      	movs	r3, #0
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	e05d      	b.n	80006fc <ADS8588H_READ_8CH+0xd4>
  {
    for (int stepping = CLK_CYCLES; stepping >= 0; stepping--)
 8000640:	230f      	movs	r3, #15
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	e054      	b.n	80006f0 <ADS8588H_READ_8CH+0xc8>
    {
    	//Timer is very sensitive to abstraction ???
		while(TIM14->CNT <=HalfDutyCycle);
 8000646:	bf00      	nop
 8000648:	4b33      	ldr	r3, [pc, #204]	; (8000718 <ADS8588H_READ_8CH+0xf0>)
 800064a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800064c:	4b32      	ldr	r3, [pc, #200]	; (8000718 <ADS8588H_READ_8CH+0xf0>)
 800064e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000650:	085b      	lsrs	r3, r3, #1
 8000652:	429a      	cmp	r2, r3
 8000654:	d9f8      	bls.n	8000648 <ADS8588H_READ_8CH+0x20>
		TIM14->CNT = RESET;
 8000656:	4b30      	ldr	r3, [pc, #192]	; (8000718 <ADS8588H_READ_8CH+0xf0>)
 8000658:	2200      	movs	r2, #0
 800065a:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_GPIO_WritePin(ADC_SCLK_GPIO_Port,ADC_SCLK_Pin,RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	2102      	movs	r1, #2
 8000660:	482c      	ldr	r0, [pc, #176]	; (8000714 <ADS8588H_READ_8CH+0xec>)
 8000662:	f001 f871 	bl	8001748 <HAL_GPIO_WritePin>

		ADC_DATA->ADC1_8 |= (HAL_GPIO_ReadPin(ADC1_8_GPIO_Port,ADC1_8_Pin)<< stepping);
 8000666:	2180      	movs	r1, #128	; 0x80
 8000668:	482c      	ldr	r0, [pc, #176]	; (800071c <ADS8588H_READ_8CH+0xf4>)
 800066a:	f001 f855 	bl	8001718 <HAL_GPIO_ReadPin>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	68bb      	ldr	r3, [r7, #8]
 8000674:	fa02 f103 	lsl.w	r1, r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	881b      	ldrh	r3, [r3, #0]
 800067c:	b21a      	sxth	r2, r3
 800067e:	b20b      	sxth	r3, r1
 8000680:	4313      	orrs	r3, r2
 8000682:	b21b      	sxth	r3, r3
 8000684:	b29a      	uxth	r2, r3
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	801a      	strh	r2, [r3, #0]
		ADC_DATA->ADC9_16 |= (HAL_GPIO_ReadPin(ADC9_16_GPIO_Port,ADC9_16_Pin)<< stepping);
 800068a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800068e:	4823      	ldr	r0, [pc, #140]	; (800071c <ADS8588H_READ_8CH+0xf4>)
 8000690:	f001 f842 	bl	8001718 <HAL_GPIO_ReadPin>
 8000694:	4603      	mov	r3, r0
 8000696:	461a      	mov	r2, r3
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	fa02 f103 	lsl.w	r1, r2, r3
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	885b      	ldrh	r3, [r3, #2]
 80006a2:	b21a      	sxth	r2, r3
 80006a4:	b20b      	sxth	r3, r1
 80006a6:	4313      	orrs	r3, r2
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	805a      	strh	r2, [r3, #2]
		ADC_DATA->ADC17_24 |= (HAL_GPIO_ReadPin(ADC17_24_GPIO_Port,ADC17_24_Pin)<< stepping);
 80006b0:	2108      	movs	r1, #8
 80006b2:	481b      	ldr	r0, [pc, #108]	; (8000720 <ADS8588H_READ_8CH+0xf8>)
 80006b4:	f001 f830 	bl	8001718 <HAL_GPIO_ReadPin>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	fa02 f103 	lsl.w	r1, r2, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	889b      	ldrh	r3, [r3, #4]
 80006c6:	b21a      	sxth	r2, r3
 80006c8:	b20b      	sxth	r3, r1
 80006ca:	4313      	orrs	r3, r2
 80006cc:	b21b      	sxth	r3, r3
 80006ce:	b29a      	uxth	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	809a      	strh	r2, [r3, #4]
		ADC_DATA->DataPoint++;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	88db      	ldrh	r3, [r3, #6]
 80006d8:	3301      	adds	r3, #1
 80006da:	b29a      	uxth	r2, r3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	80da      	strh	r2, [r3, #6]
		HAL_GPIO_WritePin(ADC_SCLK_GPIO_Port,ADC_SCLK_Pin,SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	2102      	movs	r1, #2
 80006e4:	480b      	ldr	r0, [pc, #44]	; (8000714 <ADS8588H_READ_8CH+0xec>)
 80006e6:	f001 f82f 	bl	8001748 <HAL_GPIO_WritePin>
    for (int stepping = CLK_CYCLES; stepping >= 0; stepping--)
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	3b01      	subs	r3, #1
 80006ee:	60bb      	str	r3, [r7, #8]
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	daa7      	bge.n	8000646 <ADS8588H_READ_8CH+0x1e>
  for (int channel = 0; channel < QTY_DIFF_CHANNELS; channel++)
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	3301      	adds	r3, #1
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	2b07      	cmp	r3, #7
 8000700:	dd9e      	ble.n	8000640 <ADS8588H_READ_8CH+0x18>
    }
//    convertData(channel, &ADC_Strain_Guage_1);
//    convertData(channel, &ADC_Strain_Guage_2);
//    convertData(channel, &ADC_General_Purpose_1);
  }
  HAL_GPIO_WritePin(ADC_CS_GPIO_Port, ADC_CS_Pin, RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	2101      	movs	r1, #1
 8000706:	4803      	ldr	r0, [pc, #12]	; (8000714 <ADS8588H_READ_8CH+0xec>)
 8000708:	f001 f81e 	bl	8001748 <HAL_GPIO_WritePin>
}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	58021800 	.word	0x58021800
 8000718:	40002000 	.word	0x40002000
 800071c:	58021400 	.word	0x58021400
 8000720:	58021000 	.word	0x58021000

08000724 <ADS8588H_CONV_AB>:
//        ADC_ABS_RANGE;
//  }
//  ADC->bit_collector = 0;
//}

void ADS8588H_CONV_AB() {
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ADC_CONV_AB_GPIO_Port, ADC_CONV_AB_Pin, RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072e:	4807      	ldr	r0, [pc, #28]	; (800074c <ADS8588H_CONV_AB+0x28>)
 8000730:	f001 f80a 	bl	8001748 <HAL_GPIO_WritePin>
	TIM14WaitUntil(SMALLWAIT);
 8000734:	2064      	movs	r0, #100	; 0x64
 8000736:	f000 f827 	bl	8000788 <TIM14WaitUntil>
  	HAL_GPIO_WritePin(ADC_CONV_AB_GPIO_Port, ADC_CONV_AB_Pin, SET);
 800073a:	2201      	movs	r2, #1
 800073c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000740:	4802      	ldr	r0, [pc, #8]	; (800074c <ADS8588H_CONV_AB+0x28>)
 8000742:	f001 f801 	bl	8001748 <HAL_GPIO_WritePin>
}
 8000746:	bf00      	nop
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	58021400 	.word	0x58021400

08000750 <ADS8588H_reset>:

void ADS8588H_reset() {
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	TIM14WaitUntil(SMALLWAIT);
 8000754:	2064      	movs	r0, #100	; 0x64
 8000756:	f000 f817 	bl	8000788 <TIM14WaitUntil>
	HAL_GPIO_WritePin(ADC_RESET_GPIO_Port, ADC_RESET_Pin, SET);
 800075a:	2201      	movs	r2, #1
 800075c:	2102      	movs	r1, #2
 800075e:	4806      	ldr	r0, [pc, #24]	; (8000778 <ADS8588H_reset+0x28>)
 8000760:	f000 fff2 	bl	8001748 <HAL_GPIO_WritePin>
	TIM14WaitUntil(SMALLWAIT);
 8000764:	2064      	movs	r0, #100	; 0x64
 8000766:	f000 f80f 	bl	8000788 <TIM14WaitUntil>
	HAL_GPIO_WritePin(ADC_RESET_GPIO_Port, ADC_RESET_Pin, RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	2102      	movs	r1, #2
 800076e:	4802      	ldr	r0, [pc, #8]	; (8000778 <ADS8588H_reset+0x28>)
 8000770:	f000 ffea 	bl	8001748 <HAL_GPIO_WritePin>
}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	58020c00 	.word	0x58020c00

0800077c <ADS8588H_init>:

void ADS8588H_init() {
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /*
   * From section 7.4.1.6 of data sheet
   * Needed for settling internal references.
   */
  ADS8588H_reset();
 8000780:	f7ff ffe6 	bl	8000750 <ADS8588H_reset>
  return;
 8000784:	bf00      	nop
}
 8000786:	bd80      	pop	{r7, pc}

08000788 <TIM14WaitUntil>:
#include "stm32h723xx.h"
/**
 * @brief Wait time tick is based off of what ever Timer14 is
 * configured for.
 */
void TIM14WaitUntil(uint16_t WaitLength){
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	80fb      	strh	r3, [r7, #6]
	while((TIM14->CNT) <= WaitLength);
 8000792:	bf00      	nop
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <TIM14WaitUntil+0x28>)
 8000796:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000798:	88fb      	ldrh	r3, [r7, #6]
 800079a:	429a      	cmp	r2, r3
 800079c:	d9fa      	bls.n	8000794 <TIM14WaitUntil+0xc>
	TIM14->CNT = RESET;
 800079e:	4b04      	ldr	r3, [pc, #16]	; (80007b0 <TIM14WaitUntil+0x28>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80007a4:	bf00      	nop
 80007a6:	370c      	adds	r7, #12
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	40002000 	.word	0x40002000

080007b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ba:	f000 fc63 	bl	8001084 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007be:	f000 f819 	bl	80007f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c2:	f000 f931 	bl	8000a28 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007c6:	f000 f8e3 	bl	8000990 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 80007ca:	f000 f881 	bl	80008d0 <MX_TIM7_Init>
  MX_TIM14_Init();
 80007ce:	f000 f8b9 	bl	8000944 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  ADS8588H_init();
 80007d2:	f7ff ffd3 	bl	800077c <ADS8588H_init>
  ADC_DATA_t ADC_DATA = {0};
 80007d6:	463b      	mov	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Enter task list
	  if (StartADCFlag == 1)
 80007de:	4b04      	ldr	r3, [pc, #16]	; (80007f0 <main+0x3c>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d1fb      	bne.n	80007de <main+0x2a>
	  {
		  ADC_SERVICE_ROUTINE(&ADC_DATA);
 80007e6:	463b      	mov	r3, r7
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff0b 	bl	8000604 <ADC_SERVICE_ROUTINE>
	  if (StartADCFlag == 1)
 80007ee:	e7f6      	b.n	80007de <main+0x2a>
 80007f0:	2400002c 	.word	0x2400002c

080007f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b09c      	sub	sp, #112	; 0x70
 80007f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007fe:	224c      	movs	r2, #76	; 0x4c
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f005 f8b8 	bl	8005978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	2220      	movs	r2, #32
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f005 f8b2 	bl	8005978 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000814:	2002      	movs	r0, #2
 8000816:	f000 ffcb 	bl	80017b0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800081a:	2300      	movs	r3, #0
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	4b2b      	ldr	r3, [pc, #172]	; (80008cc <SystemClock_Config+0xd8>)
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	4a2a      	ldr	r2, [pc, #168]	; (80008cc <SystemClock_Config+0xd8>)
 8000824:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000828:	6193      	str	r3, [r2, #24]
 800082a:	4b28      	ldr	r3, [pc, #160]	; (80008cc <SystemClock_Config+0xd8>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000832:	603b      	str	r3, [r7, #0]
 8000834:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000836:	bf00      	nop
 8000838:	4b24      	ldr	r3, [pc, #144]	; (80008cc <SystemClock_Config+0xd8>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000844:	d1f8      	bne.n	8000838 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000846:	2301      	movs	r3, #1
 8000848:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800084a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800084e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000850:	2302      	movs	r3, #2
 8000852:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000854:	2302      	movs	r3, #2
 8000856:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000858:	2304      	movs	r3, #4
 800085a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800085c:	f240 1313 	movw	r3, #275	; 0x113
 8000860:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000862:	2301      	movs	r3, #1
 8000864:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000866:	2304      	movs	r3, #4
 8000868:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800086a:	2302      	movs	r3, #2
 800086c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800086e:	2304      	movs	r3, #4
 8000870:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000872:	2300      	movs	r3, #0
 8000874:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087e:	4618      	mov	r0, r3
 8000880:	f000 ffd0 	bl	8001824 <HAL_RCC_OscConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800088a:	f000 fa5f 	bl	8000d4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088e:	233f      	movs	r3, #63	; 0x3f
 8000890:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000892:	2303      	movs	r3, #3
 8000894:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800089a:	2308      	movs	r3, #8
 800089c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800089e:	2340      	movs	r3, #64	; 0x40
 80008a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008a2:	2340      	movs	r3, #64	; 0x40
 80008a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008aa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008ac:	2340      	movs	r3, #64	; 0x40
 80008ae:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	2103      	movs	r1, #3
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 fb61 	bl	8001f7c <HAL_RCC_ClockConfig>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80008c0:	f000 fa44 	bl	8000d4c <Error_Handler>
  }
}
 80008c4:	bf00      	nop
 80008c6:	3770      	adds	r7, #112	; 0x70
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	58024800 	.word	0x58024800

080008d0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80008e0:	4b16      	ldr	r3, [pc, #88]	; (800093c <MX_TIM7_Init+0x6c>)
 80008e2:	4a17      	ldr	r2, [pc, #92]	; (8000940 <MX_TIM7_Init+0x70>)
 80008e4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1375-1;
 80008e6:	4b15      	ldr	r3, [pc, #84]	; (800093c <MX_TIM7_Init+0x6c>)
 80008e8:	f240 525e 	movw	r2, #1374	; 0x55e
 80008ec:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ee:	4b13      	ldr	r3, [pc, #76]	; (800093c <MX_TIM7_Init+0x6c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_TIM7_Init+0x6c>)
 80008f6:	f242 720f 	movw	r2, #9999	; 0x270f
 80008fa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_TIM7_Init+0x6c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000902:	480e      	ldr	r0, [pc, #56]	; (800093c <MX_TIM7_Init+0x6c>)
 8000904:	f003 f9e2 	bl	8003ccc <HAL_TIM_Base_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800090e:	f000 fa1d 	bl	8000d4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	4619      	mov	r1, r3
 800091e:	4807      	ldr	r0, [pc, #28]	; (800093c <MX_TIM7_Init+0x6c>)
 8000920:	f003 fddc 	bl	80044dc <HAL_TIMEx_MasterConfigSynchronization>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800092a:	f000 fa0f 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 800092e:	4803      	ldr	r0, [pc, #12]	; (800093c <MX_TIM7_Init+0x6c>)
 8000930:	f003 faae 	bl	8003e90 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	2400017c 	.word	0x2400017c
 8000940:	40001400 	.word	0x40001400

08000944 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_TIM14_Init+0x44>)
 800094a:	4a10      	ldr	r2, [pc, #64]	; (800098c <MX_TIM14_Init+0x48>)
 800094c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <MX_TIM14_Init+0x44>)
 8000950:	2200      	movs	r2, #0
 8000952:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <MX_TIM14_Init+0x44>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 136;
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <MX_TIM14_Init+0x44>)
 800095c:	2288      	movs	r2, #136	; 0x88
 800095e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000960:	4b09      	ldr	r3, [pc, #36]	; (8000988 <MX_TIM14_Init+0x44>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000966:	4b08      	ldr	r3, [pc, #32]	; (8000988 <MX_TIM14_Init+0x44>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800096c:	4806      	ldr	r0, [pc, #24]	; (8000988 <MX_TIM14_Init+0x44>)
 800096e:	f003 f9ad 	bl	8003ccc <HAL_TIM_Base_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000978:	f000 f9e8 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */
  //HAL_TIM_Base_Start_IT(&htim14);
  //TIM14->CCR1 = 34;
  HAL_TIM_Base_Start(&htim14);
 800097c:	4802      	ldr	r0, [pc, #8]	; (8000988 <MX_TIM14_Init+0x44>)
 800097e:	f003 fa09 	bl	8003d94 <HAL_TIM_Base_Start>
  /* USER CODE END TIM14_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	240000c0 	.word	0x240000c0
 800098c:	40002000 	.word	0x40002000

08000990 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 8000996:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <MX_USART3_UART_Init+0x94>)
 8000998:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800099a:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b19      	ldr	r3, [pc, #100]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b17      	ldr	r3, [pc, #92]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c6:	4b16      	ldr	r3, [pc, #88]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009cc:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d2:	4b13      	ldr	r3, [pc, #76]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009d8:	4811      	ldr	r0, [pc, #68]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009da:	f003 fe43 	bl	8004664 <HAL_UART_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009e4:	f000 f9b2 	bl	8000d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009e8:	2100      	movs	r1, #0
 80009ea:	480d      	ldr	r0, [pc, #52]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009ec:	f004 fed6 	bl	800579c <HAL_UARTEx_SetTxFifoThreshold>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009f6:	f000 f9a9 	bl	8000d4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009fa:	2100      	movs	r1, #0
 80009fc:	4808      	ldr	r0, [pc, #32]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 80009fe:	f004 ff0b 	bl	8005818 <HAL_UARTEx_SetRxFifoThreshold>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a08:	f000 f9a0 	bl	8000d4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a0c:	4804      	ldr	r0, [pc, #16]	; (8000a20 <MX_USART3_UART_Init+0x90>)
 8000a0e:	f004 fe8c 	bl	800572a <HAL_UARTEx_DisableFifoMode>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a18:	f000 f998 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	24000030 	.word	0x24000030
 8000a24:	40004800 	.word	0x40004800

08000a28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08e      	sub	sp, #56	; 0x38
 8000a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
 8000a3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a3e:	4bae      	ldr	r3, [pc, #696]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a44:	4aac      	ldr	r2, [pc, #688]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a46:	f043 0310 	orr.w	r3, r3, #16
 8000a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a4e:	4baa      	ldr	r3, [pc, #680]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a54:	f003 0310 	and.w	r3, r3, #16
 8000a58:	623b      	str	r3, [r7, #32]
 8000a5a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5c:	4ba6      	ldr	r3, [pc, #664]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a62:	4aa5      	ldr	r2, [pc, #660]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a64:	f043 0304 	orr.w	r3, r3, #4
 8000a68:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a6c:	4ba2      	ldr	r3, [pc, #648]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	61fb      	str	r3, [r7, #28]
 8000a78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a7a:	4b9f      	ldr	r3, [pc, #636]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a80:	4a9d      	ldr	r2, [pc, #628]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a82:	f043 0320 	orr.w	r3, r3, #32
 8000a86:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a8a:	4b9b      	ldr	r3, [pc, #620]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a90:	f003 0320 	and.w	r3, r3, #32
 8000a94:	61bb      	str	r3, [r7, #24]
 8000a96:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a98:	4b97      	ldr	r3, [pc, #604]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a9e:	4a96      	ldr	r2, [pc, #600]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aa4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aa8:	4b93      	ldr	r3, [pc, #588]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab6:	4b90      	ldr	r3, [pc, #576]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000abc:	4a8e      	ldr	r2, [pc, #568]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ac6:	4b8c      	ldr	r3, [pc, #560]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000acc:	f003 0301 	and.w	r3, r3, #1
 8000ad0:	613b      	str	r3, [r7, #16]
 8000ad2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad4:	4b88      	ldr	r3, [pc, #544]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ada:	4a87      	ldr	r2, [pc, #540]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ae4:	4b84      	ldr	r3, [pc, #528]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aea:	f003 0302 	and.w	r3, r3, #2
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000af2:	4b81      	ldr	r3, [pc, #516]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af8:	4a7f      	ldr	r2, [pc, #508]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000afe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b02:	4b7d      	ldr	r3, [pc, #500]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b0c:	60bb      	str	r3, [r7, #8]
 8000b0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b10:	4b79      	ldr	r3, [pc, #484]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b16:	4a78      	ldr	r2, [pc, #480]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000b18:	f043 0308 	orr.w	r3, r3, #8
 8000b1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b20:	4b75      	ldr	r3, [pc, #468]	; (8000cf8 <MX_GPIO_Init+0x2d0>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b26:	f003 0308 	and.w	r3, r3, #8
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADC17_24_Pin|TEST_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	210b      	movs	r1, #11
 8000b32:	4872      	ldr	r0, [pc, #456]	; (8000cfc <MX_GPIO_Init+0x2d4>)
 8000b34:	f000 fe08 	bl	8001748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, ADC1_8_Pin|ADC9_16_Pin|ADC_CONV_AB_Pin, GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000b3e:	4870      	ldr	r0, [pc, #448]	; (8000d00 <MX_GPIO_Init+0x2d8>)
 8000b40:	f000 fe02 	bl	8001748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b4a:	486e      	ldr	r0, [pc, #440]	; (8000d04 <MX_GPIO_Init+0x2dc>)
 8000b4c:	f000 fdfc 	bl	8001748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ADC_CS_Pin|ADC_SCLK_Pin, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2103      	movs	r1, #3
 8000b54:	486c      	ldr	r0, [pc, #432]	; (8000d08 <MX_GPIO_Init+0x2e0>)
 8000b56:	f000 fdf7 	bl	8001748 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ADC_RESET_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f240 4102 	movw	r1, #1026	; 0x402
 8000b60:	486a      	ldr	r0, [pc, #424]	; (8000d0c <MX_GPIO_Init+0x2e4>)
 8000b62:	f000 fdf1 	bl	8001748 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC17_24_Pin TEST_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = ADC17_24_Pin|TEST_Pin|LED_YELLOW_Pin;
 8000b66:	230b      	movs	r3, #11
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	485f      	ldr	r0, [pc, #380]	; (8000cfc <MX_GPIO_Init+0x2d4>)
 8000b7e:	f000 fc23 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b94:	4619      	mov	r1, r3
 8000b96:	485e      	ldr	r0, [pc, #376]	; (8000d10 <MX_GPIO_Init+0x2e8>)
 8000b98:	f000 fc16 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC1_8_Pin ADC9_16_Pin ADC_CONV_AB_Pin */
  GPIO_InitStruct.Pin = ADC1_8_Pin|ADC9_16_Pin|ADC_CONV_AB_Pin;
 8000b9c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2300      	movs	r3, #0
 8000bac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4852      	ldr	r0, [pc, #328]	; (8000d00 <MX_GPIO_Init+0x2d8>)
 8000bb6:	f000 fc07 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bba:	2332      	movs	r3, #50	; 0x32
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bca:	230b      	movs	r3, #11
 8000bcc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	484e      	ldr	r0, [pc, #312]	; (8000d10 <MX_GPIO_Init+0x2e8>)
 8000bd6:	f000 fbf7 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bda:	2386      	movs	r3, #134	; 0x86
 8000bdc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	2302      	movs	r3, #2
 8000be0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bea:	230b      	movs	r3, #11
 8000bec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4847      	ldr	r0, [pc, #284]	; (8000d14 <MX_GPIO_Init+0x2ec>)
 8000bf6:	f000 fbe7 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000bfa:	f244 0301 	movw	r3, #16385	; 0x4001
 8000bfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c04:	2300      	movs	r3, #0
 8000c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c10:	4619      	mov	r1, r3
 8000c12:	483c      	ldr	r0, [pc, #240]	; (8000d04 <MX_GPIO_Init+0x2dc>)
 8000c14:	f000 fbd8 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_CS_Pin */
  GPIO_InitStruct.Pin = ADC_CS_Pin;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADC_CS_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4836      	ldr	r0, [pc, #216]	; (8000d08 <MX_GPIO_Init+0x2e0>)
 8000c30:	f000 fbca 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_SCLK_Pin */
  GPIO_InitStruct.Pin = ADC_SCLK_Pin;
 8000c34:	2302      	movs	r3, #2
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c40:	2303      	movs	r3, #3
 8000c42:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADC_SCLK_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	482f      	ldr	r0, [pc, #188]	; (8000d08 <MX_GPIO_Init+0x2e0>)
 8000c4c:	f000 fbbc 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c62:	230b      	movs	r3, #11
 8000c64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4825      	ldr	r0, [pc, #148]	; (8000d04 <MX_GPIO_Init+0x2dc>)
 8000c6e:	f000 fbab 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ADC_RESET_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ADC_RESET_Pin;
 8000c72:	f240 4302 	movw	r3, #1026	; 0x402
 8000c76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4820      	ldr	r0, [pc, #128]	; (8000d0c <MX_GPIO_Init+0x2e4>)
 8000c8c:	f000 fb9c 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000c90:	2380      	movs	r3, #128	; 0x80
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c94:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4818      	ldr	r0, [pc, #96]	; (8000d08 <MX_GPIO_Init+0x2e0>)
 8000ca6:	f000 fb8f 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000caa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000cbc:	230a      	movs	r3, #10
 8000cbe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4813      	ldr	r0, [pc, #76]	; (8000d14 <MX_GPIO_Init+0x2ec>)
 8000cc8:	f000 fb7e 	bl	80013c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ccc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cde:	230b      	movs	r3, #11
 8000ce0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4807      	ldr	r0, [pc, #28]	; (8000d08 <MX_GPIO_Init+0x2e0>)
 8000cea:	f000 fb6d 	bl	80013c8 <HAL_GPIO_Init>

}
 8000cee:	bf00      	nop
 8000cf0:	3738      	adds	r7, #56	; 0x38
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	58024400 	.word	0x58024400
 8000cfc:	58021000 	.word	0x58021000
 8000d00:	58021400 	.word	0x58021400
 8000d04:	58020400 	.word	0x58020400
 8000d08:	58021800 	.word	0x58021800
 8000d0c:	58020c00 	.word	0x58020c00
 8000d10:	58020800 	.word	0x58020800
 8000d14:	58020000 	.word	0x58020000

08000d18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this callback and toggle LED
	  if (htim == &htim7 )
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d106      	bne.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x1e>
	  {
		  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port,LED_GREEN_Pin);
 8000d28:	2101      	movs	r1, #1
 8000d2a:	4806      	ldr	r0, [pc, #24]	; (8000d44 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000d2c:	f000 fd25 	bl	800177a <HAL_GPIO_TogglePin>
		  // Flag for ADC Task
		  StartADCFlag = 1;
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	601a      	str	r2, [r3, #0]
	  }
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	2400017c 	.word	0x2400017c
 8000d44:	58020400 	.word	0x58020400
 8000d48:	2400002c 	.word	0x2400002c

08000d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d50:	b672      	cpsid	i
}
 8000d52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <Error_Handler+0x8>
	...

08000d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5e:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <HAL_MspInit+0x30>)
 8000d60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d64:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_MspInit+0x30>)
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_MspInit+0x30>)
 8000d70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d74:	f003 0302 	and.w	r3, r3, #2
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	58024400 	.word	0x58024400

08000d8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a19      	ldr	r2, [pc, #100]	; (8000e00 <HAL_TIM_Base_MspInit+0x74>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d117      	bne.n	8000dce <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000d9e:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000da0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000da4:	4a17      	ldr	r2, [pc, #92]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000da6:	f043 0320 	orr.w	r3, r3, #32
 8000daa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000db0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000db4:	f003 0320 	and.w	r3, r3, #32
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2037      	movs	r0, #55	; 0x37
 8000dc2:	f000 facc 	bl	800135e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000dc6:	2037      	movs	r0, #55	; 0x37
 8000dc8:	f000 fae3 	bl	8001392 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000dcc:	e013      	b.n	8000df6 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM14)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a0d      	ldr	r2, [pc, #52]	; (8000e08 <HAL_TIM_Base_MspInit+0x7c>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d10e      	bne.n	8000df6 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000dd8:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000dda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dde:	4a09      	ldr	r2, [pc, #36]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <HAL_TIM_Base_MspInit+0x78>)
 8000dea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
}
 8000df6:	bf00      	nop
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40001400 	.word	0x40001400
 8000e04:	58024400 	.word	0x58024400
 8000e08:	40002000 	.word	0x40002000

08000e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b0b6      	sub	sp, #216	; 0xd8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e24:	f107 0310 	add.w	r3, r7, #16
 8000e28:	22b4      	movs	r2, #180	; 0xb4
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f004 fda3 	bl	8005978 <memset>
  if(huart->Instance==USART3)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a25      	ldr	r2, [pc, #148]	; (8000ecc <HAL_UART_MspInit+0xc0>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d142      	bne.n	8000ec2 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e46:	f107 0310 	add.w	r3, r7, #16
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 fc22 	bl	8002694 <HAL_RCCEx_PeriphCLKConfig>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e56:	f7ff ff79 	bl	8000d4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e60:	4a1b      	ldr	r2, [pc, #108]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e66:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e78:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e7e:	4a14      	ldr	r2, [pc, #80]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e80:	f043 0308 	orr.w	r3, r3, #8
 8000e84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e88:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <HAL_UART_MspInit+0xc4>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e8e:	f003 0308 	and.w	r3, r3, #8
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8000e96:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000eb0:	2307      	movs	r3, #7
 8000eb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eb6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <HAL_UART_MspInit+0xc8>)
 8000ebe:	f000 fa83 	bl	80013c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ec2:	bf00      	nop
 8000ec4:	37d8      	adds	r7, #216	; 0xd8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40004800 	.word	0x40004800
 8000ed0:	58024400 	.word	0x58024400
 8000ed4:	58020c00 	.word	0x58020c00

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <NMI_Handler+0x4>

08000ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <HardFault_Handler+0x4>

08000ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <MemManage_Handler+0x4>

08000eea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eee:	e7fe      	b.n	8000eee <BusFault_Handler+0x4>

08000ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <UsageFault_Handler+0x4>

08000ef6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f24:	f000 f920 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <TIM7_IRQHandler+0x10>)
 8000f32:	f003 f833 	bl	8003f9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2400017c 	.word	0x2400017c

08000f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f44:	4b32      	ldr	r3, [pc, #200]	; (8001010 <SystemInit+0xd0>)
 8000f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f4a:	4a31      	ldr	r2, [pc, #196]	; (8001010 <SystemInit+0xd0>)
 8000f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f54:	4b2f      	ldr	r3, [pc, #188]	; (8001014 <SystemInit+0xd4>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	2b06      	cmp	r3, #6
 8000f5e:	d807      	bhi.n	8000f70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f60:	4b2c      	ldr	r3, [pc, #176]	; (8001014 <SystemInit+0xd4>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f023 030f 	bic.w	r3, r3, #15
 8000f68:	4a2a      	ldr	r2, [pc, #168]	; (8001014 <SystemInit+0xd4>)
 8000f6a:	f043 0307 	orr.w	r3, r3, #7
 8000f6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f70:	4b29      	ldr	r3, [pc, #164]	; (8001018 <SystemInit+0xd8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a28      	ldr	r2, [pc, #160]	; (8001018 <SystemInit+0xd8>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f7c:	4b26      	ldr	r3, [pc, #152]	; (8001018 <SystemInit+0xd8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000f82:	4b25      	ldr	r3, [pc, #148]	; (8001018 <SystemInit+0xd8>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	4924      	ldr	r1, [pc, #144]	; (8001018 <SystemInit+0xd8>)
 8000f88:	4b24      	ldr	r3, [pc, #144]	; (800101c <SystemInit+0xdc>)
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f8e:	4b21      	ldr	r3, [pc, #132]	; (8001014 <SystemInit+0xd4>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0308 	and.w	r3, r3, #8
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d007      	beq.n	8000faa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	; (8001014 <SystemInit+0xd4>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f023 030f 	bic.w	r3, r3, #15
 8000fa2:	4a1c      	ldr	r2, [pc, #112]	; (8001014 <SystemInit+0xd4>)
 8000fa4:	f043 0307 	orr.w	r3, r3, #7
 8000fa8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000faa:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <SystemInit+0xd8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000fb0:	4b19      	ldr	r3, [pc, #100]	; (8001018 <SystemInit+0xd8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000fb6:	4b18      	ldr	r3, [pc, #96]	; (8001018 <SystemInit+0xd8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fbc:	4b16      	ldr	r3, [pc, #88]	; (8001018 <SystemInit+0xd8>)
 8000fbe:	4a18      	ldr	r2, [pc, #96]	; (8001020 <SystemInit+0xe0>)
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000fc2:	4b15      	ldr	r3, [pc, #84]	; (8001018 <SystemInit+0xd8>)
 8000fc4:	4a17      	ldr	r2, [pc, #92]	; (8001024 <SystemInit+0xe4>)
 8000fc6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fc8:	4b13      	ldr	r3, [pc, #76]	; (8001018 <SystemInit+0xd8>)
 8000fca:	4a17      	ldr	r2, [pc, #92]	; (8001028 <SystemInit+0xe8>)
 8000fcc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000fce:	4b12      	ldr	r3, [pc, #72]	; (8001018 <SystemInit+0xd8>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000fd4:	4b10      	ldr	r3, [pc, #64]	; (8001018 <SystemInit+0xd8>)
 8000fd6:	4a14      	ldr	r2, [pc, #80]	; (8001028 <SystemInit+0xe8>)
 8000fd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000fda:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <SystemInit+0xd8>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000fe0:	4b0d      	ldr	r3, [pc, #52]	; (8001018 <SystemInit+0xd8>)
 8000fe2:	4a11      	ldr	r2, [pc, #68]	; (8001028 <SystemInit+0xe8>)
 8000fe4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <SystemInit+0xd8>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fec:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <SystemInit+0xd8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a09      	ldr	r2, [pc, #36]	; (8001018 <SystemInit+0xd8>)
 8000ff2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ff6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ff8:	4b07      	ldr	r3, [pc, #28]	; (8001018 <SystemInit+0xd8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <SystemInit+0xec>)
 8001000:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001004:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000ed00 	.word	0xe000ed00
 8001014:	52002000 	.word	0x52002000
 8001018:	58024400 	.word	0x58024400
 800101c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001020:	02020200 	.word	0x02020200
 8001024:	01ff0000 	.word	0x01ff0000
 8001028:	01010280 	.word	0x01010280
 800102c:	52004000 	.word	0x52004000

08001030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001030:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001068 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001034:	f7ff ff84 	bl	8000f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001038:	480c      	ldr	r0, [pc, #48]	; (800106c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103a:	490d      	ldr	r1, [pc, #52]	; (8001070 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800103c:	4a0d      	ldr	r2, [pc, #52]	; (8001074 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001050:	4c0a      	ldr	r4, [pc, #40]	; (800107c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800105e:	f004 fc67 	bl	8005930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001062:	f7ff fba7 	bl	80007b4 <main>
  bx  lr
 8001066:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001068:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800106c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001070:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001074:	080059e8 	.word	0x080059e8
  ldr r2, =_sbss
 8001078:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800107c:	2400023c 	.word	0x2400023c

08001080 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC3_IRQHandler>
	...

08001084 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800108a:	2003      	movs	r0, #3
 800108c:	f000 f95c 	bl	8001348 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001090:	f001 f92a 	bl	80022e8 <HAL_RCC_GetSysClockFreq>
 8001094:	4602      	mov	r2, r0
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <HAL_Init+0x68>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	0a1b      	lsrs	r3, r3, #8
 800109c:	f003 030f 	and.w	r3, r3, #15
 80010a0:	4913      	ldr	r1, [pc, #76]	; (80010f0 <HAL_Init+0x6c>)
 80010a2:	5ccb      	ldrb	r3, [r1, r3]
 80010a4:	f003 031f 	and.w	r3, r3, #31
 80010a8:	fa22 f303 	lsr.w	r3, r2, r3
 80010ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80010ae:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <HAL_Init+0x68>)
 80010b0:	699b      	ldr	r3, [r3, #24]
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	4a0e      	ldr	r2, [pc, #56]	; (80010f0 <HAL_Init+0x6c>)
 80010b8:	5cd3      	ldrb	r3, [r2, r3]
 80010ba:	f003 031f 	and.w	r3, r3, #31
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	fa22 f303 	lsr.w	r3, r2, r3
 80010c4:	4a0b      	ldr	r2, [pc, #44]	; (80010f4 <HAL_Init+0x70>)
 80010c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010c8:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <HAL_Init+0x74>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 f814 	bl	80010fc <HAL_InitTick>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e002      	b.n	80010e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010de:	f7ff fe3b 	bl	8000d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e2:	2300      	movs	r3, #0
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	58024400 	.word	0x58024400
 80010f0:	080059a0 	.word	0x080059a0
 80010f4:	24000004 	.word	0x24000004
 80010f8:	24000000 	.word	0x24000000

080010fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001104:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_InitTick+0x60>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e021      	b.n	8001154 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <HAL_InitTick+0x64>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b11      	ldr	r3, [pc, #68]	; (800115c <HAL_InitTick+0x60>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f941 	bl	80013ae <HAL_SYSTICK_Config>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00e      	b.n	8001154 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d80a      	bhi.n	8001152 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f000 f90b 	bl	800135e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001148:	4a06      	ldr	r2, [pc, #24]	; (8001164 <HAL_InitTick+0x68>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e000      	b.n	8001154 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2400000c 	.word	0x2400000c
 8001160:	24000000 	.word	0x24000000
 8001164:	24000008 	.word	0x24000008

08001168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_IncTick+0x20>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <HAL_IncTick+0x24>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	4a04      	ldr	r2, [pc, #16]	; (800118c <HAL_IncTick+0x24>)
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	2400000c 	.word	0x2400000c
 800118c:	24000238 	.word	0x24000238

08001190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  return uwTick;
 8001194:	4b03      	ldr	r3, [pc, #12]	; (80011a4 <HAL_GetTick+0x14>)
 8001196:	681b      	ldr	r3, [r3, #0]
}
 8001198:	4618      	mov	r0, r3
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	24000238 	.word	0x24000238

080011a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b8:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <__NVIC_SetPriorityGrouping+0x40>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011d6:	4a04      	ldr	r2, [pc, #16]	; (80011e8 <__NVIC_SetPriorityGrouping+0x40>)
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	60d3      	str	r3, [r2, #12]
}
 80011dc:	bf00      	nop
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000ed00 	.word	0xe000ed00
 80011ec:	05fa0000 	.word	0x05fa0000

080011f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__NVIC_GetPriorityGrouping+0x18>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	f003 0307 	and.w	r3, r3, #7
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800121a:	2b00      	cmp	r3, #0
 800121c:	db0b      	blt.n	8001236 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	f003 021f 	and.w	r2, r3, #31
 8001224:	4907      	ldr	r1, [pc, #28]	; (8001244 <__NVIC_EnableIRQ+0x38>)
 8001226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122a:	095b      	lsrs	r3, r3, #5
 800122c:	2001      	movs	r0, #1
 800122e:	fa00 f202 	lsl.w	r2, r0, r2
 8001232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000e100 	.word	0xe000e100

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001254:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0a      	blt.n	8001272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	490c      	ldr	r1, [pc, #48]	; (8001294 <__NVIC_SetPriority+0x4c>)
 8001262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	440b      	add	r3, r1
 800126c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001270:	e00a      	b.n	8001288 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4908      	ldr	r1, [pc, #32]	; (8001298 <__NVIC_SetPriority+0x50>)
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	3b04      	subs	r3, #4
 8001280:	0112      	lsls	r2, r2, #4
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	440b      	add	r3, r1
 8001286:	761a      	strb	r2, [r3, #24]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b480      	push	{r7}
 800129e:	b089      	sub	sp, #36	; 0x24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f1c3 0307 	rsb	r3, r3, #7
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	bf28      	it	cs
 80012ba:	2304      	movcs	r3, #4
 80012bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3304      	adds	r3, #4
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d902      	bls.n	80012cc <NVIC_EncodePriority+0x30>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3b03      	subs	r3, #3
 80012ca:	e000      	b.n	80012ce <NVIC_EncodePriority+0x32>
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43da      	mvns	r2, r3
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	43d9      	mvns	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	4313      	orrs	r3, r2
         );
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3724      	adds	r7, #36	; 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001314:	d301      	bcc.n	800131a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001316:	2301      	movs	r3, #1
 8001318:	e00f      	b.n	800133a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <SysTick_Config+0x40>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001322:	210f      	movs	r1, #15
 8001324:	f04f 30ff 	mov.w	r0, #4294967295
 8001328:	f7ff ff8e 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <SysTick_Config+0x40>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <SysTick_Config+0x40>)
 8001334:	2207      	movs	r2, #7
 8001336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	e000e010 	.word	0xe000e010

08001348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff29 	bl	80011a8 <__NVIC_SetPriorityGrouping>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
 800136a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800136c:	f7ff ff40 	bl	80011f0 <__NVIC_GetPriorityGrouping>
 8001370:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	6978      	ldr	r0, [r7, #20]
 8001378:	f7ff ff90 	bl	800129c <NVIC_EncodePriority>
 800137c:	4602      	mov	r2, r0
 800137e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff5f 	bl	8001248 <__NVIC_SetPriority>
}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	4603      	mov	r3, r0
 800139a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800139c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff33 	bl	800120c <__NVIC_EnableIRQ>
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff ffa4 	bl	8001304 <SysTick_Config>
 80013bc:	4603      	mov	r3, r0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	; 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80013d6:	4b86      	ldr	r3, [pc, #536]	; (80015f0 <HAL_GPIO_Init+0x228>)
 80013d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013da:	e18c      	b.n	80016f6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	2101      	movs	r1, #1
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	fa01 f303 	lsl.w	r3, r1, r3
 80013e8:	4013      	ands	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f000 817e 	beq.w	80016f0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0303 	and.w	r3, r3, #3
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d005      	beq.n	800140c <HAL_GPIO_Init+0x44>
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f003 0303 	and.w	r3, r3, #3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d130      	bne.n	800146e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	2203      	movs	r2, #3
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	68da      	ldr	r2, [r3, #12]
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001442:	2201      	movs	r2, #1
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	4013      	ands	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	091b      	lsrs	r3, r3, #4
 8001458:	f003 0201 	and.w	r2, r3, #1
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 0303 	and.w	r3, r3, #3
 8001476:	2b03      	cmp	r3, #3
 8001478:	d017      	beq.n	80014aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	2203      	movs	r2, #3
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4013      	ands	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f003 0303 	and.w	r3, r3, #3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d123      	bne.n	80014fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	08da      	lsrs	r2, r3, #3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3208      	adds	r2, #8
 80014be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	220f      	movs	r2, #15
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43db      	mvns	r3, r3
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	4013      	ands	r3, r2
 80014d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	691a      	ldr	r2, [r3, #16]
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	f003 0307 	and.w	r3, r3, #7
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	08da      	lsrs	r2, r3, #3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3208      	adds	r2, #8
 80014f8:	69b9      	ldr	r1, [r7, #24]
 80014fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	2203      	movs	r2, #3
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 0203 	and.w	r2, r3, #3
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 80d8 	beq.w	80016f0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001540:	4b2c      	ldr	r3, [pc, #176]	; (80015f4 <HAL_GPIO_Init+0x22c>)
 8001542:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001546:	4a2b      	ldr	r2, [pc, #172]	; (80015f4 <HAL_GPIO_Init+0x22c>)
 8001548:	f043 0302 	orr.w	r3, r3, #2
 800154c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001550:	4b28      	ldr	r3, [pc, #160]	; (80015f4 <HAL_GPIO_Init+0x22c>)
 8001552:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800155e:	4a26      	ldr	r2, [pc, #152]	; (80015f8 <HAL_GPIO_Init+0x230>)
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	3302      	adds	r3, #2
 8001566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	220f      	movs	r2, #15
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4013      	ands	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a1d      	ldr	r2, [pc, #116]	; (80015fc <HAL_GPIO_Init+0x234>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d04a      	beq.n	8001620 <HAL_GPIO_Init+0x258>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4a1c      	ldr	r2, [pc, #112]	; (8001600 <HAL_GPIO_Init+0x238>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d02b      	beq.n	80015ea <HAL_GPIO_Init+0x222>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a1b      	ldr	r2, [pc, #108]	; (8001604 <HAL_GPIO_Init+0x23c>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d025      	beq.n	80015e6 <HAL_GPIO_Init+0x21e>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a1a      	ldr	r2, [pc, #104]	; (8001608 <HAL_GPIO_Init+0x240>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d01f      	beq.n	80015e2 <HAL_GPIO_Init+0x21a>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a19      	ldr	r2, [pc, #100]	; (800160c <HAL_GPIO_Init+0x244>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d019      	beq.n	80015de <HAL_GPIO_Init+0x216>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a18      	ldr	r2, [pc, #96]	; (8001610 <HAL_GPIO_Init+0x248>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d013      	beq.n	80015da <HAL_GPIO_Init+0x212>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_GPIO_Init+0x24c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d00d      	beq.n	80015d6 <HAL_GPIO_Init+0x20e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a16      	ldr	r2, [pc, #88]	; (8001618 <HAL_GPIO_Init+0x250>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d007      	beq.n	80015d2 <HAL_GPIO_Init+0x20a>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a15      	ldr	r2, [pc, #84]	; (800161c <HAL_GPIO_Init+0x254>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d101      	bne.n	80015ce <HAL_GPIO_Init+0x206>
 80015ca:	2309      	movs	r3, #9
 80015cc:	e029      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015ce:	230a      	movs	r3, #10
 80015d0:	e027      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015d2:	2307      	movs	r3, #7
 80015d4:	e025      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015d6:	2306      	movs	r3, #6
 80015d8:	e023      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015da:	2305      	movs	r3, #5
 80015dc:	e021      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015de:	2304      	movs	r3, #4
 80015e0:	e01f      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015e2:	2303      	movs	r3, #3
 80015e4:	e01d      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015e6:	2302      	movs	r3, #2
 80015e8:	e01b      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015ea:	2301      	movs	r3, #1
 80015ec:	e019      	b.n	8001622 <HAL_GPIO_Init+0x25a>
 80015ee:	bf00      	nop
 80015f0:	58000080 	.word	0x58000080
 80015f4:	58024400 	.word	0x58024400
 80015f8:	58000400 	.word	0x58000400
 80015fc:	58020000 	.word	0x58020000
 8001600:	58020400 	.word	0x58020400
 8001604:	58020800 	.word	0x58020800
 8001608:	58020c00 	.word	0x58020c00
 800160c:	58021000 	.word	0x58021000
 8001610:	58021400 	.word	0x58021400
 8001614:	58021800 	.word	0x58021800
 8001618:	58021c00 	.word	0x58021c00
 800161c:	58022400 	.word	0x58022400
 8001620:	2300      	movs	r3, #0
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	f002 0203 	and.w	r2, r2, #3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	4093      	lsls	r3, r2
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001632:	4938      	ldr	r1, [pc, #224]	; (8001714 <HAL_GPIO_Init+0x34c>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	43db      	mvns	r3, r3
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	4013      	ands	r3, r2
 8001650:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001666:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800166e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001694:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	43db      	mvns	r3, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4013      	ands	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d003      	beq.n	80016ea <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	3301      	adds	r3, #1
 80016f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001700:	2b00      	cmp	r3, #0
 8001702:	f47f ae6b 	bne.w	80013dc <HAL_GPIO_Init+0x14>
  }
}
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	3724      	adds	r7, #36	; 0x24
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	58000400 	.word	0x58000400

08001718 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	691a      	ldr	r2, [r3, #16]
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	4013      	ands	r3, r2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d002      	beq.n	8001736 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
 8001734:	e001      	b.n	800173a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001736:	2300      	movs	r3, #0
 8001738:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800173a:	7bfb      	ldrb	r3, [r7, #15]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	460b      	mov	r3, r1
 8001752:	807b      	strh	r3, [r7, #2]
 8001754:	4613      	mov	r3, r2
 8001756:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001758:	787b      	ldrb	r3, [r7, #1]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800175e:	887a      	ldrh	r2, [r7, #2]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001764:	e003      	b.n	800176e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	041a      	lsls	r2, r3, #16
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	619a      	str	r2, [r3, #24]
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800177a:	b480      	push	{r7}
 800177c:	b085      	sub	sp, #20
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	460b      	mov	r3, r1
 8001784:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800178c:	887a      	ldrh	r2, [r7, #2]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	4013      	ands	r3, r2
 8001792:	041a      	lsls	r2, r3, #16
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43d9      	mvns	r1, r3
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	400b      	ands	r3, r1
 800179c:	431a      	orrs	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	619a      	str	r2, [r3, #24]
}
 80017a2:	bf00      	nop
 80017a4:	3714      	adds	r7, #20
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
	...

080017b0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80017b8:	4b19      	ldr	r3, [pc, #100]	; (8001820 <HAL_PWREx_ConfigSupply+0x70>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d00a      	beq.n	80017da <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80017c4:	4b16      	ldr	r3, [pc, #88]	; (8001820 <HAL_PWREx_ConfigSupply+0x70>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	f003 0307 	and.w	r3, r3, #7
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d001      	beq.n	80017d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e01f      	b.n	8001816 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80017d6:	2300      	movs	r3, #0
 80017d8:	e01d      	b.n	8001816 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80017da:	4b11      	ldr	r3, [pc, #68]	; (8001820 <HAL_PWREx_ConfigSupply+0x70>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	f023 0207 	bic.w	r2, r3, #7
 80017e2:	490f      	ldr	r1, [pc, #60]	; (8001820 <HAL_PWREx_ConfigSupply+0x70>)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80017ea:	f7ff fcd1 	bl	8001190 <HAL_GetTick>
 80017ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017f0:	e009      	b.n	8001806 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017f2:	f7ff fccd 	bl	8001190 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001800:	d901      	bls.n	8001806 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e007      	b.n	8001816 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_PWREx_ConfigSupply+0x70>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800180e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001812:	d1ee      	bne.n	80017f2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	58024800 	.word	0x58024800

08001824 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b08c      	sub	sp, #48	; 0x30
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d101      	bne.n	8001836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e397      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8087 	beq.w	8001952 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001844:	4b9e      	ldr	r3, [pc, #632]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800184e:	4b9c      	ldr	r3, [pc, #624]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	2b10      	cmp	r3, #16
 8001858:	d007      	beq.n	800186a <HAL_RCC_OscConfig+0x46>
 800185a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800185c:	2b18      	cmp	r3, #24
 800185e:	d110      	bne.n	8001882 <HAL_RCC_OscConfig+0x5e>
 8001860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001862:	f003 0303 	and.w	r3, r3, #3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d10b      	bne.n	8001882 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186a:	4b95      	ldr	r3, [pc, #596]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d06c      	beq.n	8001950 <HAL_RCC_OscConfig+0x12c>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d168      	bne.n	8001950 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e371      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800188a:	d106      	bne.n	800189a <HAL_RCC_OscConfig+0x76>
 800188c:	4b8c      	ldr	r3, [pc, #560]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a8b      	ldr	r2, [pc, #556]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	e02e      	b.n	80018f8 <HAL_RCC_OscConfig+0xd4>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10c      	bne.n	80018bc <HAL_RCC_OscConfig+0x98>
 80018a2:	4b87      	ldr	r3, [pc, #540]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a86      	ldr	r2, [pc, #536]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4b84      	ldr	r3, [pc, #528]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a83      	ldr	r2, [pc, #524]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e01d      	b.n	80018f8 <HAL_RCC_OscConfig+0xd4>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0xbc>
 80018c6:	4b7e      	ldr	r3, [pc, #504]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a7d      	ldr	r2, [pc, #500]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	4b7b      	ldr	r3, [pc, #492]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a7a      	ldr	r2, [pc, #488]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	e00b      	b.n	80018f8 <HAL_RCC_OscConfig+0xd4>
 80018e0:	4b77      	ldr	r3, [pc, #476]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a76      	ldr	r2, [pc, #472]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	4b74      	ldr	r3, [pc, #464]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a73      	ldr	r2, [pc, #460]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80018f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d013      	beq.n	8001928 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fc46 	bl	8001190 <HAL_GetTick>
 8001904:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001908:	f7ff fc42 	bl	8001190 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b64      	cmp	r3, #100	; 0x64
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e325      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800191a:	4b69      	ldr	r3, [pc, #420]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d0f0      	beq.n	8001908 <HAL_RCC_OscConfig+0xe4>
 8001926:	e014      	b.n	8001952 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff fc32 	bl	8001190 <HAL_GetTick>
 800192c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff fc2e 	bl	8001190 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e311      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001942:	4b5f      	ldr	r3, [pc, #380]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x10c>
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 808a 	beq.w	8001a74 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001960:	4b57      	ldr	r3, [pc, #348]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001968:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800196a:	4b55      	ldr	r3, [pc, #340]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 800196c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001970:	6a3b      	ldr	r3, [r7, #32]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d007      	beq.n	8001986 <HAL_RCC_OscConfig+0x162>
 8001976:	6a3b      	ldr	r3, [r7, #32]
 8001978:	2b18      	cmp	r3, #24
 800197a:	d137      	bne.n	80019ec <HAL_RCC_OscConfig+0x1c8>
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f003 0303 	and.w	r3, r3, #3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d132      	bne.n	80019ec <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001986:	4b4e      	ldr	r3, [pc, #312]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <HAL_RCC_OscConfig+0x17a>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e2e3      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800199e:	4b48      	ldr	r3, [pc, #288]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 0219 	bic.w	r2, r3, #25
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	4945      	ldr	r1, [pc, #276]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019b0:	f7ff fbee 	bl	8001190 <HAL_GetTick>
 80019b4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b8:	f7ff fbea 	bl	8001190 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e2cd      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019ca:	4b3d      	ldr	r3, [pc, #244]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0304 	and.w	r3, r3, #4
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019d6:	4b3a      	ldr	r3, [pc, #232]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	061b      	lsls	r3, r3, #24
 80019e4:	4936      	ldr	r1, [pc, #216]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019ea:	e043      	b.n	8001a74 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d026      	beq.n	8001a42 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019f4:	4b32      	ldr	r3, [pc, #200]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f023 0219 	bic.w	r2, r3, #25
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	492f      	ldr	r1, [pc, #188]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a06:	f7ff fbc3 	bl	8001190 <HAL_GetTick>
 8001a0a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a0c:	e008      	b.n	8001a20 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a0e:	f7ff fbbf 	bl	8001190 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e2a2      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a20:	4b27      	ldr	r3, [pc, #156]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d0f0      	beq.n	8001a0e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2c:	4b24      	ldr	r3, [pc, #144]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	061b      	lsls	r3, r3, #24
 8001a3a:	4921      	ldr	r1, [pc, #132]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]
 8001a40:	e018      	b.n	8001a74 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a42:	4b1f      	ldr	r3, [pc, #124]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a1e      	ldr	r2, [pc, #120]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a48:	f023 0301 	bic.w	r3, r3, #1
 8001a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb9f 	bl	8001190 <HAL_GetTick>
 8001a52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a56:	f7ff fb9b 	bl	8001190 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e27e      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a68:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0310 	and.w	r3, r3, #16
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d06d      	beq.n	8001b5c <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a88:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	d007      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x282>
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	2b18      	cmp	r3, #24
 8001a9a:	d11e      	bne.n	8001ada <HAL_RCC_OscConfig+0x2b6>
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f003 0303 	and.w	r3, r3, #3
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d119      	bne.n	8001ada <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001aa6:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <HAL_RCC_OscConfig+0x29c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d008      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x2a0>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	2b80      	cmp	r3, #128	; 0x80
 8001ab8:	d004      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e253      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
 8001abe:	bf00      	nop
 8001ac0:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ac4:	4ba3      	ldr	r3, [pc, #652]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	061b      	lsls	r3, r3, #24
 8001ad2:	49a0      	ldr	r1, [pc, #640]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ad8:	e040      	b.n	8001b5c <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d023      	beq.n	8001b2a <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ae2:	4b9c      	ldr	r3, [pc, #624]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a9b      	ldr	r2, [pc, #620]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aee:	f7ff fb4f 	bl	8001190 <HAL_GetTick>
 8001af2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001af6:	f7ff fb4b 	bl	8001190 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e22e      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001b08:	4b92      	ldr	r3, [pc, #584]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b14:	4b8f      	ldr	r3, [pc, #572]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	061b      	lsls	r3, r3, #24
 8001b22:	498c      	ldr	r1, [pc, #560]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	60cb      	str	r3, [r1, #12]
 8001b28:	e018      	b.n	8001b5c <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b2a:	4b8a      	ldr	r3, [pc, #552]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a89      	ldr	r2, [pc, #548]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b36:	f7ff fb2b 	bl	8001190 <HAL_GetTick>
 8001b3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001b3e:	f7ff fb27 	bl	8001190 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e20a      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b50:	4b80      	ldr	r3, [pc, #512]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1f0      	bne.n	8001b3e <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d036      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d019      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b70:	4b78      	ldr	r3, [pc, #480]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b74:	4a77      	ldr	r2, [pc, #476]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fb08 	bl	8001190 <HAL_GetTick>
 8001b80:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b84:	f7ff fb04 	bl	8001190 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e1e7      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b96:	4b6f      	ldr	r3, [pc, #444]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001b98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0f0      	beq.n	8001b84 <HAL_RCC_OscConfig+0x360>
 8001ba2:	e018      	b.n	8001bd6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba4:	4b6b      	ldr	r3, [pc, #428]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ba8:	4a6a      	ldr	r2, [pc, #424]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001baa:	f023 0301 	bic.w	r3, r3, #1
 8001bae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb0:	f7ff faee 	bl	8001190 <HAL_GetTick>
 8001bb4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bb8:	f7ff faea 	bl	8001190 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e1cd      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bca:	4b62      	ldr	r3, [pc, #392]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001bcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0320 	and.w	r3, r3, #32
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d036      	beq.n	8001c50 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d019      	beq.n	8001c1e <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bea:	4b5a      	ldr	r3, [pc, #360]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a59      	ldr	r2, [pc, #356]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001bf0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bf4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bf6:	f7ff facb 	bl	8001190 <HAL_GetTick>
 8001bfa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001bfe:	f7ff fac7 	bl	8001190 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e1aa      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c10:	4b50      	ldr	r3, [pc, #320]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x3da>
 8001c1c:	e018      	b.n	8001c50 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c1e:	4b4d      	ldr	r3, [pc, #308]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a4c      	ldr	r2, [pc, #304]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c28:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c2a:	f7ff fab1 	bl	8001190 <HAL_GetTick>
 8001c2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001c32:	f7ff faad 	bl	8001190 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e190      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c44:	4b43      	ldr	r3, [pc, #268]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1f0      	bne.n	8001c32 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 8085 	beq.w	8001d68 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c5e:	4b3e      	ldr	r3, [pc, #248]	; (8001d58 <HAL_RCC_OscConfig+0x534>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a3d      	ldr	r2, [pc, #244]	; (8001d58 <HAL_RCC_OscConfig+0x534>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c6a:	f7ff fa91 	bl	8001190 <HAL_GetTick>
 8001c6e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c72:	f7ff fa8d 	bl	8001190 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b64      	cmp	r3, #100	; 0x64
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e170      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c84:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <HAL_RCC_OscConfig+0x534>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0f0      	beq.n	8001c72 <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d106      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x482>
 8001c98:	4b2e      	ldr	r3, [pc, #184]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9c:	4a2d      	ldr	r2, [pc, #180]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca4:	e02d      	b.n	8001d02 <HAL_RCC_OscConfig+0x4de>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10c      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x4a4>
 8001cae:	4b29      	ldr	r3, [pc, #164]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb2:	4a28      	ldr	r2, [pc, #160]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8001cba:	4b26      	ldr	r3, [pc, #152]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cbe:	4a25      	ldr	r2, [pc, #148]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cc0:	f023 0304 	bic.w	r3, r3, #4
 8001cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc6:	e01c      	b.n	8001d02 <HAL_RCC_OscConfig+0x4de>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b05      	cmp	r3, #5
 8001cce:	d10c      	bne.n	8001cea <HAL_RCC_OscConfig+0x4c6>
 8001cd0:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd4:	4a1f      	ldr	r2, [pc, #124]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cd6:	f043 0304 	orr.w	r3, r3, #4
 8001cda:	6713      	str	r3, [r2, #112]	; 0x70
 8001cdc:	4b1d      	ldr	r3, [pc, #116]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce0:	4a1c      	ldr	r2, [pc, #112]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce8:	e00b      	b.n	8001d02 <HAL_RCC_OscConfig+0x4de>
 8001cea:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cee:	4a19      	ldr	r2, [pc, #100]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cf0:	f023 0301 	bic.w	r3, r3, #1
 8001cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8001cf6:	4b17      	ldr	r3, [pc, #92]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cfa:	4a16      	ldr	r2, [pc, #88]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001cfc:	f023 0304 	bic.w	r3, r3, #4
 8001d00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d015      	beq.n	8001d36 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0a:	f7ff fa41 	bl	8001190 <HAL_GetTick>
 8001d0e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d10:	e00a      	b.n	8001d28 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d12:	f7ff fa3d 	bl	8001190 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d901      	bls.n	8001d28 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e11e      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_RCC_OscConfig+0x530>)
 8001d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d0ee      	beq.n	8001d12 <HAL_RCC_OscConfig+0x4ee>
 8001d34:	e018      	b.n	8001d68 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d36:	f7ff fa2b 	bl	8001190 <HAL_GetTick>
 8001d3a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d3c:	e00e      	b.n	8001d5c <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d3e:	f7ff fa27 	bl	8001190 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d905      	bls.n	8001d5c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e108      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
 8001d54:	58024400 	.word	0x58024400
 8001d58:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d5c:	4b84      	ldr	r3, [pc, #528]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1ea      	bne.n	8001d3e <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80f9 	beq.w	8001f64 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001d72:	4b7f      	ldr	r3, [pc, #508]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d7a:	2b18      	cmp	r3, #24
 8001d7c:	f000 80b4 	beq.w	8001ee8 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	f040 8095 	bne.w	8001eb4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8a:	4b79      	ldr	r3, [pc, #484]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a78      	ldr	r2, [pc, #480]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001d90:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d96:	f7ff f9fb 	bl	8001190 <HAL_GetTick>
 8001d9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d9c:	e008      	b.n	8001db0 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d9e:	f7ff f9f7 	bl	8001190 <HAL_GetTick>
 8001da2:	4602      	mov	r2, r0
 8001da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e0da      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001db0:	4b6f      	ldr	r3, [pc, #444]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d1f0      	bne.n	8001d9e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dbc:	4b6c      	ldr	r3, [pc, #432]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001dbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dc0:	4b6c      	ldr	r3, [pc, #432]	; (8001f74 <HAL_RCC_OscConfig+0x750>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001dcc:	0112      	lsls	r2, r2, #4
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	4967      	ldr	r1, [pc, #412]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	628b      	str	r3, [r1, #40]	; 0x28
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001de4:	3b01      	subs	r3, #1
 8001de6:	025b      	lsls	r3, r3, #9
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df0:	3b01      	subs	r3, #1
 8001df2:	041b      	lsls	r3, r3, #16
 8001df4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	061b      	lsls	r3, r3, #24
 8001e02:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001e06:	495a      	ldr	r1, [pc, #360]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001e0c:	4b58      	ldr	r3, [pc, #352]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e10:	4a57      	ldr	r2, [pc, #348]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e12:	f023 0301 	bic.w	r3, r3, #1
 8001e16:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e18:	4b55      	ldr	r3, [pc, #340]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e1c:	4b56      	ldr	r3, [pc, #344]	; (8001f78 <HAL_RCC_OscConfig+0x754>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e24:	00d2      	lsls	r2, r2, #3
 8001e26:	4952      	ldr	r1, [pc, #328]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e2c:	4b50      	ldr	r3, [pc, #320]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e30:	f023 020c 	bic.w	r2, r3, #12
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e38:	494d      	ldr	r1, [pc, #308]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e3e:	4b4c      	ldr	r3, [pc, #304]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	f023 0202 	bic.w	r2, r3, #2
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	4949      	ldr	r1, [pc, #292]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e50:	4b47      	ldr	r3, [pc, #284]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e54:	4a46      	ldr	r2, [pc, #280]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e5c:	4b44      	ldr	r3, [pc, #272]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e60:	4a43      	ldr	r2, [pc, #268]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e66:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e68:	4b41      	ldr	r3, [pc, #260]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6c:	4a40      	ldr	r2, [pc, #256]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001e74:	4b3e      	ldr	r3, [pc, #248]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e78:	4a3d      	ldr	r2, [pc, #244]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e80:	4b3b      	ldr	r3, [pc, #236]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a3a      	ldr	r2, [pc, #232]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7ff f980 	bl	8001190 <HAL_GetTick>
 8001e90:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e94:	f7ff f97c 	bl	8001190 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e05f      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ea6:	4b32      	ldr	r3, [pc, #200]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0x670>
 8001eb2:	e057      	b.n	8001f64 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb4:	4b2e      	ldr	r3, [pc, #184]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2d      	ldr	r2, [pc, #180]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001eba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f966 	bl	8001190 <HAL_GetTick>
 8001ec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec8:	f7ff f962 	bl	8001190 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e045      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eda:	4b25      	ldr	r3, [pc, #148]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f0      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x6a4>
 8001ee6:	e03d      	b.n	8001f64 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001ee8:	4b21      	ldr	r3, [pc, #132]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eec:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001eee:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <HAL_RCC_OscConfig+0x74c>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d031      	beq.n	8001f60 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	f003 0203 	and.w	r2, r3, #3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d12a      	bne.n	8001f60 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d122      	bne.n	8001f60 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f24:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d11a      	bne.n	8001f60 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	0a5b      	lsrs	r3, r3, #9
 8001f2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f36:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d111      	bne.n	8001f60 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	0c1b      	lsrs	r3, r3, #16
 8001f40:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f48:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d108      	bne.n	8001f60 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	0e1b      	lsrs	r3, r3, #24
 8001f52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f5a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d001      	beq.n	8001f64 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3730      	adds	r7, #48	; 0x30
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	58024400 	.word	0x58024400
 8001f74:	fffffc0c 	.word	0xfffffc0c
 8001f78:	ffff0007 	.word	0xffff0007

08001f7c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e19c      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f90:	4b8a      	ldr	r3, [pc, #552]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d910      	bls.n	8001fc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9e:	4b87      	ldr	r3, [pc, #540]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f023 020f 	bic.w	r2, r3, #15
 8001fa6:	4985      	ldr	r1, [pc, #532]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fae:	4b83      	ldr	r3, [pc, #524]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e184      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d010      	beq.n	8001fee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	4b7b      	ldr	r3, [pc, #492]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d908      	bls.n	8001fee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001fdc:	4b78      	ldr	r3, [pc, #480]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	4975      	ldr	r1, [pc, #468]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d010      	beq.n	800201c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	4b70      	ldr	r3, [pc, #448]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002006:	429a      	cmp	r2, r3
 8002008:	d908      	bls.n	800201c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800200a:	4b6d      	ldr	r3, [pc, #436]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	496a      	ldr	r1, [pc, #424]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002018:	4313      	orrs	r3, r2
 800201a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0310 	and.w	r3, r3, #16
 8002024:	2b00      	cmp	r3, #0
 8002026:	d010      	beq.n	800204a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	699a      	ldr	r2, [r3, #24]
 800202c:	4b64      	ldr	r3, [pc, #400]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002034:	429a      	cmp	r2, r3
 8002036:	d908      	bls.n	800204a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002038:	4b61      	ldr	r3, [pc, #388]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	495e      	ldr	r1, [pc, #376]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002046:	4313      	orrs	r3, r2
 8002048:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0320 	and.w	r3, r3, #32
 8002052:	2b00      	cmp	r3, #0
 8002054:	d010      	beq.n	8002078 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69da      	ldr	r2, [r3, #28]
 800205a:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002062:	429a      	cmp	r2, r3
 8002064:	d908      	bls.n	8002078 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002066:	4b56      	ldr	r3, [pc, #344]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	4953      	ldr	r1, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002074:	4313      	orrs	r3, r2
 8002076:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d010      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	4b4d      	ldr	r3, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 030f 	and.w	r3, r3, #15
 8002090:	429a      	cmp	r2, r3
 8002092:	d908      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	4b4a      	ldr	r3, [pc, #296]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	f023 020f 	bic.w	r2, r3, #15
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4947      	ldr	r1, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d055      	beq.n	800215e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80020b2:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	4940      	ldr	r1, [pc, #256]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d107      	bne.n	80020dc <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80020cc:	4b3c      	ldr	r3, [pc, #240]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d121      	bne.n	800211c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e0f6      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	2b03      	cmp	r3, #3
 80020e2:	d107      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80020e4:	4b36      	ldr	r3, [pc, #216]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d115      	bne.n	800211c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0ea      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d107      	bne.n	800210c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020fc:	4b30      	ldr	r3, [pc, #192]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002104:	2b00      	cmp	r3, #0
 8002106:	d109      	bne.n	800211c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e0de      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800210c:	4b2c      	ldr	r3, [pc, #176]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0d6      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800211c:	4b28      	ldr	r3, [pc, #160]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	f023 0207 	bic.w	r2, r3, #7
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	4925      	ldr	r1, [pc, #148]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800212a:	4313      	orrs	r3, r2
 800212c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212e:	f7ff f82f 	bl	8001190 <HAL_GetTick>
 8002132:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002134:	e00a      	b.n	800214c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002136:	f7ff f82b 	bl	8001190 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	f241 3288 	movw	r2, #5000	; 0x1388
 8002144:	4293      	cmp	r3, r2
 8002146:	d901      	bls.n	800214c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e0be      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214c:	4b1c      	ldr	r3, [pc, #112]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	429a      	cmp	r2, r3
 800215c:	d1eb      	bne.n	8002136 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d010      	beq.n	800218c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	4b14      	ldr	r3, [pc, #80]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	429a      	cmp	r2, r3
 8002178:	d208      	bcs.n	800218c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800217a:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	f023 020f 	bic.w	r2, r3, #15
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x244>)
 8002188:	4313      	orrs	r3, r2
 800218a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800218c:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 030f 	and.w	r3, r3, #15
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d214      	bcs.n	80021c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 020f 	bic.w	r2, r3, #15
 80021a2:	4906      	ldr	r1, [pc, #24]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021aa:	4b04      	ldr	r3, [pc, #16]	; (80021bc <HAL_RCC_ClockConfig+0x240>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e086      	b.n	80022ca <HAL_RCC_ClockConfig+0x34e>
 80021bc:	52002000 	.word	0x52002000
 80021c0:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d010      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	4b3f      	ldr	r3, [pc, #252]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021dc:	429a      	cmp	r2, r3
 80021de:	d208      	bcs.n	80021f2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80021e0:	4b3c      	ldr	r3, [pc, #240]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	4939      	ldr	r1, [pc, #228]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d010      	beq.n	8002220 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	4b34      	ldr	r3, [pc, #208]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800220a:	429a      	cmp	r2, r3
 800220c:	d208      	bcs.n	8002220 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800220e:	4b31      	ldr	r3, [pc, #196]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	492e      	ldr	r1, [pc, #184]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 800221c:	4313      	orrs	r3, r2
 800221e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0310 	and.w	r3, r3, #16
 8002228:	2b00      	cmp	r3, #0
 800222a:	d010      	beq.n	800224e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699a      	ldr	r2, [r3, #24]
 8002230:	4b28      	ldr	r3, [pc, #160]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002238:	429a      	cmp	r2, r3
 800223a:	d208      	bcs.n	800224e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800223c:	4b25      	ldr	r3, [pc, #148]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	4922      	ldr	r1, [pc, #136]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 800224a:	4313      	orrs	r3, r2
 800224c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0320 	and.w	r3, r3, #32
 8002256:	2b00      	cmp	r3, #0
 8002258:	d010      	beq.n	800227c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69da      	ldr	r2, [r3, #28]
 800225e:	4b1d      	ldr	r3, [pc, #116]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002266:	429a      	cmp	r2, r3
 8002268:	d208      	bcs.n	800227c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	4917      	ldr	r1, [pc, #92]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002278:	4313      	orrs	r3, r2
 800227a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800227c:	f000 f834 	bl	80022e8 <HAL_RCC_GetSysClockFreq>
 8002280:	4602      	mov	r2, r0
 8002282:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	0a1b      	lsrs	r3, r3, #8
 8002288:	f003 030f 	and.w	r3, r3, #15
 800228c:	4912      	ldr	r1, [pc, #72]	; (80022d8 <HAL_RCC_ClockConfig+0x35c>)
 800228e:	5ccb      	ldrb	r3, [r1, r3]
 8002290:	f003 031f 	and.w	r3, r3, #31
 8002294:	fa22 f303 	lsr.w	r3, r2, r3
 8002298:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800229a:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <HAL_RCC_ClockConfig+0x358>)
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	4a0d      	ldr	r2, [pc, #52]	; (80022d8 <HAL_RCC_ClockConfig+0x35c>)
 80022a4:	5cd3      	ldrb	r3, [r2, r3]
 80022a6:	f003 031f 	and.w	r3, r3, #31
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	fa22 f303 	lsr.w	r3, r2, r3
 80022b0:	4a0a      	ldr	r2, [pc, #40]	; (80022dc <HAL_RCC_ClockConfig+0x360>)
 80022b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80022b4:	4a0a      	ldr	r2, [pc, #40]	; (80022e0 <HAL_RCC_ClockConfig+0x364>)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80022ba:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <HAL_RCC_ClockConfig+0x368>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe ff1c 	bl	80010fc <HAL_InitTick>
 80022c4:	4603      	mov	r3, r0
 80022c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	58024400 	.word	0x58024400
 80022d8:	080059a0 	.word	0x080059a0
 80022dc:	24000004 	.word	0x24000004
 80022e0:	24000000 	.word	0x24000000
 80022e4:	24000008 	.word	0x24000008

080022e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b089      	sub	sp, #36	; 0x24
 80022ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022ee:	4bb3      	ldr	r3, [pc, #716]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80022f6:	2b18      	cmp	r3, #24
 80022f8:	f200 8155 	bhi.w	80025a6 <HAL_RCC_GetSysClockFreq+0x2be>
 80022fc:	a201      	add	r2, pc, #4	; (adr r2, 8002304 <HAL_RCC_GetSysClockFreq+0x1c>)
 80022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002302:	bf00      	nop
 8002304:	08002369 	.word	0x08002369
 8002308:	080025a7 	.word	0x080025a7
 800230c:	080025a7 	.word	0x080025a7
 8002310:	080025a7 	.word	0x080025a7
 8002314:	080025a7 	.word	0x080025a7
 8002318:	080025a7 	.word	0x080025a7
 800231c:	080025a7 	.word	0x080025a7
 8002320:	080025a7 	.word	0x080025a7
 8002324:	0800238f 	.word	0x0800238f
 8002328:	080025a7 	.word	0x080025a7
 800232c:	080025a7 	.word	0x080025a7
 8002330:	080025a7 	.word	0x080025a7
 8002334:	080025a7 	.word	0x080025a7
 8002338:	080025a7 	.word	0x080025a7
 800233c:	080025a7 	.word	0x080025a7
 8002340:	080025a7 	.word	0x080025a7
 8002344:	08002395 	.word	0x08002395
 8002348:	080025a7 	.word	0x080025a7
 800234c:	080025a7 	.word	0x080025a7
 8002350:	080025a7 	.word	0x080025a7
 8002354:	080025a7 	.word	0x080025a7
 8002358:	080025a7 	.word	0x080025a7
 800235c:	080025a7 	.word	0x080025a7
 8002360:	080025a7 	.word	0x080025a7
 8002364:	0800239b 	.word	0x0800239b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002368:	4b94      	ldr	r3, [pc, #592]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0320 	and.w	r3, r3, #32
 8002370:	2b00      	cmp	r3, #0
 8002372:	d009      	beq.n	8002388 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002374:	4b91      	ldr	r3, [pc, #580]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	08db      	lsrs	r3, r3, #3
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	4a90      	ldr	r2, [pc, #576]	; (80025c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002380:	fa22 f303 	lsr.w	r3, r2, r3
 8002384:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002386:	e111      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002388:	4b8d      	ldr	r3, [pc, #564]	; (80025c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800238a:	61bb      	str	r3, [r7, #24]
    break;
 800238c:	e10e      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800238e:	4b8d      	ldr	r3, [pc, #564]	; (80025c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002390:	61bb      	str	r3, [r7, #24]
    break;
 8002392:	e10b      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002394:	4b8c      	ldr	r3, [pc, #560]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002396:	61bb      	str	r3, [r7, #24]
    break;
 8002398:	e108      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800239a:	4b88      	ldr	r3, [pc, #544]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80023a4:	4b85      	ldr	r3, [pc, #532]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80023b0:	4b82      	ldr	r3, [pc, #520]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80023ba:	4b80      	ldr	r3, [pc, #512]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023be:	08db      	lsrs	r3, r3, #3
 80023c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	fb02 f303 	mul.w	r3, r2, r3
 80023ca:	ee07 3a90 	vmov	s15, r3
 80023ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023d2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	f000 80e1 	beq.w	80025a0 <HAL_RCC_GetSysClockFreq+0x2b8>
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	f000 8083 	beq.w	80024ec <HAL_RCC_GetSysClockFreq+0x204>
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	f200 80a1 	bhi.w	8002530 <HAL_RCC_GetSysClockFreq+0x248>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x114>
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d056      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80023fa:	e099      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023fc:	4b6f      	ldr	r3, [pc, #444]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0320 	and.w	r3, r3, #32
 8002404:	2b00      	cmp	r3, #0
 8002406:	d02d      	beq.n	8002464 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002408:	4b6c      	ldr	r3, [pc, #432]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	08db      	lsrs	r3, r3, #3
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	4a6b      	ldr	r2, [pc, #428]	; (80025c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
 8002418:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	ee07 3a90 	vmov	s15, r3
 8002420:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	ee07 3a90 	vmov	s15, r3
 800242a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800242e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002432:	4b62      	ldr	r3, [pc, #392]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002442:	ed97 6a02 	vldr	s12, [r7, #8]
 8002446:	eddf 5a61 	vldr	s11, [pc, #388]	; 80025cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800244a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800244e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002452:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800245a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002462:	e087      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	ee07 3a90 	vmov	s15, r3
 800246a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800246e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80025d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002476:	4b51      	ldr	r3, [pc, #324]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002486:	ed97 6a02 	vldr	s12, [r7, #8]
 800248a:	eddf 5a50 	vldr	s11, [pc, #320]	; 80025cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800248e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002496:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800249a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800249e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80024a6:	e065      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80025d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80024b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ba:	4b40      	ldr	r3, [pc, #256]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80024ce:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80025cc <HAL_RCC_GetSysClockFreq+0x2e4>
 80024d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80024ea:	e043      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	ee07 3a90 	vmov	s15, r3
 80024f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f6:	eddf 6a38 	vldr	s13, [pc, #224]	; 80025d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80024fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024fe:	4b2f      	ldr	r3, [pc, #188]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002506:	ee07 3a90 	vmov	s15, r3
 800250a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800250e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002512:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80025cc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800251a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800251e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800252a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800252e:	e021      	b.n	8002574 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80025d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800253e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002542:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800254a:	ee07 3a90 	vmov	s15, r3
 800254e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002552:	ed97 6a02 	vldr	s12, [r7, #8]
 8002556:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80025cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800255a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800255e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002562:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800256a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002572:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002578:	0a5b      	lsrs	r3, r3, #9
 800257a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800257e:	3301      	adds	r3, #1
 8002580:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	ee07 3a90 	vmov	s15, r3
 8002588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800258c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002598:	ee17 3a90 	vmov	r3, s15
 800259c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800259e:	e005      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61bb      	str	r3, [r7, #24]
    break;
 80025a4:	e002      	b.n	80025ac <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025a8:	61bb      	str	r3, [r7, #24]
    break;
 80025aa:	bf00      	nop
  }

  return sysclockfreq;
 80025ac:	69bb      	ldr	r3, [r7, #24]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3724      	adds	r7, #36	; 0x24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	58024400 	.word	0x58024400
 80025c0:	03d09000 	.word	0x03d09000
 80025c4:	003d0900 	.word	0x003d0900
 80025c8:	007a1200 	.word	0x007a1200
 80025cc:	46000000 	.word	0x46000000
 80025d0:	4c742400 	.word	0x4c742400
 80025d4:	4a742400 	.word	0x4a742400
 80025d8:	4af42400 	.word	0x4af42400

080025dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80025e2:	f7ff fe81 	bl	80022e8 <HAL_RCC_GetSysClockFreq>
 80025e6:	4602      	mov	r2, r0
 80025e8:	4b10      	ldr	r3, [pc, #64]	; (800262c <HAL_RCC_GetHCLKFreq+0x50>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	0a1b      	lsrs	r3, r3, #8
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	490f      	ldr	r1, [pc, #60]	; (8002630 <HAL_RCC_GetHCLKFreq+0x54>)
 80025f4:	5ccb      	ldrb	r3, [r1, r3]
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	fa22 f303 	lsr.w	r3, r2, r3
 80025fe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002600:	4b0a      	ldr	r3, [pc, #40]	; (800262c <HAL_RCC_GetHCLKFreq+0x50>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 030f 	and.w	r3, r3, #15
 8002608:	4a09      	ldr	r2, [pc, #36]	; (8002630 <HAL_RCC_GetHCLKFreq+0x54>)
 800260a:	5cd3      	ldrb	r3, [r2, r3]
 800260c:	f003 031f 	and.w	r3, r3, #31
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	fa22 f303 	lsr.w	r3, r2, r3
 8002616:	4a07      	ldr	r2, [pc, #28]	; (8002634 <HAL_RCC_GetHCLKFreq+0x58>)
 8002618:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800261a:	4a07      	ldr	r2, [pc, #28]	; (8002638 <HAL_RCC_GetHCLKFreq+0x5c>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <HAL_RCC_GetHCLKFreq+0x58>)
 8002622:	681b      	ldr	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	58024400 	.word	0x58024400
 8002630:	080059a0 	.word	0x080059a0
 8002634:	24000004 	.word	0x24000004
 8002638:	24000000 	.word	0x24000000

0800263c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002640:	f7ff ffcc 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 8002644:	4602      	mov	r2, r0
 8002646:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	4904      	ldr	r1, [pc, #16]	; (8002664 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002652:	5ccb      	ldrb	r3, [r1, r3]
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800265c:	4618      	mov	r0, r3
 800265e:	bd80      	pop	{r7, pc}
 8002660:	58024400 	.word	0x58024400
 8002664:	080059a0 	.word	0x080059a0

08002668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800266c:	f7ff ffb6 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 8002670:	4602      	mov	r2, r0
 8002672:	4b06      	ldr	r3, [pc, #24]	; (800268c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	0a1b      	lsrs	r3, r3, #8
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	4904      	ldr	r1, [pc, #16]	; (8002690 <HAL_RCC_GetPCLK2Freq+0x28>)
 800267e:	5ccb      	ldrb	r3, [r1, r3]
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002688:	4618      	mov	r0, r3
 800268a:	bd80      	pop	{r7, pc}
 800268c:	58024400 	.word	0x58024400
 8002690:	080059a0 	.word	0x080059a0

08002694 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800269c:	2300      	movs	r3, #0
 800269e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026a0:	2300      	movs	r3, #0
 80026a2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d03f      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026b4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026b8:	d02a      	beq.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026ba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80026be:	d824      	bhi.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026c4:	d018      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80026ca:	d81e      	bhi.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80026d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026d4:	d007      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80026d6:	e018      	b.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026d8:	4bab      	ldr	r3, [pc, #684]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80026da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026dc:	4aaa      	ldr	r2, [pc, #680]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80026de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80026e4:	e015      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	3304      	adds	r3, #4
 80026ea:	2102      	movs	r1, #2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f001 f989 	bl	8003a04 <RCCEx_PLL2_Config>
 80026f2:	4603      	mov	r3, r0
 80026f4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80026f6:	e00c      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3324      	adds	r3, #36	; 0x24
 80026fc:	2102      	movs	r1, #2
 80026fe:	4618      	mov	r0, r3
 8002700:	f001 fa32 	bl	8003b68 <RCCEx_PLL3_Config>
 8002704:	4603      	mov	r3, r0
 8002706:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002708:	e003      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	75fb      	strb	r3, [r7, #23]
      break;
 800270e:	e000      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002710:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002712:	7dfb      	ldrb	r3, [r7, #23]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d109      	bne.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002718:	4b9b      	ldr	r3, [pc, #620]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800271a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800271c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002724:	4998      	ldr	r1, [pc, #608]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002726:	4313      	orrs	r3, r2
 8002728:	650b      	str	r3, [r1, #80]	; 0x50
 800272a:	e001      	b.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002738:	2b00      	cmp	r3, #0
 800273a:	d03d      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002740:	2b04      	cmp	r3, #4
 8002742:	d826      	bhi.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002744:	a201      	add	r2, pc, #4	; (adr r2, 800274c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274a:	bf00      	nop
 800274c:	08002761 	.word	0x08002761
 8002750:	0800276f 	.word	0x0800276f
 8002754:	08002781 	.word	0x08002781
 8002758:	08002799 	.word	0x08002799
 800275c:	08002799 	.word	0x08002799
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002760:	4b89      	ldr	r3, [pc, #548]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002764:	4a88      	ldr	r2, [pc, #544]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800276a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800276c:	e015      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3304      	adds	r3, #4
 8002772:	2100      	movs	r1, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f001 f945 	bl	8003a04 <RCCEx_PLL2_Config>
 800277a:	4603      	mov	r3, r0
 800277c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800277e:	e00c      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3324      	adds	r3, #36	; 0x24
 8002784:	2100      	movs	r1, #0
 8002786:	4618      	mov	r0, r3
 8002788:	f001 f9ee 	bl	8003b68 <RCCEx_PLL3_Config>
 800278c:	4603      	mov	r3, r0
 800278e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002790:	e003      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	75fb      	strb	r3, [r7, #23]
      break;
 8002796:	e000      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002798:	bf00      	nop
    }

    if(ret == HAL_OK)
 800279a:	7dfb      	ldrb	r3, [r7, #23]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027a0:	4b79      	ldr	r3, [pc, #484]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a4:	f023 0207 	bic.w	r2, r3, #7
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ac:	4976      	ldr	r1, [pc, #472]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	650b      	str	r3, [r1, #80]	; 0x50
 80027b2:	e001      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027b4:	7dfb      	ldrb	r3, [r7, #23]
 80027b6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d051      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80027ca:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80027ce:	d036      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80027d0:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80027d4:	d830      	bhi.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80027d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027da:	d032      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80027dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80027e0:	d82a      	bhi.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80027e2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80027e6:	d02e      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80027e8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80027ec:	d824      	bhi.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80027ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f2:	d018      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80027f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027f8:	d81e      	bhi.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x172>
 80027fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002802:	d007      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8002804:	e018      	b.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002806:	4b60      	ldr	r3, [pc, #384]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	4a5f      	ldr	r2, [pc, #380]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800280c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002810:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002812:	e019      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3304      	adds	r3, #4
 8002818:	2100      	movs	r1, #0
 800281a:	4618      	mov	r0, r3
 800281c:	f001 f8f2 	bl	8003a04 <RCCEx_PLL2_Config>
 8002820:	4603      	mov	r3, r0
 8002822:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002824:	e010      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3324      	adds	r3, #36	; 0x24
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f001 f99b 	bl	8003b68 <RCCEx_PLL3_Config>
 8002832:	4603      	mov	r3, r0
 8002834:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002836:	e007      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	75fb      	strb	r3, [r7, #23]
      break;
 800283c:	e004      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800283e:	bf00      	nop
 8002840:	e002      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8002842:	bf00      	nop
 8002844:	e000      	b.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8002846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10a      	bne.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800284e:	4b4e      	ldr	r3, [pc, #312]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002852:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800285c:	494a      	ldr	r1, [pc, #296]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	658b      	str	r3, [r1, #88]	; 0x58
 8002862:	e001      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002864:	7dfb      	ldrb	r3, [r7, #23]
 8002866:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002870:	2b00      	cmp	r3, #0
 8002872:	d051      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800287a:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800287e:	d036      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8002880:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8002884:	d830      	bhi.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8002886:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800288a:	d032      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800288c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002890:	d82a      	bhi.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8002892:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002896:	d02e      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8002898:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800289c:	d824      	bhi.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800289e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028a2:	d018      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80028a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028a8:	d81e      	bhi.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80028ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028b2:	d007      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80028b4:	e018      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028b6:	4b34      	ldr	r3, [pc, #208]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ba:	4a33      	ldr	r2, [pc, #204]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028c2:	e019      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3304      	adds	r3, #4
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f001 f89a 	bl	8003a04 <RCCEx_PLL2_Config>
 80028d0:	4603      	mov	r3, r0
 80028d2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80028d4:	e010      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3324      	adds	r3, #36	; 0x24
 80028da:	2100      	movs	r1, #0
 80028dc:	4618      	mov	r0, r3
 80028de:	f001 f943 	bl	8003b68 <RCCEx_PLL3_Config>
 80028e2:	4603      	mov	r3, r0
 80028e4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80028e6:	e007      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	75fb      	strb	r3, [r7, #23]
      break;
 80028ec:	e004      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80028ee:	bf00      	nop
 80028f0:	e002      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80028f2:	bf00      	nop
 80028f4:	e000      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 80028f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028f8:	7dfb      	ldrb	r3, [r7, #23]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10a      	bne.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80028fe:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002902:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800290c:	491e      	ldr	r1, [pc, #120]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800290e:	4313      	orrs	r3, r2
 8002910:	658b      	str	r3, [r1, #88]	; 0x58
 8002912:	e001      	b.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002914:	7dfb      	ldrb	r3, [r7, #23]
 8002916:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d035      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002928:	2b30      	cmp	r3, #48	; 0x30
 800292a:	d01c      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800292c:	2b30      	cmp	r3, #48	; 0x30
 800292e:	d817      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8002930:	2b20      	cmp	r3, #32
 8002932:	d00c      	beq.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002934:	2b20      	cmp	r3, #32
 8002936:	d813      	bhi.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8002938:	2b00      	cmp	r3, #0
 800293a:	d016      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800293c:	2b10      	cmp	r3, #16
 800293e:	d10f      	bne.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002944:	4a10      	ldr	r2, [pc, #64]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002946:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800294a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800294c:	e00e      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3304      	adds	r3, #4
 8002952:	2102      	movs	r1, #2
 8002954:	4618      	mov	r0, r3
 8002956:	f001 f855 	bl	8003a04 <RCCEx_PLL2_Config>
 800295a:	4603      	mov	r3, r0
 800295c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800295e:	e005      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	75fb      	strb	r3, [r7, #23]
      break;
 8002964:	e002      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8002966:	bf00      	nop
 8002968:	e000      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800296a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800297e:	4902      	ldr	r1, [pc, #8]	; (8002988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002980:	4313      	orrs	r3, r2
 8002982:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002984:	e004      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8002986:	bf00      	nop
 8002988:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298c:	7dfb      	ldrb	r3, [r7, #23]
 800298e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d047      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029a4:	d030      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80029a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029aa:	d82a      	bhi.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80029ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029b0:	d02c      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80029b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029b6:	d824      	bhi.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80029b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029bc:	d018      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80029be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029c2:	d81e      	bhi.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80029c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029cc:	d007      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80029ce:	e018      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029d0:	4bac      	ldr	r3, [pc, #688]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80029d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d4:	4aab      	ldr	r2, [pc, #684]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80029d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80029dc:	e017      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3304      	adds	r3, #4
 80029e2:	2100      	movs	r1, #0
 80029e4:	4618      	mov	r0, r3
 80029e6:	f001 f80d 	bl	8003a04 <RCCEx_PLL2_Config>
 80029ea:	4603      	mov	r3, r0
 80029ec:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80029ee:	e00e      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3324      	adds	r3, #36	; 0x24
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f001 f8b6 	bl	8003b68 <RCCEx_PLL3_Config>
 80029fc:	4603      	mov	r3, r0
 80029fe:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002a00:	e005      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	75fb      	strb	r3, [r7, #23]
      break;
 8002a06:	e002      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8002a08:	bf00      	nop
 8002a0a:	e000      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8002a0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a0e:	7dfb      	ldrb	r3, [r7, #23]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d109      	bne.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a14:	4b9b      	ldr	r3, [pc, #620]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a18:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a20:	4998      	ldr	r1, [pc, #608]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	650b      	str	r3, [r1, #80]	; 0x50
 8002a26:	e001      	b.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a28:	7dfb      	ldrb	r3, [r7, #23]
 8002a2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d049      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a40:	d02e      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8002a42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a46:	d828      	bhi.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8002a48:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a4c:	d02a      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8002a4e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a52:	d822      	bhi.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8002a54:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a58:	d026      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8002a5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a5e:	d81c      	bhi.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8002a60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a64:	d010      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8002a66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a6a:	d816      	bhi.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x406>
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01d      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x418>
 8002a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a74:	d111      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 ffc1 	bl	8003a04 <RCCEx_PLL2_Config>
 8002a82:	4603      	mov	r3, r0
 8002a84:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002a86:	e012      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3324      	adds	r3, #36	; 0x24
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 f86a 	bl	8003b68 <RCCEx_PLL3_Config>
 8002a94:	4603      	mov	r3, r0
 8002a96:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002a98:	e009      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	75fb      	strb	r3, [r7, #23]
      break;
 8002a9e:	e006      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8002aa0:	bf00      	nop
 8002aa2:	e004      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8002aa4:	bf00      	nop
 8002aa6:	e002      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8002aa8:	bf00      	nop
 8002aaa:	e000      	b.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8002aac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002aae:	7dfb      	ldrb	r3, [r7, #23]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d109      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ab4:	4b73      	ldr	r3, [pc, #460]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002ab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ab8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac0:	4970      	ldr	r1, [pc, #448]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	650b      	str	r3, [r1, #80]	; 0x50
 8002ac6:	e001      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac8:	7dfb      	ldrb	r3, [r7, #23]
 8002aca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d04b      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002ade:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae2:	d02e      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8002ae4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ae8:	d828      	bhi.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aee:	d02a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002af4:	d822      	bhi.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002af6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002afa:	d026      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8002afc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002b00:	d81c      	bhi.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002b02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b06:	d010      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x496>
 8002b08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b0c:	d816      	bhi.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d01d      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8002b12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b16:	d111      	bne.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 ff70 	bl	8003a04 <RCCEx_PLL2_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002b28:	e012      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	3324      	adds	r3, #36	; 0x24
 8002b2e:	2101      	movs	r1, #1
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 f819 	bl	8003b68 <RCCEx_PLL3_Config>
 8002b36:	4603      	mov	r3, r0
 8002b38:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002b3a:	e009      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8002b40:	e006      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8002b42:	bf00      	nop
 8002b44:	e004      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8002b46:	bf00      	nop
 8002b48:	e002      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8002b4a:	bf00      	nop
 8002b4c:	e000      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8002b4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b50:	7dfb      	ldrb	r3, [r7, #23]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d10a      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002b56:	4b4b      	ldr	r3, [pc, #300]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b5a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002b64:	4947      	ldr	r1, [pc, #284]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	658b      	str	r3, [r1, #88]	; 0x58
 8002b6a:	e001      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6c:	7dfb      	ldrb	r3, [r7, #23]
 8002b6e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d02f      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b84:	d00e      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8002b86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b8a:	d814      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d015      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x528>
 8002b90:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b94:	d10f      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b96:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9a:	4a3a      	ldr	r2, [pc, #232]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002b9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002ba2:	e00c      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	2101      	movs	r1, #1
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 ff2a 	bl	8003a04 <RCCEx_PLL2_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002bb4:	e003      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	75fb      	strb	r3, [r7, #23]
      break;
 8002bba:	e000      	b.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8002bbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bbe:	7dfb      	ldrb	r3, [r7, #23]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002bc4:	4b2f      	ldr	r3, [pc, #188]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bc8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002bd0:	492c      	ldr	r1, [pc, #176]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	650b      	str	r3, [r1, #80]	; 0x50
 8002bd6:	e001      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd8:	7dfb      	ldrb	r3, [r7, #23]
 8002bda:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d032      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	d81b      	bhi.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8002bf0:	a201      	add	r2, pc, #4	; (adr r2, 8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8002bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf6:	bf00      	nop
 8002bf8:	08002c2f 	.word	0x08002c2f
 8002bfc:	08002c09 	.word	0x08002c09
 8002c00:	08002c17 	.word	0x08002c17
 8002c04:	08002c2f 	.word	0x08002c2f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c08:	4b1e      	ldr	r3, [pc, #120]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0c:	4a1d      	ldr	r2, [pc, #116]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002c0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c12:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c14:	e00c      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	2102      	movs	r1, #2
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 fef1 	bl	8003a04 <RCCEx_PLL2_Config>
 8002c22:	4603      	mov	r3, r0
 8002c24:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002c26:	e003      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	75fb      	strb	r3, [r7, #23]
      break;
 8002c2c:	e000      	b.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8002c2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c30:	7dfb      	ldrb	r3, [r7, #23]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d109      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002c36:	4b13      	ldr	r3, [pc, #76]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c3a:	f023 0203 	bic.w	r2, r3, #3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	4910      	ldr	r1, [pc, #64]	; (8002c84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002c48:	e001      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c4a:	7dfb      	ldrb	r3, [r7, #23]
 8002c4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f000 808a 	beq.w	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c5c:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a09      	ldr	r2, [pc, #36]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002c62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c68:	f7fe fa92 	bl	8001190 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c6e:	e00d      	b.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c70:	f7fe fa8e 	bl	8001190 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b64      	cmp	r3, #100	; 0x64
 8002c7c:	d906      	bls.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	75fb      	strb	r3, [r7, #23]
        break;
 8002c82:	e009      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002c84:	58024400 	.word	0x58024400
 8002c88:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c8c:	4bb9      	ldr	r3, [pc, #740]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0eb      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8002c98:	7dfb      	ldrb	r3, [r7, #23]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d166      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002c9e:	4bb6      	ldr	r3, [pc, #728]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ca0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ca8:	4053      	eors	r3, r2
 8002caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d013      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cb2:	4bb1      	ldr	r3, [pc, #708]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cba:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cbc:	4bae      	ldr	r3, [pc, #696]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	4aad      	ldr	r2, [pc, #692]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cc8:	4bab      	ldr	r3, [pc, #684]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ccc:	4aaa      	ldr	r2, [pc, #680]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002cd4:	4aa8      	ldr	r2, [pc, #672]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002ce0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ce4:	d115      	bne.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce6:	f7fe fa53 	bl	8001190 <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cec:	e00b      	b.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cee:	f7fe fa4f 	bl	8001190 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d902      	bls.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	75fb      	strb	r3, [r7, #23]
            break;
 8002d04:	e005      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d06:	4b9c      	ldr	r3, [pc, #624]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0ed      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8002d12:	7dfb      	ldrb	r3, [r7, #23]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d126      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d26:	d10d      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8002d28:	4b93      	ldr	r3, [pc, #588]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002d36:	0919      	lsrs	r1, r3, #4
 8002d38:	4b90      	ldr	r3, [pc, #576]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8002d3a:	400b      	ands	r3, r1
 8002d3c:	498e      	ldr	r1, [pc, #568]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	610b      	str	r3, [r1, #16]
 8002d42:	e005      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8002d44:	4b8c      	ldr	r3, [pc, #560]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	4a8b      	ldr	r2, [pc, #556]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d4a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d4e:	6113      	str	r3, [r2, #16]
 8002d50:	4b89      	ldr	r3, [pc, #548]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d5e:	4986      	ldr	r1, [pc, #536]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	670b      	str	r3, [r1, #112]	; 0x70
 8002d64:	e004      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
 8002d68:	75bb      	strb	r3, [r7, #22]
 8002d6a:	e001      	b.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d07e      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d80:	2b28      	cmp	r3, #40	; 0x28
 8002d82:	d867      	bhi.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8002d84:	a201      	add	r2, pc, #4	; (adr r2, 8002d8c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8002d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8a:	bf00      	nop
 8002d8c:	08002e5b 	.word	0x08002e5b
 8002d90:	08002e55 	.word	0x08002e55
 8002d94:	08002e55 	.word	0x08002e55
 8002d98:	08002e55 	.word	0x08002e55
 8002d9c:	08002e55 	.word	0x08002e55
 8002da0:	08002e55 	.word	0x08002e55
 8002da4:	08002e55 	.word	0x08002e55
 8002da8:	08002e55 	.word	0x08002e55
 8002dac:	08002e31 	.word	0x08002e31
 8002db0:	08002e55 	.word	0x08002e55
 8002db4:	08002e55 	.word	0x08002e55
 8002db8:	08002e55 	.word	0x08002e55
 8002dbc:	08002e55 	.word	0x08002e55
 8002dc0:	08002e55 	.word	0x08002e55
 8002dc4:	08002e55 	.word	0x08002e55
 8002dc8:	08002e55 	.word	0x08002e55
 8002dcc:	08002e43 	.word	0x08002e43
 8002dd0:	08002e55 	.word	0x08002e55
 8002dd4:	08002e55 	.word	0x08002e55
 8002dd8:	08002e55 	.word	0x08002e55
 8002ddc:	08002e55 	.word	0x08002e55
 8002de0:	08002e55 	.word	0x08002e55
 8002de4:	08002e55 	.word	0x08002e55
 8002de8:	08002e55 	.word	0x08002e55
 8002dec:	08002e5b 	.word	0x08002e5b
 8002df0:	08002e55 	.word	0x08002e55
 8002df4:	08002e55 	.word	0x08002e55
 8002df8:	08002e55 	.word	0x08002e55
 8002dfc:	08002e55 	.word	0x08002e55
 8002e00:	08002e55 	.word	0x08002e55
 8002e04:	08002e55 	.word	0x08002e55
 8002e08:	08002e55 	.word	0x08002e55
 8002e0c:	08002e5b 	.word	0x08002e5b
 8002e10:	08002e55 	.word	0x08002e55
 8002e14:	08002e55 	.word	0x08002e55
 8002e18:	08002e55 	.word	0x08002e55
 8002e1c:	08002e55 	.word	0x08002e55
 8002e20:	08002e55 	.word	0x08002e55
 8002e24:	08002e55 	.word	0x08002e55
 8002e28:	08002e55 	.word	0x08002e55
 8002e2c:	08002e5b 	.word	0x08002e5b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3304      	adds	r3, #4
 8002e34:	2101      	movs	r1, #1
 8002e36:	4618      	mov	r0, r3
 8002e38:	f000 fde4 	bl	8003a04 <RCCEx_PLL2_Config>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002e40:	e00c      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	3324      	adds	r3, #36	; 0x24
 8002e46:	2101      	movs	r1, #1
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f000 fe8d 	bl	8003b68 <RCCEx_PLL3_Config>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002e52:	e003      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	75fb      	strb	r3, [r7, #23]
      break;
 8002e58:	e000      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8002e5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d109      	bne.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002e62:	4b45      	ldr	r3, [pc, #276]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e66:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e6e:	4942      	ldr	r1, [pc, #264]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	654b      	str	r3, [r1, #84]	; 0x54
 8002e74:	e001      	b.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d037      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d820      	bhi.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8002e8e:	a201      	add	r2, pc, #4	; (adr r2, 8002e94 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8002e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e94:	08002ed7 	.word	0x08002ed7
 8002e98:	08002ead 	.word	0x08002ead
 8002e9c:	08002ebf 	.word	0x08002ebf
 8002ea0:	08002ed7 	.word	0x08002ed7
 8002ea4:	08002ed7 	.word	0x08002ed7
 8002ea8:	08002ed7 	.word	0x08002ed7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3304      	adds	r3, #4
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 fda6 	bl	8003a04 <RCCEx_PLL2_Config>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002ebc:	e00c      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3324      	adds	r3, #36	; 0x24
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fe4f 	bl	8003b68 <RCCEx_PLL3_Config>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002ece:	e003      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ed4:	e000      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8002ed6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ed8:	7dfb      	ldrb	r3, [r7, #23]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002ede:	4b26      	ldr	r3, [pc, #152]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee2:	f023 0207 	bic.w	r2, r3, #7
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eea:	4923      	ldr	r1, [pc, #140]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	654b      	str	r3, [r1, #84]	; 0x54
 8002ef0:	e001      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
 8002ef4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d040      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f08:	2b05      	cmp	r3, #5
 8002f0a:	d821      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8002f0c:	a201      	add	r2, pc, #4	; (adr r2, 8002f14 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8002f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f12:	bf00      	nop
 8002f14:	08002f57 	.word	0x08002f57
 8002f18:	08002f2d 	.word	0x08002f2d
 8002f1c:	08002f3f 	.word	0x08002f3f
 8002f20:	08002f57 	.word	0x08002f57
 8002f24:	08002f57 	.word	0x08002f57
 8002f28:	08002f57 	.word	0x08002f57
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	2101      	movs	r1, #1
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 fd66 	bl	8003a04 <RCCEx_PLL2_Config>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002f3c:	e00c      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3324      	adds	r3, #36	; 0x24
 8002f42:	2101      	movs	r1, #1
 8002f44:	4618      	mov	r0, r3
 8002f46:	f000 fe0f 	bl	8003b68 <RCCEx_PLL3_Config>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002f4e:	e003      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	75fb      	strb	r3, [r7, #23]
      break;
 8002f54:	e000      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8002f56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d110      	bne.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f5e:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f62:	f023 0207 	bic.w	r2, r3, #7
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f6c:	4902      	ldr	r1, [pc, #8]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	658b      	str	r3, [r1, #88]	; 0x58
 8002f72:	e007      	b.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8002f74:	58024800 	.word	0x58024800
 8002f78:	58024400 	.word	0x58024400
 8002f7c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
 8002f82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0320 	and.w	r3, r3, #32
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d04b      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f9a:	d02e      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x966>
 8002f9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa0:	d828      	bhi.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8002fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fa6:	d02a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8002fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fac:	d822      	bhi.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8002fae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fb2:	d026      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002fb4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002fb8:	d81c      	bhi.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8002fba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fbe:	d010      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8002fc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fc4:	d816      	bhi.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d01d      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8002fca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002fce:	d111      	bne.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 fd14 	bl	8003a04 <RCCEx_PLL2_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002fe0:	e012      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3324      	adds	r3, #36	; 0x24
 8002fe6:	2102      	movs	r1, #2
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 fdbd 	bl	8003b68 <RCCEx_PLL3_Config>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002ff2:	e009      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8002ff8:	e006      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8002ffa:	bf00      	nop
 8002ffc:	e004      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8002ffe:	bf00      	nop
 8003000:	e002      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003006:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003008:	7dfb      	ldrb	r3, [r7, #23]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10a      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800300e:	4bb2      	ldr	r3, [pc, #712]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003012:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301c:	49ae      	ldr	r1, [pc, #696]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800301e:	4313      	orrs	r3, r2
 8003020:	654b      	str	r3, [r1, #84]	; 0x54
 8003022:	e001      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003024:	7dfb      	ldrb	r3, [r7, #23]
 8003026:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d04b      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800303a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800303e:	d02e      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8003040:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003044:	d828      	bhi.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800304a:	d02a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800304c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003050:	d822      	bhi.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003052:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003056:	d026      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003058:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800305c:	d81c      	bhi.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800305e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003062:	d010      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003068:	d816      	bhi.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800306a:	2b00      	cmp	r3, #0
 800306c:	d01d      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800306e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003072:	d111      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3304      	adds	r3, #4
 8003078:	2100      	movs	r1, #0
 800307a:	4618      	mov	r0, r3
 800307c:	f000 fcc2 	bl	8003a04 <RCCEx_PLL2_Config>
 8003080:	4603      	mov	r3, r0
 8003082:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003084:	e012      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3324      	adds	r3, #36	; 0x24
 800308a:	2102      	movs	r1, #2
 800308c:	4618      	mov	r0, r3
 800308e:	f000 fd6b 	bl	8003b68 <RCCEx_PLL3_Config>
 8003092:	4603      	mov	r3, r0
 8003094:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003096:	e009      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	75fb      	strb	r3, [r7, #23]
      break;
 800309c:	e006      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800309e:	bf00      	nop
 80030a0:	e004      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80030a2:	bf00      	nop
 80030a4:	e002      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80030a6:	bf00      	nop
 80030a8:	e000      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80030aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ac:	7dfb      	ldrb	r3, [r7, #23]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10a      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80030b2:	4b89      	ldr	r3, [pc, #548]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80030b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030c0:	4985      	ldr	r1, [pc, #532]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	658b      	str	r3, [r1, #88]	; 0x58
 80030c6:	e001      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c8:	7dfb      	ldrb	r3, [r7, #23]
 80030ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d04b      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80030de:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80030e2:	d02e      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80030e4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80030e8:	d828      	bhi.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80030ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ee:	d02a      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80030f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030f4:	d822      	bhi.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80030f6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80030fa:	d026      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80030fc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003100:	d81c      	bhi.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003102:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003106:	d010      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003108:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800310c:	d816      	bhi.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800310e:	2b00      	cmp	r3, #0
 8003110:	d01d      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8003112:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003116:	d111      	bne.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3304      	adds	r3, #4
 800311c:	2100      	movs	r1, #0
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fc70 	bl	8003a04 <RCCEx_PLL2_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003128:	e012      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	3324      	adds	r3, #36	; 0x24
 800312e:	2102      	movs	r1, #2
 8003130:	4618      	mov	r0, r3
 8003132:	f000 fd19 	bl	8003b68 <RCCEx_PLL3_Config>
 8003136:	4603      	mov	r3, r0
 8003138:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800313a:	e009      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	75fb      	strb	r3, [r7, #23]
      break;
 8003140:	e006      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003142:	bf00      	nop
 8003144:	e004      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003146:	bf00      	nop
 8003148:	e002      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800314a:	bf00      	nop
 800314c:	e000      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800314e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003150:	7dfb      	ldrb	r3, [r7, #23]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10a      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003156:	4b60      	ldr	r3, [pc, #384]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003164:	495c      	ldr	r1, [pc, #368]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003166:	4313      	orrs	r3, r2
 8003168:	658b      	str	r3, [r1, #88]	; 0x58
 800316a:	e001      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800316c:	7dfb      	ldrb	r3, [r7, #23]
 800316e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d018      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003184:	d10a      	bne.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3324      	adds	r3, #36	; 0x24
 800318a:	2102      	movs	r1, #2
 800318c:	4618      	mov	r0, r3
 800318e:	f000 fceb 	bl	8003b68 <RCCEx_PLL3_Config>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800319c:	4b4e      	ldr	r3, [pc, #312]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800319e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031a8:	494b      	ldr	r1, [pc, #300]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d01a      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031c4:	d10a      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3324      	adds	r3, #36	; 0x24
 80031ca:	2102      	movs	r1, #2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f000 fccb 	bl	8003b68 <RCCEx_PLL3_Config>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031dc:	4b3e      	ldr	r3, [pc, #248]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80031de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ea:	493b      	ldr	r1, [pc, #236]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d034      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003202:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003206:	d01d      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8003208:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800320c:	d817      	bhi.n	800323e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8003212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003216:	d009      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003218:	e011      	b.n	800323e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3304      	adds	r3, #4
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f000 fbef 	bl	8003a04 <RCCEx_PLL2_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800322a:	e00c      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3324      	adds	r3, #36	; 0x24
 8003230:	2102      	movs	r1, #2
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fc98 	bl	8003b68 <RCCEx_PLL3_Config>
 8003238:	4603      	mov	r3, r0
 800323a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800323c:	e003      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	75fb      	strb	r3, [r7, #23]
      break;
 8003242:	e000      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8003244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003246:	7dfb      	ldrb	r3, [r7, #23]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d10a      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800324c:	4b22      	ldr	r3, [pc, #136]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800324e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003250:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800325a:	491f      	ldr	r1, [pc, #124]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800325c:	4313      	orrs	r3, r2
 800325e:	658b      	str	r3, [r1, #88]	; 0x58
 8003260:	e001      	b.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003262:	7dfb      	ldrb	r3, [r7, #23]
 8003264:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d036      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003278:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800327c:	d01c      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800327e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003282:	d816      	bhi.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003288:	d003      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800328a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800328e:	d007      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8003290:	e00f      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003292:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	4a10      	ldr	r2, [pc, #64]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800329c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800329e:	e00c      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3324      	adds	r3, #36	; 0x24
 80032a4:	2101      	movs	r1, #1
 80032a6:	4618      	mov	r0, r3
 80032a8:	f000 fc5e 	bl	8003b68 <RCCEx_PLL3_Config>
 80032ac:	4603      	mov	r3, r0
 80032ae:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80032b0:	e003      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	75fb      	strb	r3, [r7, #23]
      break;
 80032b6:	e000      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80032b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d10d      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80032c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032ce:	4902      	ldr	r1, [pc, #8]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	654b      	str	r3, [r1, #84]	; 0x54
 80032d4:	e004      	b.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 80032d6:	bf00      	nop
 80032d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032dc:	7dfb      	ldrb	r3, [r7, #23]
 80032de:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d029      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80032f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f8:	d007      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80032fa:	e00f      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032fc:	4b61      	ldr	r3, [pc, #388]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	4a60      	ldr	r2, [pc, #384]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003302:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003306:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003308:	e00b      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3304      	adds	r3, #4
 800330e:	2102      	movs	r1, #2
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fb77 	bl	8003a04 <RCCEx_PLL2_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	75fb      	strb	r3, [r7, #23]
      break;
 8003320:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003322:	7dfb      	ldrb	r3, [r7, #23]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003328:	4b56      	ldr	r3, [pc, #344]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800332a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003334:	4953      	ldr	r1, [pc, #332]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003336:	4313      	orrs	r3, r2
 8003338:	64cb      	str	r3, [r1, #76]	; 0x4c
 800333a:	e001      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800333c:	7dfb      	ldrb	r3, [r7, #23]
 800333e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00a      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3324      	adds	r3, #36	; 0x24
 8003350:	2102      	movs	r1, #2
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fc08 	bl	8003b68 <RCCEx_PLL3_Config>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d030      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003376:	d017      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003378:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800337c:	d811      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800337e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003382:	d013      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8003384:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003388:	d80b      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800338a:	2b00      	cmp	r3, #0
 800338c:	d010      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800338e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003392:	d106      	bne.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003394:	4b3b      	ldr	r3, [pc, #236]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003398:	4a3a      	ldr	r2, [pc, #232]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800339a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800339e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80033a0:	e007      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	75fb      	strb	r3, [r7, #23]
      break;
 80033a6:	e004      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80033a8:	bf00      	nop
 80033aa:	e002      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80033ac:	bf00      	nop
 80033ae:	e000      	b.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 80033b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033b2:	7dfb      	ldrb	r3, [r7, #23]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d109      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80033b8:	4b32      	ldr	r3, [pc, #200]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80033ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033c4:	492f      	ldr	r1, [pc, #188]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	654b      	str	r3, [r1, #84]	; 0x54
 80033ca:	e001      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d008      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033dc:	4b29      	ldr	r3, [pc, #164]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80033de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033e8:	4926      	ldr	r1, [pc, #152]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d008      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033fa:	4b22      	ldr	r3, [pc, #136]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80033fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033fe:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003406:	491f      	ldr	r1, [pc, #124]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003408:	4313      	orrs	r3, r2
 800340a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00d      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003418:	4b1a      	ldr	r3, [pc, #104]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	4a19      	ldr	r2, [pc, #100]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800341e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003422:	6113      	str	r3, [r2, #16]
 8003424:	4b17      	ldr	r3, [pc, #92]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003426:	691a      	ldr	r2, [r3, #16]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800342e:	4915      	ldr	r1, [pc, #84]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8003430:	4313      	orrs	r3, r2
 8003432:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	da08      	bge.n	800344e <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800343c:	4b11      	ldr	r3, [pc, #68]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800343e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003440:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003448:	490e      	ldr	r1, [pc, #56]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d009      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800345c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800345e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003468:	4906      	ldr	r1, [pc, #24]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800346a:	4313      	orrs	r3, r2
 800346c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800346e:	7dbb      	ldrb	r3, [r7, #22]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8003474:	2300      	movs	r3, #0
 8003476:	e000      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
}
 800347a:	4618      	mov	r0, r3
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	58024400 	.word	0x58024400

08003488 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800348c:	f7ff f8a6 	bl	80025dc <HAL_RCC_GetHCLKFreq>
 8003490:	4602      	mov	r2, r0
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	091b      	lsrs	r3, r3, #4
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	4904      	ldr	r1, [pc, #16]	; (80034b0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800349e:	5ccb      	ldrb	r3, [r1, r3]
 80034a0:	f003 031f 	and.w	r3, r3, #31
 80034a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	58024400 	.word	0x58024400
 80034b0:	080059a0 	.word	0x080059a0

080034b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	; 0x24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034bc:	4ba1      	ldr	r3, [pc, #644]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	f003 0303 	and.w	r3, r3, #3
 80034c4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80034c6:	4b9f      	ldr	r3, [pc, #636]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ca:	0b1b      	lsrs	r3, r3, #12
 80034cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034d0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80034d2:	4b9c      	ldr	r3, [pc, #624]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80034de:	4b99      	ldr	r3, [pc, #612]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80034e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e2:	08db      	lsrs	r3, r3, #3
 80034e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	fb02 f303 	mul.w	r3, r2, r3
 80034ee:	ee07 3a90 	vmov	s15, r3
 80034f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 8111 	beq.w	8003724 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	2b02      	cmp	r3, #2
 8003506:	f000 8083 	beq.w	8003610 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	2b02      	cmp	r3, #2
 800350e:	f200 80a1 	bhi.w	8003654 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	2b01      	cmp	r3, #1
 800351c:	d056      	beq.n	80035cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800351e:	e099      	b.n	8003654 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003520:	4b88      	ldr	r3, [pc, #544]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0320 	and.w	r3, r3, #32
 8003528:	2b00      	cmp	r3, #0
 800352a:	d02d      	beq.n	8003588 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800352c:	4b85      	ldr	r3, [pc, #532]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	08db      	lsrs	r3, r3, #3
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	4a84      	ldr	r2, [pc, #528]	; (8003748 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003538:	fa22 f303 	lsr.w	r3, r2, r3
 800353c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	ee07 3a90 	vmov	s15, r3
 8003544:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	ee07 3a90 	vmov	s15, r3
 800354e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003556:	4b7b      	ldr	r3, [pc, #492]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800355e:	ee07 3a90 	vmov	s15, r3
 8003562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003566:	ed97 6a03 	vldr	s12, [r7, #12]
 800356a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800374c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800356e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003576:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800357a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800357e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003582:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003586:	e087      	b.n	8003698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003592:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003750 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800359a:	4b6a      	ldr	r3, [pc, #424]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800359c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a2:	ee07 3a90 	vmov	s15, r3
 80035a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80035ae:	eddf 5a67 	vldr	s11, [pc, #412]	; 800374c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80035b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035ca:	e065      	b.n	8003698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	ee07 3a90 	vmov	s15, r3
 80035d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80035da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035de:	4b59      	ldr	r3, [pc, #356]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e6:	ee07 3a90 	vmov	s15, r3
 80035ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80035f2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800374c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80035f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800360e:	e043      	b.n	8003698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	ee07 3a90 	vmov	s15, r3
 8003616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003758 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800361e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003622:	4b48      	ldr	r3, [pc, #288]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362a:	ee07 3a90 	vmov	s15, r3
 800362e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003632:	ed97 6a03 	vldr	s12, [r7, #12]
 8003636:	eddf 5a45 	vldr	s11, [pc, #276]	; 800374c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800363a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800363e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800364a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003652:	e021      	b.n	8003698 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	ee07 3a90 	vmov	s15, r3
 800365a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800365e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003754 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003666:	4b37      	ldr	r3, [pc, #220]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800366e:	ee07 3a90 	vmov	s15, r3
 8003672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003676:	ed97 6a03 	vldr	s12, [r7, #12]
 800367a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800374c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800367e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800368a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800368e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003692:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003696:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003698:	4b2a      	ldr	r3, [pc, #168]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800369a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369c:	0a5b      	lsrs	r3, r3, #9
 800369e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036a2:	ee07 3a90 	vmov	s15, r3
 80036a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80036b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036be:	ee17 2a90 	vmov	r2, s15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80036c6:	4b1f      	ldr	r3, [pc, #124]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ca:	0c1b      	lsrs	r3, r3, #16
 80036cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d0:	ee07 3a90 	vmov	s15, r3
 80036d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80036e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ec:	ee17 2a90 	vmov	r2, s15
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80036f4:	4b13      	ldr	r3, [pc, #76]	; (8003744 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80036f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f8:	0e1b      	lsrs	r3, r3, #24
 80036fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036fe:	ee07 3a90 	vmov	s15, r3
 8003702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003706:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800370a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800370e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800371a:	ee17 2a90 	vmov	r2, s15
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003722:	e008      	b.n	8003736 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	609a      	str	r2, [r3, #8]
}
 8003736:	bf00      	nop
 8003738:	3724      	adds	r7, #36	; 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	58024400 	.word	0x58024400
 8003748:	03d09000 	.word	0x03d09000
 800374c:	46000000 	.word	0x46000000
 8003750:	4c742400 	.word	0x4c742400
 8003754:	4a742400 	.word	0x4a742400
 8003758:	4af42400 	.word	0x4af42400

0800375c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800375c:	b480      	push	{r7}
 800375e:	b089      	sub	sp, #36	; 0x24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003764:	4ba1      	ldr	r3, [pc, #644]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003768:	f003 0303 	and.w	r3, r3, #3
 800376c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800376e:	4b9f      	ldr	r3, [pc, #636]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	0d1b      	lsrs	r3, r3, #20
 8003774:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003778:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800377a:	4b9c      	ldr	r3, [pc, #624]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003786:	4b99      	ldr	r3, [pc, #612]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	fb02 f303 	mul.w	r3, r2, r3
 8003796:	ee07 3a90 	vmov	s15, r3
 800379a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800379e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 8111 	beq.w	80039cc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	f000 8083 	beq.w	80038b8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	f200 80a1 	bhi.w	80038fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d056      	beq.n	8003874 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80037c6:	e099      	b.n	80038fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037c8:	4b88      	ldr	r3, [pc, #544]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0320 	and.w	r3, r3, #32
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d02d      	beq.n	8003830 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80037d4:	4b85      	ldr	r3, [pc, #532]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	08db      	lsrs	r3, r3, #3
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	4a84      	ldr	r2, [pc, #528]	; (80039f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80037e0:	fa22 f303 	lsr.w	r3, r2, r3
 80037e4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	ee07 3a90 	vmov	s15, r3
 80037ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	ee07 3a90 	vmov	s15, r3
 80037f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037fe:	4b7b      	ldr	r3, [pc, #492]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003806:	ee07 3a90 	vmov	s15, r3
 800380a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800380e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003812:	eddf 5a78 	vldr	s11, [pc, #480]	; 80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800381a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800381e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800382a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800382e:	e087      	b.n	8003940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	ee07 3a90 	vmov	s15, r3
 8003836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800383a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80039f8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800383e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003842:	4b6a      	ldr	r3, [pc, #424]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003852:	ed97 6a03 	vldr	s12, [r7, #12]
 8003856:	eddf 5a67 	vldr	s11, [pc, #412]	; 80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800385a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800385e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003862:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800386a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003872:	e065      	b.n	8003940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	ee07 3a90 	vmov	s15, r3
 800387a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800387e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80039fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003886:	4b59      	ldr	r3, [pc, #356]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003896:	ed97 6a03 	vldr	s12, [r7, #12]
 800389a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800389e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038b6:	e043      	b.n	8003940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	ee07 3a90 	vmov	s15, r3
 80038be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003a00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80038c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ca:	4b48      	ldr	r3, [pc, #288]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038d2:	ee07 3a90 	vmov	s15, r3
 80038d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038da:	ed97 6a03 	vldr	s12, [r7, #12]
 80038de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80038e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80038fa:	e021      	b.n	8003940 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	ee07 3a90 	vmov	s15, r3
 8003902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003906:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80039fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800390a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800390e:	4b37      	ldr	r3, [pc, #220]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003916:	ee07 3a90 	vmov	s15, r3
 800391a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800391e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003922:	eddf 5a34 	vldr	s11, [pc, #208]	; 80039f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800392a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800392e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800393a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800393e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003940:	4b2a      	ldr	r3, [pc, #168]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003944:	0a5b      	lsrs	r3, r3, #9
 8003946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800394a:	ee07 3a90 	vmov	s15, r3
 800394e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003952:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003956:	ee37 7a87 	vadd.f32	s14, s15, s14
 800395a:	edd7 6a07 	vldr	s13, [r7, #28]
 800395e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003962:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003966:	ee17 2a90 	vmov	r2, s15
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800396e:	4b1f      	ldr	r3, [pc, #124]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	0c1b      	lsrs	r3, r3, #16
 8003974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003978:	ee07 3a90 	vmov	s15, r3
 800397c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003980:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003984:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003988:	edd7 6a07 	vldr	s13, [r7, #28]
 800398c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003994:	ee17 2a90 	vmov	r2, s15
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800399c:	4b13      	ldr	r3, [pc, #76]	; (80039ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800399e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a0:	0e1b      	lsrs	r3, r3, #24
 80039a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80039b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80039ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039c2:	ee17 2a90 	vmov	r2, s15
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80039ca:	e008      	b.n	80039de <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	609a      	str	r2, [r3, #8]
}
 80039de:	bf00      	nop
 80039e0:	3724      	adds	r7, #36	; 0x24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	58024400 	.word	0x58024400
 80039f0:	03d09000 	.word	0x03d09000
 80039f4:	46000000 	.word	0x46000000
 80039f8:	4c742400 	.word	0x4c742400
 80039fc:	4a742400 	.word	0x4a742400
 8003a00:	4af42400 	.word	0x4af42400

08003a04 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003a12:	4b53      	ldr	r3, [pc, #332]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d101      	bne.n	8003a22 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e099      	b.n	8003b56 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003a22:	4b4f      	ldr	r3, [pc, #316]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a4e      	ldr	r2, [pc, #312]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a28:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a2e:	f7fd fbaf 	bl	8001190 <HAL_GetTick>
 8003a32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a34:	e008      	b.n	8003a48 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003a36:	f7fd fbab 	bl	8001190 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d901      	bls.n	8003a48 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e086      	b.n	8003b56 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a48:	4b45      	ldr	r3, [pc, #276]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1f0      	bne.n	8003a36 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003a54:	4b42      	ldr	r3, [pc, #264]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a58:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	031b      	lsls	r3, r3, #12
 8003a62:	493f      	ldr	r1, [pc, #252]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	628b      	str	r3, [r1, #40]	; 0x28
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	025b      	lsls	r3, r3, #9
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	041b      	lsls	r3, r3, #16
 8003a86:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	3b01      	subs	r3, #1
 8003a92:	061b      	lsls	r3, r3, #24
 8003a94:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003a98:	4931      	ldr	r1, [pc, #196]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003a9e:	4b30      	ldr	r3, [pc, #192]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	492d      	ldr	r1, [pc, #180]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003ab0:	4b2b      	ldr	r3, [pc, #172]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	f023 0220 	bic.w	r2, r3, #32
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	4928      	ldr	r1, [pc, #160]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003ac2:	4b27      	ldr	r3, [pc, #156]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac6:	4a26      	ldr	r2, [pc, #152]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ac8:	f023 0310 	bic.w	r3, r3, #16
 8003acc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003ace:	4b24      	ldr	r3, [pc, #144]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ad0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ad2:	4b24      	ldr	r3, [pc, #144]	; (8003b64 <RCCEx_PLL2_Config+0x160>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	69d2      	ldr	r2, [r2, #28]
 8003ada:	00d2      	lsls	r2, r2, #3
 8003adc:	4920      	ldr	r1, [pc, #128]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003ae2:	4b1f      	ldr	r3, [pc, #124]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae6:	4a1e      	ldr	r2, [pc, #120]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003ae8:	f043 0310 	orr.w	r3, r3, #16
 8003aec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d106      	bne.n	8003b02 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003af4:	4b1a      	ldr	r3, [pc, #104]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af8:	4a19      	ldr	r2, [pc, #100]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003afa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003afe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b00:	e00f      	b.n	8003b22 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d106      	bne.n	8003b16 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003b08:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0c:	4a14      	ldr	r2, [pc, #80]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b12:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003b14:	e005      	b.n	8003b22 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003b16:	4b12      	ldr	r3, [pc, #72]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1a:	4a11      	ldr	r2, [pc, #68]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b20:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003b22:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a0e      	ldr	r2, [pc, #56]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2e:	f7fd fb2f 	bl	8001190 <HAL_GetTick>
 8003b32:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b34:	e008      	b.n	8003b48 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003b36:	f7fd fb2b 	bl	8001190 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e006      	b.n	8003b56 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <RCCEx_PLL2_Config+0x15c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	58024400 	.word	0x58024400
 8003b64:	ffff0007 	.word	0xffff0007

08003b68 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b72:	2300      	movs	r3, #0
 8003b74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003b76:	4b53      	ldr	r3, [pc, #332]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d101      	bne.n	8003b86 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e099      	b.n	8003cba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003b86:	4b4f      	ldr	r3, [pc, #316]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a4e      	ldr	r2, [pc, #312]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003b8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b92:	f7fd fafd 	bl	8001190 <HAL_GetTick>
 8003b96:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003b98:	e008      	b.n	8003bac <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003b9a:	f7fd faf9 	bl	8001190 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e086      	b.n	8003cba <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003bac:	4b45      	ldr	r3, [pc, #276]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1f0      	bne.n	8003b9a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003bb8:	4b42      	ldr	r3, [pc, #264]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	051b      	lsls	r3, r3, #20
 8003bc6:	493f      	ldr	r1, [pc, #252]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	628b      	str	r3, [r1, #40]	; 0x28
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	025b      	lsls	r3, r3, #9
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	431a      	orrs	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	041b      	lsls	r3, r3, #16
 8003bea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	061b      	lsls	r3, r3, #24
 8003bf8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003bfc:	4931      	ldr	r1, [pc, #196]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003c02:	4b30      	ldr	r3, [pc, #192]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	492d      	ldr	r1, [pc, #180]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003c14:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	4928      	ldr	r1, [pc, #160]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003c26:	4b27      	ldr	r3, [pc, #156]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	4a26      	ldr	r2, [pc, #152]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c30:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c36:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <RCCEx_PLL3_Config+0x160>)
 8003c38:	4013      	ands	r3, r2
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	69d2      	ldr	r2, [r2, #28]
 8003c3e:	00d2      	lsls	r2, r2, #3
 8003c40:	4920      	ldr	r1, [pc, #128]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003c46:	4b1f      	ldr	r3, [pc, #124]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	4a1e      	ldr	r2, [pc, #120]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c50:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d106      	bne.n	8003c66 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003c58:	4b1a      	ldr	r3, [pc, #104]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5c:	4a19      	ldr	r2, [pc, #100]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c5e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c62:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c64:	e00f      	b.n	8003c86 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003c6c:	4b15      	ldr	r3, [pc, #84]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c70:	4a14      	ldr	r2, [pc, #80]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c72:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c76:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003c78:	e005      	b.n	8003c86 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003c7a:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7e:	4a11      	ldr	r2, [pc, #68]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c80:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c84:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a0e      	ldr	r2, [pc, #56]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c92:	f7fd fa7d 	bl	8001190 <HAL_GetTick>
 8003c96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003c98:	e008      	b.n	8003cac <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003c9a:	f7fd fa79 	bl	8001190 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e006      	b.n	8003cba <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <RCCEx_PLL3_Config+0x15c>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0f0      	beq.n	8003c9a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	58024400 	.word	0x58024400
 8003cc8:	ffff0007 	.word	0xffff0007

08003ccc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d101      	bne.n	8003cde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e054      	b.n	8003d88 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d111      	bne.n	8003d0e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 fb94 	bl	8004420 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d102      	bne.n	8003d06 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a23      	ldr	r2, [pc, #140]	; (8003d90 <HAL_TIM_Base_Init+0xc4>)
 8003d04:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2202      	movs	r2, #2
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4610      	mov	r0, r2
 8003d22:	f000 fad7 	bl	80042d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2201      	movs	r2, #1
 8003d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	08000d8d 	.word	0x08000d8d

08003d94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d001      	beq.n	8003dac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e056      	b.n	8003e5a <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a2b      	ldr	r2, [pc, #172]	; (8003e68 <HAL_TIM_Base_Start+0xd4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d02c      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dc6:	d027      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a27      	ldr	r2, [pc, #156]	; (8003e6c <HAL_TIM_Base_Start+0xd8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d022      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a26      	ldr	r2, [pc, #152]	; (8003e70 <HAL_TIM_Base_Start+0xdc>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d01d      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a24      	ldr	r2, [pc, #144]	; (8003e74 <HAL_TIM_Base_Start+0xe0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d018      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a23      	ldr	r2, [pc, #140]	; (8003e78 <HAL_TIM_Base_Start+0xe4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d013      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a21      	ldr	r2, [pc, #132]	; (8003e7c <HAL_TIM_Base_Start+0xe8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d00e      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a20      	ldr	r2, [pc, #128]	; (8003e80 <HAL_TIM_Base_Start+0xec>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d009      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a1e      	ldr	r2, [pc, #120]	; (8003e84 <HAL_TIM_Base_Start+0xf0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d004      	beq.n	8003e18 <HAL_TIM_Base_Start+0x84>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a1d      	ldr	r2, [pc, #116]	; (8003e88 <HAL_TIM_Base_Start+0xf4>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d115      	bne.n	8003e44 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <HAL_TIM_Base_Start+0xf8>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b06      	cmp	r3, #6
 8003e28:	d015      	beq.n	8003e56 <HAL_TIM_Base_Start+0xc2>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e30:	d011      	beq.n	8003e56 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0201 	orr.w	r2, r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e42:	e008      	b.n	8003e56 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	e000      	b.n	8003e58 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	40010000 	.word	0x40010000
 8003e6c:	40000400 	.word	0x40000400
 8003e70:	40000800 	.word	0x40000800
 8003e74:	40000c00 	.word	0x40000c00
 8003e78:	40010400 	.word	0x40010400
 8003e7c:	40001800 	.word	0x40001800
 8003e80:	40014000 	.word	0x40014000
 8003e84:	4000e000 	.word	0x4000e000
 8003e88:	4000e400 	.word	0x4000e400
 8003e8c:	00010007 	.word	0x00010007

08003e90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d001      	beq.n	8003ea8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e05e      	b.n	8003f66 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a2b      	ldr	r2, [pc, #172]	; (8003f74 <HAL_TIM_Base_Start_IT+0xe4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d02c      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ed2:	d027      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a27      	ldr	r2, [pc, #156]	; (8003f78 <HAL_TIM_Base_Start_IT+0xe8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d022      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a26      	ldr	r2, [pc, #152]	; (8003f7c <HAL_TIM_Base_Start_IT+0xec>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d01d      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a24      	ldr	r2, [pc, #144]	; (8003f80 <HAL_TIM_Base_Start_IT+0xf0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d018      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a23      	ldr	r2, [pc, #140]	; (8003f84 <HAL_TIM_Base_Start_IT+0xf4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d013      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a21      	ldr	r2, [pc, #132]	; (8003f88 <HAL_TIM_Base_Start_IT+0xf8>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d00e      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a20      	ldr	r2, [pc, #128]	; (8003f8c <HAL_TIM_Base_Start_IT+0xfc>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d009      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a1e      	ldr	r2, [pc, #120]	; (8003f90 <HAL_TIM_Base_Start_IT+0x100>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d004      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x94>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1d      	ldr	r2, [pc, #116]	; (8003f94 <HAL_TIM_Base_Start_IT+0x104>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d115      	bne.n	8003f50 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <HAL_TIM_Base_Start_IT+0x108>)
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2b06      	cmp	r3, #6
 8003f34:	d015      	beq.n	8003f62 <HAL_TIM_Base_Start_IT+0xd2>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f3c:	d011      	beq.n	8003f62 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0201 	orr.w	r2, r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4e:	e008      	b.n	8003f62 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0201 	orr.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	e000      	b.n	8003f64 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40010000 	.word	0x40010000
 8003f78:	40000400 	.word	0x40000400
 8003f7c:	40000800 	.word	0x40000800
 8003f80:	40000c00 	.word	0x40000c00
 8003f84:	40010400 	.word	0x40010400
 8003f88:	40001800 	.word	0x40001800
 8003f8c:	40014000 	.word	0x40014000
 8003f90:	4000e000 	.word	0x4000e000
 8003f94:	4000e400 	.word	0x4000e400
 8003f98:	00010007 	.word	0x00010007

08003f9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d128      	bne.n	8004004 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d121      	bne.n	8004004 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f06f 0202 	mvn.w	r2, #2
 8003fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d005      	beq.n	8003fea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
 8003fe8:	e009      	b.n	8003ffe <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	f003 0304 	and.w	r3, r3, #4
 800400e:	2b04      	cmp	r3, #4
 8004010:	d128      	bne.n	8004064 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b04      	cmp	r3, #4
 800401e:	d121      	bne.n	8004064 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f06f 0204 	mvn.w	r2, #4
 8004028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2202      	movs	r2, #2
 800402e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800403a:	2b00      	cmp	r3, #0
 800403c:	d005      	beq.n	800404a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	4798      	blx	r3
 8004048:	e009      	b.n	800405e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b08      	cmp	r3, #8
 8004070:	d128      	bne.n	80040c4 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b08      	cmp	r3, #8
 800407e:	d121      	bne.n	80040c4 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f06f 0208 	mvn.w	r2, #8
 8004088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2204      	movs	r2, #4
 800408e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f003 0303 	and.w	r3, r3, #3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d005      	beq.n	80040aa <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
 80040a8:	e009      	b.n	80040be <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	f003 0310 	and.w	r3, r3, #16
 80040ce:	2b10      	cmp	r3, #16
 80040d0:	d128      	bne.n	8004124 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f003 0310 	and.w	r3, r3, #16
 80040dc:	2b10      	cmp	r3, #16
 80040de:	d121      	bne.n	8004124 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f06f 0210 	mvn.w	r2, #16
 80040e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2208      	movs	r2, #8
 80040ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d005      	beq.n	800410a <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	4798      	blx	r3
 8004108:	e009      	b.n	800411e <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b01      	cmp	r3, #1
 8004130:	d110      	bne.n	8004154 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b01      	cmp	r3, #1
 800413e:	d109      	bne.n	8004154 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0201 	mvn.w	r2, #1
 8004148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800415e:	2b80      	cmp	r3, #128	; 0x80
 8004160:	d110      	bne.n	8004184 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800416c:	2b80      	cmp	r3, #128	; 0x80
 800416e:	d109      	bne.n	8004184 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004192:	d110      	bne.n	80041b6 <HAL_TIM_IRQHandler+0x21a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800419e:	2b80      	cmp	r3, #128	; 0x80
 80041a0:	d109      	bne.n	80041b6 <HAL_TIM_IRQHandler+0x21a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c0:	2b40      	cmp	r3, #64	; 0x40
 80041c2:	d110      	bne.n	80041e6 <HAL_TIM_IRQHandler+0x24a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ce:	2b40      	cmp	r3, #64	; 0x40
 80041d0:	d109      	bne.n	80041e6 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f003 0320 	and.w	r3, r3, #32
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d110      	bne.n	8004216 <HAL_TIM_IRQHandler+0x27a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f003 0320 	and.w	r3, r3, #32
 80041fe:	2b20      	cmp	r3, #32
 8004200:	d109      	bne.n	8004216 <HAL_TIM_IRQHandler+0x27a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f06f 0220 	mvn.w	r2, #32
 800420a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004216:	bf00      	nop
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800421e:	b480      	push	{r7}
 8004220:	b083      	sub	sp, #12
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004226:	bf00      	nop
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800424e:	bf00      	nop
 8004250:	370c      	adds	r7, #12
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr

0800426e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr

08004282 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004296:	b480      	push	{r7}
 8004298:	b083      	sub	sp, #12
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80042be:	b480      	push	{r7}
 80042c0:	b083      	sub	sp, #12
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
	...

080042d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a44      	ldr	r2, [pc, #272]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d013      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f2:	d00f      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a41      	ldr	r2, [pc, #260]	; (80043fc <TIM_Base_SetConfig+0x128>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d00b      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a40      	ldr	r2, [pc, #256]	; (8004400 <TIM_Base_SetConfig+0x12c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d007      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a3f      	ldr	r2, [pc, #252]	; (8004404 <TIM_Base_SetConfig+0x130>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d003      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a3e      	ldr	r2, [pc, #248]	; (8004408 <TIM_Base_SetConfig+0x134>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d108      	bne.n	8004326 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	4313      	orrs	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a33      	ldr	r2, [pc, #204]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d027      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004334:	d023      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a30      	ldr	r2, [pc, #192]	; (80043fc <TIM_Base_SetConfig+0x128>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d01f      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a2f      	ldr	r2, [pc, #188]	; (8004400 <TIM_Base_SetConfig+0x12c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01b      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a2e      	ldr	r2, [pc, #184]	; (8004404 <TIM_Base_SetConfig+0x130>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d017      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a2d      	ldr	r2, [pc, #180]	; (8004408 <TIM_Base_SetConfig+0x134>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d013      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a2c      	ldr	r2, [pc, #176]	; (800440c <TIM_Base_SetConfig+0x138>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00f      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a2b      	ldr	r2, [pc, #172]	; (8004410 <TIM_Base_SetConfig+0x13c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00b      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a2a      	ldr	r2, [pc, #168]	; (8004414 <TIM_Base_SetConfig+0x140>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d007      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a29      	ldr	r2, [pc, #164]	; (8004418 <TIM_Base_SetConfig+0x144>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d003      	beq.n	800437e <TIM_Base_SetConfig+0xaa>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a28      	ldr	r2, [pc, #160]	; (800441c <TIM_Base_SetConfig+0x148>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d108      	bne.n	8004390 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a10      	ldr	r2, [pc, #64]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d00f      	beq.n	80043dc <TIM_Base_SetConfig+0x108>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a12      	ldr	r2, [pc, #72]	; (8004408 <TIM_Base_SetConfig+0x134>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d00b      	beq.n	80043dc <TIM_Base_SetConfig+0x108>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a11      	ldr	r2, [pc, #68]	; (800440c <TIM_Base_SetConfig+0x138>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d007      	beq.n	80043dc <TIM_Base_SetConfig+0x108>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a10      	ldr	r2, [pc, #64]	; (8004410 <TIM_Base_SetConfig+0x13c>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d003      	beq.n	80043dc <TIM_Base_SetConfig+0x108>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a0f      	ldr	r2, [pc, #60]	; (8004414 <TIM_Base_SetConfig+0x140>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d103      	bne.n	80043e4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691a      	ldr	r2, [r3, #16]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	615a      	str	r2, [r3, #20]
}
 80043ea:	bf00      	nop
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	40010000 	.word	0x40010000
 80043fc:	40000400 	.word	0x40000400
 8004400:	40000800 	.word	0x40000800
 8004404:	40000c00 	.word	0x40000c00
 8004408:	40010400 	.word	0x40010400
 800440c:	40014000 	.word	0x40014000
 8004410:	40014400 	.word	0x40014400
 8004414:	40014800 	.word	0x40014800
 8004418:	4000e000 	.word	0x4000e000
 800441c:	4000e400 	.word	0x4000e400

08004420 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a1e      	ldr	r2, [pc, #120]	; (80044a4 <TIM_ResetCallback+0x84>)
 800442c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a1d      	ldr	r2, [pc, #116]	; (80044a8 <TIM_ResetCallback+0x88>)
 8004434:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a1c      	ldr	r2, [pc, #112]	; (80044ac <TIM_ResetCallback+0x8c>)
 800443c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a1b      	ldr	r2, [pc, #108]	; (80044b0 <TIM_ResetCallback+0x90>)
 8004444:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a1a      	ldr	r2, [pc, #104]	; (80044b4 <TIM_ResetCallback+0x94>)
 800444c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a19      	ldr	r2, [pc, #100]	; (80044b8 <TIM_ResetCallback+0x98>)
 8004454:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a18      	ldr	r2, [pc, #96]	; (80044bc <TIM_ResetCallback+0x9c>)
 800445c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a17      	ldr	r2, [pc, #92]	; (80044c0 <TIM_ResetCallback+0xa0>)
 8004464:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a16      	ldr	r2, [pc, #88]	; (80044c4 <TIM_ResetCallback+0xa4>)
 800446c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a15      	ldr	r2, [pc, #84]	; (80044c8 <TIM_ResetCallback+0xa8>)
 8004474:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a14      	ldr	r2, [pc, #80]	; (80044cc <TIM_ResetCallback+0xac>)
 800447c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <TIM_ResetCallback+0xb0>)
 8004484:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <TIM_ResetCallback+0xb4>)
 800448c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a11      	ldr	r2, [pc, #68]	; (80044d8 <TIM_ResetCallback+0xb8>)
 8004494:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr
 80044a4:	08000d19 	.word	0x08000d19
 80044a8:	0800421f 	.word	0x0800421f
 80044ac:	08004297 	.word	0x08004297
 80044b0:	080042ab 	.word	0x080042ab
 80044b4:	08004247 	.word	0x08004247
 80044b8:	0800425b 	.word	0x0800425b
 80044bc:	08004233 	.word	0x08004233
 80044c0:	0800426f 	.word	0x0800426f
 80044c4:	08004283 	.word	0x08004283
 80044c8:	080042bf 	.word	0x080042bf
 80044cc:	08004615 	.word	0x08004615
 80044d0:	08004629 	.word	0x08004629
 80044d4:	0800463d 	.word	0x0800463d
 80044d8:	08004651 	.word	0x08004651

080044dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d101      	bne.n	80044f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e077      	b.n	80045e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a35      	ldr	r2, [pc, #212]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d004      	beq.n	8004528 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a34      	ldr	r2, [pc, #208]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d108      	bne.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800452e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004540:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	4313      	orrs	r3, r2
 800454a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a25      	ldr	r2, [pc, #148]	; (80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d02c      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004566:	d027      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a22      	ldr	r2, [pc, #136]	; (80045f8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d022      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a21      	ldr	r2, [pc, #132]	; (80045fc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d01d      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a1f      	ldr	r2, [pc, #124]	; (8004600 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d018      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a1a      	ldr	r2, [pc, #104]	; (80045f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d013      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1b      	ldr	r2, [pc, #108]	; (8004604 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00e      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1a      	ldr	r2, [pc, #104]	; (8004608 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d009      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a18      	ldr	r2, [pc, #96]	; (800460c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d004      	beq.n	80045b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a17      	ldr	r2, [pc, #92]	; (8004610 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d10c      	bne.n	80045d2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	68ba      	ldr	r2, [r7, #8]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3714      	adds	r7, #20
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr
 80045f0:	40010000 	.word	0x40010000
 80045f4:	40010400 	.word	0x40010400
 80045f8:	40000400 	.word	0x40000400
 80045fc:	40000800 	.word	0x40000800
 8004600:	40000c00 	.word	0x40000c00
 8004604:	40001800 	.word	0x40001800
 8004608:	40014000 	.word	0x40014000
 800460c:	4000e000 	.word	0x4000e000
 8004610:	4000e400 	.word	0x4000e400

08004614 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e042      	b.n	80046fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800467c:	2b00      	cmp	r3, #0
 800467e:	d106      	bne.n	800468e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7fc fbbf 	bl	8000e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2224      	movs	r2, #36	; 0x24
 8004692:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0201 	bic.w	r2, r2, #1
 80046a4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f82c 	bl	8004704 <UART_SetConfig>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d101      	bne.n	80046b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e022      	b.n	80046fc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fe7e 	bl	80053c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 ff05 	bl	8005504 <UART_CheckIdleState>
 80046fa:	4603      	mov	r3, r0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004704:	b5b0      	push	{r4, r5, r7, lr}
 8004706:	b08e      	sub	sp, #56	; 0x38
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	689a      	ldr	r2, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	431a      	orrs	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	4313      	orrs	r3, r2
 8004728:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	4bbf      	ldr	r3, [pc, #764]	; (8004a30 <UART_SetConfig+0x32c>)
 8004732:	4013      	ands	r3, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800473a:	430b      	orrs	r3, r1
 800473c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4ab5      	ldr	r2, [pc, #724]	; (8004a34 <UART_SetConfig+0x330>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d004      	beq.n	800476e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800476a:	4313      	orrs	r3, r2
 800476c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	689a      	ldr	r2, [r3, #8]
 8004774:	4bb0      	ldr	r3, [pc, #704]	; (8004a38 <UART_SetConfig+0x334>)
 8004776:	4013      	ands	r3, r2
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6812      	ldr	r2, [r2, #0]
 800477c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800477e:	430b      	orrs	r3, r1
 8004780:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	f023 010f 	bic.w	r1, r3, #15
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4aa7      	ldr	r2, [pc, #668]	; (8004a3c <UART_SetConfig+0x338>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d176      	bne.n	8004890 <UART_SetConfig+0x18c>
 80047a2:	4ba7      	ldr	r3, [pc, #668]	; (8004a40 <UART_SetConfig+0x33c>)
 80047a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047aa:	2b28      	cmp	r3, #40	; 0x28
 80047ac:	d86c      	bhi.n	8004888 <UART_SetConfig+0x184>
 80047ae:	a201      	add	r2, pc, #4	; (adr r2, 80047b4 <UART_SetConfig+0xb0>)
 80047b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b4:	08004859 	.word	0x08004859
 80047b8:	08004889 	.word	0x08004889
 80047bc:	08004889 	.word	0x08004889
 80047c0:	08004889 	.word	0x08004889
 80047c4:	08004889 	.word	0x08004889
 80047c8:	08004889 	.word	0x08004889
 80047cc:	08004889 	.word	0x08004889
 80047d0:	08004889 	.word	0x08004889
 80047d4:	08004861 	.word	0x08004861
 80047d8:	08004889 	.word	0x08004889
 80047dc:	08004889 	.word	0x08004889
 80047e0:	08004889 	.word	0x08004889
 80047e4:	08004889 	.word	0x08004889
 80047e8:	08004889 	.word	0x08004889
 80047ec:	08004889 	.word	0x08004889
 80047f0:	08004889 	.word	0x08004889
 80047f4:	08004869 	.word	0x08004869
 80047f8:	08004889 	.word	0x08004889
 80047fc:	08004889 	.word	0x08004889
 8004800:	08004889 	.word	0x08004889
 8004804:	08004889 	.word	0x08004889
 8004808:	08004889 	.word	0x08004889
 800480c:	08004889 	.word	0x08004889
 8004810:	08004889 	.word	0x08004889
 8004814:	08004871 	.word	0x08004871
 8004818:	08004889 	.word	0x08004889
 800481c:	08004889 	.word	0x08004889
 8004820:	08004889 	.word	0x08004889
 8004824:	08004889 	.word	0x08004889
 8004828:	08004889 	.word	0x08004889
 800482c:	08004889 	.word	0x08004889
 8004830:	08004889 	.word	0x08004889
 8004834:	08004879 	.word	0x08004879
 8004838:	08004889 	.word	0x08004889
 800483c:	08004889 	.word	0x08004889
 8004840:	08004889 	.word	0x08004889
 8004844:	08004889 	.word	0x08004889
 8004848:	08004889 	.word	0x08004889
 800484c:	08004889 	.word	0x08004889
 8004850:	08004889 	.word	0x08004889
 8004854:	08004881 	.word	0x08004881
 8004858:	2301      	movs	r3, #1
 800485a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800485e:	e326      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004860:	2304      	movs	r3, #4
 8004862:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004866:	e322      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004868:	2308      	movs	r3, #8
 800486a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800486e:	e31e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004870:	2310      	movs	r3, #16
 8004872:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004876:	e31a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004878:	2320      	movs	r3, #32
 800487a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800487e:	e316      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004880:	2340      	movs	r3, #64	; 0x40
 8004882:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004886:	e312      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004888:	2380      	movs	r3, #128	; 0x80
 800488a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800488e:	e30e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a6b      	ldr	r2, [pc, #428]	; (8004a44 <UART_SetConfig+0x340>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d130      	bne.n	80048fc <UART_SetConfig+0x1f8>
 800489a:	4b69      	ldr	r3, [pc, #420]	; (8004a40 <UART_SetConfig+0x33c>)
 800489c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	2b05      	cmp	r3, #5
 80048a4:	d826      	bhi.n	80048f4 <UART_SetConfig+0x1f0>
 80048a6:	a201      	add	r2, pc, #4	; (adr r2, 80048ac <UART_SetConfig+0x1a8>)
 80048a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ac:	080048c5 	.word	0x080048c5
 80048b0:	080048cd 	.word	0x080048cd
 80048b4:	080048d5 	.word	0x080048d5
 80048b8:	080048dd 	.word	0x080048dd
 80048bc:	080048e5 	.word	0x080048e5
 80048c0:	080048ed 	.word	0x080048ed
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048ca:	e2f0      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048cc:	2304      	movs	r3, #4
 80048ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048d2:	e2ec      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048d4:	2308      	movs	r3, #8
 80048d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048da:	e2e8      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048dc:	2310      	movs	r3, #16
 80048de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048e2:	e2e4      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048e4:	2320      	movs	r3, #32
 80048e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048ea:	e2e0      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048ec:	2340      	movs	r3, #64	; 0x40
 80048ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048f2:	e2dc      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048fa:	e2d8      	b.n	8004eae <UART_SetConfig+0x7aa>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a51      	ldr	r2, [pc, #324]	; (8004a48 <UART_SetConfig+0x344>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d130      	bne.n	8004968 <UART_SetConfig+0x264>
 8004906:	4b4e      	ldr	r3, [pc, #312]	; (8004a40 <UART_SetConfig+0x33c>)
 8004908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	2b05      	cmp	r3, #5
 8004910:	d826      	bhi.n	8004960 <UART_SetConfig+0x25c>
 8004912:	a201      	add	r2, pc, #4	; (adr r2, 8004918 <UART_SetConfig+0x214>)
 8004914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004918:	08004931 	.word	0x08004931
 800491c:	08004939 	.word	0x08004939
 8004920:	08004941 	.word	0x08004941
 8004924:	08004949 	.word	0x08004949
 8004928:	08004951 	.word	0x08004951
 800492c:	08004959 	.word	0x08004959
 8004930:	2300      	movs	r3, #0
 8004932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004936:	e2ba      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004938:	2304      	movs	r3, #4
 800493a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800493e:	e2b6      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004940:	2308      	movs	r3, #8
 8004942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004946:	e2b2      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004948:	2310      	movs	r3, #16
 800494a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800494e:	e2ae      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004950:	2320      	movs	r3, #32
 8004952:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004956:	e2aa      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004958:	2340      	movs	r3, #64	; 0x40
 800495a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800495e:	e2a6      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004960:	2380      	movs	r3, #128	; 0x80
 8004962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004966:	e2a2      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a37      	ldr	r2, [pc, #220]	; (8004a4c <UART_SetConfig+0x348>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d130      	bne.n	80049d4 <UART_SetConfig+0x2d0>
 8004972:	4b33      	ldr	r3, [pc, #204]	; (8004a40 <UART_SetConfig+0x33c>)
 8004974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	2b05      	cmp	r3, #5
 800497c:	d826      	bhi.n	80049cc <UART_SetConfig+0x2c8>
 800497e:	a201      	add	r2, pc, #4	; (adr r2, 8004984 <UART_SetConfig+0x280>)
 8004980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004984:	0800499d 	.word	0x0800499d
 8004988:	080049a5 	.word	0x080049a5
 800498c:	080049ad 	.word	0x080049ad
 8004990:	080049b5 	.word	0x080049b5
 8004994:	080049bd 	.word	0x080049bd
 8004998:	080049c5 	.word	0x080049c5
 800499c:	2300      	movs	r3, #0
 800499e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049a2:	e284      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049a4:	2304      	movs	r3, #4
 80049a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049aa:	e280      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049ac:	2308      	movs	r3, #8
 80049ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049b2:	e27c      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049b4:	2310      	movs	r3, #16
 80049b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049ba:	e278      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049bc:	2320      	movs	r3, #32
 80049be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049c2:	e274      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049c4:	2340      	movs	r3, #64	; 0x40
 80049c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049ca:	e270      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80049d2:	e26c      	b.n	8004eae <UART_SetConfig+0x7aa>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a1d      	ldr	r2, [pc, #116]	; (8004a50 <UART_SetConfig+0x34c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d142      	bne.n	8004a64 <UART_SetConfig+0x360>
 80049de:	4b18      	ldr	r3, [pc, #96]	; (8004a40 <UART_SetConfig+0x33c>)
 80049e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	2b05      	cmp	r3, #5
 80049e8:	d838      	bhi.n	8004a5c <UART_SetConfig+0x358>
 80049ea:	a201      	add	r2, pc, #4	; (adr r2, 80049f0 <UART_SetConfig+0x2ec>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a09 	.word	0x08004a09
 80049f4:	08004a11 	.word	0x08004a11
 80049f8:	08004a19 	.word	0x08004a19
 80049fc:	08004a21 	.word	0x08004a21
 8004a00:	08004a29 	.word	0x08004a29
 8004a04:	08004a55 	.word	0x08004a55
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a0e:	e24e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a10:	2304      	movs	r3, #4
 8004a12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a16:	e24a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a18:	2308      	movs	r3, #8
 8004a1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a1e:	e246      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a20:	2310      	movs	r3, #16
 8004a22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a26:	e242      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a28:	2320      	movs	r3, #32
 8004a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a2e:	e23e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a30:	cfff69f3 	.word	0xcfff69f3
 8004a34:	58000c00 	.word	0x58000c00
 8004a38:	11fff4ff 	.word	0x11fff4ff
 8004a3c:	40011000 	.word	0x40011000
 8004a40:	58024400 	.word	0x58024400
 8004a44:	40004400 	.word	0x40004400
 8004a48:	40004800 	.word	0x40004800
 8004a4c:	40004c00 	.word	0x40004c00
 8004a50:	40005000 	.word	0x40005000
 8004a54:	2340      	movs	r3, #64	; 0x40
 8004a56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a5a:	e228      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a5c:	2380      	movs	r3, #128	; 0x80
 8004a5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004a62:	e224      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4ab1      	ldr	r2, [pc, #708]	; (8004d30 <UART_SetConfig+0x62c>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d176      	bne.n	8004b5c <UART_SetConfig+0x458>
 8004a6e:	4bb1      	ldr	r3, [pc, #708]	; (8004d34 <UART_SetConfig+0x630>)
 8004a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a76:	2b28      	cmp	r3, #40	; 0x28
 8004a78:	d86c      	bhi.n	8004b54 <UART_SetConfig+0x450>
 8004a7a:	a201      	add	r2, pc, #4	; (adr r2, 8004a80 <UART_SetConfig+0x37c>)
 8004a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a80:	08004b25 	.word	0x08004b25
 8004a84:	08004b55 	.word	0x08004b55
 8004a88:	08004b55 	.word	0x08004b55
 8004a8c:	08004b55 	.word	0x08004b55
 8004a90:	08004b55 	.word	0x08004b55
 8004a94:	08004b55 	.word	0x08004b55
 8004a98:	08004b55 	.word	0x08004b55
 8004a9c:	08004b55 	.word	0x08004b55
 8004aa0:	08004b2d 	.word	0x08004b2d
 8004aa4:	08004b55 	.word	0x08004b55
 8004aa8:	08004b55 	.word	0x08004b55
 8004aac:	08004b55 	.word	0x08004b55
 8004ab0:	08004b55 	.word	0x08004b55
 8004ab4:	08004b55 	.word	0x08004b55
 8004ab8:	08004b55 	.word	0x08004b55
 8004abc:	08004b55 	.word	0x08004b55
 8004ac0:	08004b35 	.word	0x08004b35
 8004ac4:	08004b55 	.word	0x08004b55
 8004ac8:	08004b55 	.word	0x08004b55
 8004acc:	08004b55 	.word	0x08004b55
 8004ad0:	08004b55 	.word	0x08004b55
 8004ad4:	08004b55 	.word	0x08004b55
 8004ad8:	08004b55 	.word	0x08004b55
 8004adc:	08004b55 	.word	0x08004b55
 8004ae0:	08004b3d 	.word	0x08004b3d
 8004ae4:	08004b55 	.word	0x08004b55
 8004ae8:	08004b55 	.word	0x08004b55
 8004aec:	08004b55 	.word	0x08004b55
 8004af0:	08004b55 	.word	0x08004b55
 8004af4:	08004b55 	.word	0x08004b55
 8004af8:	08004b55 	.word	0x08004b55
 8004afc:	08004b55 	.word	0x08004b55
 8004b00:	08004b45 	.word	0x08004b45
 8004b04:	08004b55 	.word	0x08004b55
 8004b08:	08004b55 	.word	0x08004b55
 8004b0c:	08004b55 	.word	0x08004b55
 8004b10:	08004b55 	.word	0x08004b55
 8004b14:	08004b55 	.word	0x08004b55
 8004b18:	08004b55 	.word	0x08004b55
 8004b1c:	08004b55 	.word	0x08004b55
 8004b20:	08004b4d 	.word	0x08004b4d
 8004b24:	2301      	movs	r3, #1
 8004b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b2a:	e1c0      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b2c:	2304      	movs	r3, #4
 8004b2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b32:	e1bc      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b34:	2308      	movs	r3, #8
 8004b36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b3a:	e1b8      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b3c:	2310      	movs	r3, #16
 8004b3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b42:	e1b4      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b44:	2320      	movs	r3, #32
 8004b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b4a:	e1b0      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b4c:	2340      	movs	r3, #64	; 0x40
 8004b4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b52:	e1ac      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b54:	2380      	movs	r3, #128	; 0x80
 8004b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b5a:	e1a8      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a75      	ldr	r2, [pc, #468]	; (8004d38 <UART_SetConfig+0x634>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d130      	bne.n	8004bc8 <UART_SetConfig+0x4c4>
 8004b66:	4b73      	ldr	r3, [pc, #460]	; (8004d34 <UART_SetConfig+0x630>)
 8004b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	2b05      	cmp	r3, #5
 8004b70:	d826      	bhi.n	8004bc0 <UART_SetConfig+0x4bc>
 8004b72:	a201      	add	r2, pc, #4	; (adr r2, 8004b78 <UART_SetConfig+0x474>)
 8004b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b78:	08004b91 	.word	0x08004b91
 8004b7c:	08004b99 	.word	0x08004b99
 8004b80:	08004ba1 	.word	0x08004ba1
 8004b84:	08004ba9 	.word	0x08004ba9
 8004b88:	08004bb1 	.word	0x08004bb1
 8004b8c:	08004bb9 	.word	0x08004bb9
 8004b90:	2300      	movs	r3, #0
 8004b92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b96:	e18a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004b98:	2304      	movs	r3, #4
 8004b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b9e:	e186      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004ba0:	2308      	movs	r3, #8
 8004ba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ba6:	e182      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004ba8:	2310      	movs	r3, #16
 8004baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bae:	e17e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004bb0:	2320      	movs	r3, #32
 8004bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bb6:	e17a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004bb8:	2340      	movs	r3, #64	; 0x40
 8004bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bbe:	e176      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004bc0:	2380      	movs	r3, #128	; 0x80
 8004bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bc6:	e172      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a5b      	ldr	r2, [pc, #364]	; (8004d3c <UART_SetConfig+0x638>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d130      	bne.n	8004c34 <UART_SetConfig+0x530>
 8004bd2:	4b58      	ldr	r3, [pc, #352]	; (8004d34 <UART_SetConfig+0x630>)
 8004bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	2b05      	cmp	r3, #5
 8004bdc:	d826      	bhi.n	8004c2c <UART_SetConfig+0x528>
 8004bde:	a201      	add	r2, pc, #4	; (adr r2, 8004be4 <UART_SetConfig+0x4e0>)
 8004be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be4:	08004bfd 	.word	0x08004bfd
 8004be8:	08004c05 	.word	0x08004c05
 8004bec:	08004c0d 	.word	0x08004c0d
 8004bf0:	08004c15 	.word	0x08004c15
 8004bf4:	08004c1d 	.word	0x08004c1d
 8004bf8:	08004c25 	.word	0x08004c25
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c02:	e154      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c04:	2304      	movs	r3, #4
 8004c06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c0a:	e150      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c0c:	2308      	movs	r3, #8
 8004c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c12:	e14c      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c14:	2310      	movs	r3, #16
 8004c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c1a:	e148      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c1c:	2320      	movs	r3, #32
 8004c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c22:	e144      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c24:	2340      	movs	r3, #64	; 0x40
 8004c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c2a:	e140      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c2c:	2380      	movs	r3, #128	; 0x80
 8004c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c32:	e13c      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a41      	ldr	r2, [pc, #260]	; (8004d40 <UART_SetConfig+0x63c>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	f040 8082 	bne.w	8004d44 <UART_SetConfig+0x640>
 8004c40:	4b3c      	ldr	r3, [pc, #240]	; (8004d34 <UART_SetConfig+0x630>)
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c48:	2b28      	cmp	r3, #40	; 0x28
 8004c4a:	d86d      	bhi.n	8004d28 <UART_SetConfig+0x624>
 8004c4c:	a201      	add	r2, pc, #4	; (adr r2, 8004c54 <UART_SetConfig+0x550>)
 8004c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c52:	bf00      	nop
 8004c54:	08004cf9 	.word	0x08004cf9
 8004c58:	08004d29 	.word	0x08004d29
 8004c5c:	08004d29 	.word	0x08004d29
 8004c60:	08004d29 	.word	0x08004d29
 8004c64:	08004d29 	.word	0x08004d29
 8004c68:	08004d29 	.word	0x08004d29
 8004c6c:	08004d29 	.word	0x08004d29
 8004c70:	08004d29 	.word	0x08004d29
 8004c74:	08004d01 	.word	0x08004d01
 8004c78:	08004d29 	.word	0x08004d29
 8004c7c:	08004d29 	.word	0x08004d29
 8004c80:	08004d29 	.word	0x08004d29
 8004c84:	08004d29 	.word	0x08004d29
 8004c88:	08004d29 	.word	0x08004d29
 8004c8c:	08004d29 	.word	0x08004d29
 8004c90:	08004d29 	.word	0x08004d29
 8004c94:	08004d09 	.word	0x08004d09
 8004c98:	08004d29 	.word	0x08004d29
 8004c9c:	08004d29 	.word	0x08004d29
 8004ca0:	08004d29 	.word	0x08004d29
 8004ca4:	08004d29 	.word	0x08004d29
 8004ca8:	08004d29 	.word	0x08004d29
 8004cac:	08004d29 	.word	0x08004d29
 8004cb0:	08004d29 	.word	0x08004d29
 8004cb4:	08004d11 	.word	0x08004d11
 8004cb8:	08004d29 	.word	0x08004d29
 8004cbc:	08004d29 	.word	0x08004d29
 8004cc0:	08004d29 	.word	0x08004d29
 8004cc4:	08004d29 	.word	0x08004d29
 8004cc8:	08004d29 	.word	0x08004d29
 8004ccc:	08004d29 	.word	0x08004d29
 8004cd0:	08004d29 	.word	0x08004d29
 8004cd4:	08004d19 	.word	0x08004d19
 8004cd8:	08004d29 	.word	0x08004d29
 8004cdc:	08004d29 	.word	0x08004d29
 8004ce0:	08004d29 	.word	0x08004d29
 8004ce4:	08004d29 	.word	0x08004d29
 8004ce8:	08004d29 	.word	0x08004d29
 8004cec:	08004d29 	.word	0x08004d29
 8004cf0:	08004d29 	.word	0x08004d29
 8004cf4:	08004d21 	.word	0x08004d21
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004cfe:	e0d6      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d00:	2304      	movs	r3, #4
 8004d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d06:	e0d2      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d08:	2308      	movs	r3, #8
 8004d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d0e:	e0ce      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d10:	2310      	movs	r3, #16
 8004d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d16:	e0ca      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d18:	2320      	movs	r3, #32
 8004d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d1e:	e0c6      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d20:	2340      	movs	r3, #64	; 0x40
 8004d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d26:	e0c2      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d28:	2380      	movs	r3, #128	; 0x80
 8004d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004d2e:	e0be      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004d30:	40011400 	.word	0x40011400
 8004d34:	58024400 	.word	0x58024400
 8004d38:	40007800 	.word	0x40007800
 8004d3c:	40007c00 	.word	0x40007c00
 8004d40:	40011800 	.word	0x40011800
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4aad      	ldr	r2, [pc, #692]	; (8005000 <UART_SetConfig+0x8fc>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d176      	bne.n	8004e3c <UART_SetConfig+0x738>
 8004d4e:	4bad      	ldr	r3, [pc, #692]	; (8005004 <UART_SetConfig+0x900>)
 8004d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d56:	2b28      	cmp	r3, #40	; 0x28
 8004d58:	d86c      	bhi.n	8004e34 <UART_SetConfig+0x730>
 8004d5a:	a201      	add	r2, pc, #4	; (adr r2, 8004d60 <UART_SetConfig+0x65c>)
 8004d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d60:	08004e05 	.word	0x08004e05
 8004d64:	08004e35 	.word	0x08004e35
 8004d68:	08004e35 	.word	0x08004e35
 8004d6c:	08004e35 	.word	0x08004e35
 8004d70:	08004e35 	.word	0x08004e35
 8004d74:	08004e35 	.word	0x08004e35
 8004d78:	08004e35 	.word	0x08004e35
 8004d7c:	08004e35 	.word	0x08004e35
 8004d80:	08004e0d 	.word	0x08004e0d
 8004d84:	08004e35 	.word	0x08004e35
 8004d88:	08004e35 	.word	0x08004e35
 8004d8c:	08004e35 	.word	0x08004e35
 8004d90:	08004e35 	.word	0x08004e35
 8004d94:	08004e35 	.word	0x08004e35
 8004d98:	08004e35 	.word	0x08004e35
 8004d9c:	08004e35 	.word	0x08004e35
 8004da0:	08004e15 	.word	0x08004e15
 8004da4:	08004e35 	.word	0x08004e35
 8004da8:	08004e35 	.word	0x08004e35
 8004dac:	08004e35 	.word	0x08004e35
 8004db0:	08004e35 	.word	0x08004e35
 8004db4:	08004e35 	.word	0x08004e35
 8004db8:	08004e35 	.word	0x08004e35
 8004dbc:	08004e35 	.word	0x08004e35
 8004dc0:	08004e1d 	.word	0x08004e1d
 8004dc4:	08004e35 	.word	0x08004e35
 8004dc8:	08004e35 	.word	0x08004e35
 8004dcc:	08004e35 	.word	0x08004e35
 8004dd0:	08004e35 	.word	0x08004e35
 8004dd4:	08004e35 	.word	0x08004e35
 8004dd8:	08004e35 	.word	0x08004e35
 8004ddc:	08004e35 	.word	0x08004e35
 8004de0:	08004e25 	.word	0x08004e25
 8004de4:	08004e35 	.word	0x08004e35
 8004de8:	08004e35 	.word	0x08004e35
 8004dec:	08004e35 	.word	0x08004e35
 8004df0:	08004e35 	.word	0x08004e35
 8004df4:	08004e35 	.word	0x08004e35
 8004df8:	08004e35 	.word	0x08004e35
 8004dfc:	08004e35 	.word	0x08004e35
 8004e00:	08004e2d 	.word	0x08004e2d
 8004e04:	2301      	movs	r3, #1
 8004e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e0a:	e050      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e12:	e04c      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e14:	2308      	movs	r3, #8
 8004e16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e1a:	e048      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e1c:	2310      	movs	r3, #16
 8004e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e22:	e044      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e24:	2320      	movs	r3, #32
 8004e26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e2a:	e040      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e2c:	2340      	movs	r3, #64	; 0x40
 8004e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e32:	e03c      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e34:	2380      	movs	r3, #128	; 0x80
 8004e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e3a:	e038      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a71      	ldr	r2, [pc, #452]	; (8005008 <UART_SetConfig+0x904>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d130      	bne.n	8004ea8 <UART_SetConfig+0x7a4>
 8004e46:	4b6f      	ldr	r3, [pc, #444]	; (8005004 <UART_SetConfig+0x900>)
 8004e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4a:	f003 0307 	and.w	r3, r3, #7
 8004e4e:	2b05      	cmp	r3, #5
 8004e50:	d826      	bhi.n	8004ea0 <UART_SetConfig+0x79c>
 8004e52:	a201      	add	r2, pc, #4	; (adr r2, 8004e58 <UART_SetConfig+0x754>)
 8004e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e58:	08004e71 	.word	0x08004e71
 8004e5c:	08004e79 	.word	0x08004e79
 8004e60:	08004e81 	.word	0x08004e81
 8004e64:	08004e89 	.word	0x08004e89
 8004e68:	08004e91 	.word	0x08004e91
 8004e6c:	08004e99 	.word	0x08004e99
 8004e70:	2302      	movs	r3, #2
 8004e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e76:	e01a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e78:	2304      	movs	r3, #4
 8004e7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e7e:	e016      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e80:	2308      	movs	r3, #8
 8004e82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e86:	e012      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e88:	2310      	movs	r3, #16
 8004e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e8e:	e00e      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e90:	2320      	movs	r3, #32
 8004e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e96:	e00a      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004e98:	2340      	movs	r3, #64	; 0x40
 8004e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e9e:	e006      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004ea0:	2380      	movs	r3, #128	; 0x80
 8004ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ea6:	e002      	b.n	8004eae <UART_SetConfig+0x7aa>
 8004ea8:	2380      	movs	r3, #128	; 0x80
 8004eaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a55      	ldr	r2, [pc, #340]	; (8005008 <UART_SetConfig+0x904>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	f040 80f0 	bne.w	800509a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004eba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	dc46      	bgt.n	8004f50 <UART_SetConfig+0x84c>
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	db75      	blt.n	8004fb2 <UART_SetConfig+0x8ae>
 8004ec6:	3b02      	subs	r3, #2
 8004ec8:	2b1e      	cmp	r3, #30
 8004eca:	d872      	bhi.n	8004fb2 <UART_SetConfig+0x8ae>
 8004ecc:	a201      	add	r2, pc, #4	; (adr r2, 8004ed4 <UART_SetConfig+0x7d0>)
 8004ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed2:	bf00      	nop
 8004ed4:	08004f57 	.word	0x08004f57
 8004ed8:	08004fb3 	.word	0x08004fb3
 8004edc:	08004f5f 	.word	0x08004f5f
 8004ee0:	08004fb3 	.word	0x08004fb3
 8004ee4:	08004fb3 	.word	0x08004fb3
 8004ee8:	08004fb3 	.word	0x08004fb3
 8004eec:	08004f6f 	.word	0x08004f6f
 8004ef0:	08004fb3 	.word	0x08004fb3
 8004ef4:	08004fb3 	.word	0x08004fb3
 8004ef8:	08004fb3 	.word	0x08004fb3
 8004efc:	08004fb3 	.word	0x08004fb3
 8004f00:	08004fb3 	.word	0x08004fb3
 8004f04:	08004fb3 	.word	0x08004fb3
 8004f08:	08004fb3 	.word	0x08004fb3
 8004f0c:	08004f7f 	.word	0x08004f7f
 8004f10:	08004fb3 	.word	0x08004fb3
 8004f14:	08004fb3 	.word	0x08004fb3
 8004f18:	08004fb3 	.word	0x08004fb3
 8004f1c:	08004fb3 	.word	0x08004fb3
 8004f20:	08004fb3 	.word	0x08004fb3
 8004f24:	08004fb3 	.word	0x08004fb3
 8004f28:	08004fb3 	.word	0x08004fb3
 8004f2c:	08004fb3 	.word	0x08004fb3
 8004f30:	08004fb3 	.word	0x08004fb3
 8004f34:	08004fb3 	.word	0x08004fb3
 8004f38:	08004fb3 	.word	0x08004fb3
 8004f3c:	08004fb3 	.word	0x08004fb3
 8004f40:	08004fb3 	.word	0x08004fb3
 8004f44:	08004fb3 	.word	0x08004fb3
 8004f48:	08004fb3 	.word	0x08004fb3
 8004f4c:	08004fa5 	.word	0x08004fa5
 8004f50:	2b40      	cmp	r3, #64	; 0x40
 8004f52:	d02a      	beq.n	8004faa <UART_SetConfig+0x8a6>
 8004f54:	e02d      	b.n	8004fb2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004f56:	f7fe fa97 	bl	8003488 <HAL_RCCEx_GetD3PCLK1Freq>
 8004f5a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004f5c:	e02f      	b.n	8004fbe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f5e:	f107 0314 	add.w	r3, r7, #20
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7fe faa6 	bl	80034b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f6c:	e027      	b.n	8004fbe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f6e:	f107 0308 	add.w	r3, r7, #8
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fe fbf2 	bl	800375c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004f7c:	e01f      	b.n	8004fbe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f7e:	4b21      	ldr	r3, [pc, #132]	; (8005004 <UART_SetConfig+0x900>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d009      	beq.n	8004f9e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004f8a:	4b1e      	ldr	r3, [pc, #120]	; (8005004 <UART_SetConfig+0x900>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	08db      	lsrs	r3, r3, #3
 8004f90:	f003 0303 	and.w	r3, r3, #3
 8004f94:	4a1d      	ldr	r2, [pc, #116]	; (800500c <UART_SetConfig+0x908>)
 8004f96:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f9c:	e00f      	b.n	8004fbe <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8004f9e:	4b1b      	ldr	r3, [pc, #108]	; (800500c <UART_SetConfig+0x908>)
 8004fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fa2:	e00c      	b.n	8004fbe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004fa4:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <UART_SetConfig+0x90c>)
 8004fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fa8:	e009      	b.n	8004fbe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fb0:	e005      	b.n	8004fbe <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004fbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 81e6 	beq.w	8005392 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	4a12      	ldr	r2, [pc, #72]	; (8005014 <UART_SetConfig+0x910>)
 8004fcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fd8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	4413      	add	r3, r2
 8004fe4:	6a3a      	ldr	r2, [r7, #32]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d305      	bcc.n	8004ff6 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ff0:	6a3a      	ldr	r2, [r7, #32]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d910      	bls.n	8005018 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004ffc:	e1c9      	b.n	8005392 <UART_SetConfig+0xc8e>
 8004ffe:	bf00      	nop
 8005000:	40011c00 	.word	0x40011c00
 8005004:	58024400 	.word	0x58024400
 8005008:	58000c00 	.word	0x58000c00
 800500c:	03d09000 	.word	0x03d09000
 8005010:	003d0900 	.word	0x003d0900
 8005014:	080059b0 	.word	0x080059b0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800501a:	4618      	mov	r0, r3
 800501c:	f04f 0100 	mov.w	r1, #0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005024:	4ac1      	ldr	r2, [pc, #772]	; (800532c <UART_SetConfig+0xc28>)
 8005026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800502a:	b29a      	uxth	r2, r3
 800502c:	f04f 0300 	mov.w	r3, #0
 8005030:	f7fb f96c 	bl	800030c <__aeabi_uldivmod>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	4610      	mov	r0, r2
 800503a:	4619      	mov	r1, r3
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	020b      	lsls	r3, r1, #8
 8005046:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800504a:	0202      	lsls	r2, r0, #8
 800504c:	6879      	ldr	r1, [r7, #4]
 800504e:	6849      	ldr	r1, [r1, #4]
 8005050:	0849      	lsrs	r1, r1, #1
 8005052:	4608      	mov	r0, r1
 8005054:	f04f 0100 	mov.w	r1, #0
 8005058:	1814      	adds	r4, r2, r0
 800505a:	eb43 0501 	adc.w	r5, r3, r1
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	461a      	mov	r2, r3
 8005064:	f04f 0300 	mov.w	r3, #0
 8005068:	4620      	mov	r0, r4
 800506a:	4629      	mov	r1, r5
 800506c:	f7fb f94e 	bl	800030c <__aeabi_uldivmod>
 8005070:	4602      	mov	r2, r0
 8005072:	460b      	mov	r3, r1
 8005074:	4613      	mov	r3, r2
 8005076:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800507a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800507e:	d308      	bcc.n	8005092 <UART_SetConfig+0x98e>
 8005080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005082:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005086:	d204      	bcs.n	8005092 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800508e:	60da      	str	r2, [r3, #12]
 8005090:	e17f      	b.n	8005392 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005098:	e17b      	b.n	8005392 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050a2:	f040 80bd 	bne.w	8005220 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 80050a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80050aa:	2b20      	cmp	r3, #32
 80050ac:	dc48      	bgt.n	8005140 <UART_SetConfig+0xa3c>
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	db7b      	blt.n	80051aa <UART_SetConfig+0xaa6>
 80050b2:	2b20      	cmp	r3, #32
 80050b4:	d879      	bhi.n	80051aa <UART_SetConfig+0xaa6>
 80050b6:	a201      	add	r2, pc, #4	; (adr r2, 80050bc <UART_SetConfig+0x9b8>)
 80050b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050bc:	08005147 	.word	0x08005147
 80050c0:	0800514f 	.word	0x0800514f
 80050c4:	080051ab 	.word	0x080051ab
 80050c8:	080051ab 	.word	0x080051ab
 80050cc:	08005157 	.word	0x08005157
 80050d0:	080051ab 	.word	0x080051ab
 80050d4:	080051ab 	.word	0x080051ab
 80050d8:	080051ab 	.word	0x080051ab
 80050dc:	08005167 	.word	0x08005167
 80050e0:	080051ab 	.word	0x080051ab
 80050e4:	080051ab 	.word	0x080051ab
 80050e8:	080051ab 	.word	0x080051ab
 80050ec:	080051ab 	.word	0x080051ab
 80050f0:	080051ab 	.word	0x080051ab
 80050f4:	080051ab 	.word	0x080051ab
 80050f8:	080051ab 	.word	0x080051ab
 80050fc:	08005177 	.word	0x08005177
 8005100:	080051ab 	.word	0x080051ab
 8005104:	080051ab 	.word	0x080051ab
 8005108:	080051ab 	.word	0x080051ab
 800510c:	080051ab 	.word	0x080051ab
 8005110:	080051ab 	.word	0x080051ab
 8005114:	080051ab 	.word	0x080051ab
 8005118:	080051ab 	.word	0x080051ab
 800511c:	080051ab 	.word	0x080051ab
 8005120:	080051ab 	.word	0x080051ab
 8005124:	080051ab 	.word	0x080051ab
 8005128:	080051ab 	.word	0x080051ab
 800512c:	080051ab 	.word	0x080051ab
 8005130:	080051ab 	.word	0x080051ab
 8005134:	080051ab 	.word	0x080051ab
 8005138:	080051ab 	.word	0x080051ab
 800513c:	0800519d 	.word	0x0800519d
 8005140:	2b40      	cmp	r3, #64	; 0x40
 8005142:	d02e      	beq.n	80051a2 <UART_SetConfig+0xa9e>
 8005144:	e031      	b.n	80051aa <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005146:	f7fd fa79 	bl	800263c <HAL_RCC_GetPCLK1Freq>
 800514a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800514c:	e033      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800514e:	f7fd fa8b 	bl	8002668 <HAL_RCC_GetPCLK2Freq>
 8005152:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005154:	e02f      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005156:	f107 0314 	add.w	r3, r7, #20
 800515a:	4618      	mov	r0, r3
 800515c:	f7fe f9aa 	bl	80034b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005164:	e027      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005166:	f107 0308 	add.w	r3, r7, #8
 800516a:	4618      	mov	r0, r3
 800516c:	f7fe faf6 	bl	800375c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005174:	e01f      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005176:	4b6e      	ldr	r3, [pc, #440]	; (8005330 <UART_SetConfig+0xc2c>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d009      	beq.n	8005196 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005182:	4b6b      	ldr	r3, [pc, #428]	; (8005330 <UART_SetConfig+0xc2c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	08db      	lsrs	r3, r3, #3
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	4a69      	ldr	r2, [pc, #420]	; (8005334 <UART_SetConfig+0xc30>)
 800518e:	fa22 f303 	lsr.w	r3, r2, r3
 8005192:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005194:	e00f      	b.n	80051b6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8005196:	4b67      	ldr	r3, [pc, #412]	; (8005334 <UART_SetConfig+0xc30>)
 8005198:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800519a:	e00c      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800519c:	4b66      	ldr	r3, [pc, #408]	; (8005338 <UART_SetConfig+0xc34>)
 800519e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051a0:	e009      	b.n	80051b6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051a8:	e005      	b.n	80051b6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80051b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 80ea 	beq.w	8005392 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	4a5a      	ldr	r2, [pc, #360]	; (800532c <UART_SetConfig+0xc28>)
 80051c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051c8:	461a      	mov	r2, r3
 80051ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80051d0:	005a      	lsls	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	085b      	lsrs	r3, r3, #1
 80051d8:	441a      	add	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e6:	2b0f      	cmp	r3, #15
 80051e8:	d916      	bls.n	8005218 <UART_SetConfig+0xb14>
 80051ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051f0:	d212      	bcs.n	8005218 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	f023 030f 	bic.w	r3, r3, #15
 80051fa:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	b29b      	uxth	r3, r3
 8005202:	f003 0307 	and.w	r3, r3, #7
 8005206:	b29a      	uxth	r2, r3
 8005208:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800520a:	4313      	orrs	r3, r2
 800520c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005214:	60da      	str	r2, [r3, #12]
 8005216:	e0bc      	b.n	8005392 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800521e:	e0b8      	b.n	8005392 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005220:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005224:	2b20      	cmp	r3, #32
 8005226:	dc4b      	bgt.n	80052c0 <UART_SetConfig+0xbbc>
 8005228:	2b00      	cmp	r3, #0
 800522a:	f2c0 8087 	blt.w	800533c <UART_SetConfig+0xc38>
 800522e:	2b20      	cmp	r3, #32
 8005230:	f200 8084 	bhi.w	800533c <UART_SetConfig+0xc38>
 8005234:	a201      	add	r2, pc, #4	; (adr r2, 800523c <UART_SetConfig+0xb38>)
 8005236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523a:	bf00      	nop
 800523c:	080052c7 	.word	0x080052c7
 8005240:	080052cf 	.word	0x080052cf
 8005244:	0800533d 	.word	0x0800533d
 8005248:	0800533d 	.word	0x0800533d
 800524c:	080052d7 	.word	0x080052d7
 8005250:	0800533d 	.word	0x0800533d
 8005254:	0800533d 	.word	0x0800533d
 8005258:	0800533d 	.word	0x0800533d
 800525c:	080052e7 	.word	0x080052e7
 8005260:	0800533d 	.word	0x0800533d
 8005264:	0800533d 	.word	0x0800533d
 8005268:	0800533d 	.word	0x0800533d
 800526c:	0800533d 	.word	0x0800533d
 8005270:	0800533d 	.word	0x0800533d
 8005274:	0800533d 	.word	0x0800533d
 8005278:	0800533d 	.word	0x0800533d
 800527c:	080052f7 	.word	0x080052f7
 8005280:	0800533d 	.word	0x0800533d
 8005284:	0800533d 	.word	0x0800533d
 8005288:	0800533d 	.word	0x0800533d
 800528c:	0800533d 	.word	0x0800533d
 8005290:	0800533d 	.word	0x0800533d
 8005294:	0800533d 	.word	0x0800533d
 8005298:	0800533d 	.word	0x0800533d
 800529c:	0800533d 	.word	0x0800533d
 80052a0:	0800533d 	.word	0x0800533d
 80052a4:	0800533d 	.word	0x0800533d
 80052a8:	0800533d 	.word	0x0800533d
 80052ac:	0800533d 	.word	0x0800533d
 80052b0:	0800533d 	.word	0x0800533d
 80052b4:	0800533d 	.word	0x0800533d
 80052b8:	0800533d 	.word	0x0800533d
 80052bc:	0800531d 	.word	0x0800531d
 80052c0:	2b40      	cmp	r3, #64	; 0x40
 80052c2:	d02e      	beq.n	8005322 <UART_SetConfig+0xc1e>
 80052c4:	e03a      	b.n	800533c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052c6:	f7fd f9b9 	bl	800263c <HAL_RCC_GetPCLK1Freq>
 80052ca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80052cc:	e03c      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052ce:	f7fd f9cb 	bl	8002668 <HAL_RCC_GetPCLK2Freq>
 80052d2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80052d4:	e038      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052d6:	f107 0314 	add.w	r3, r7, #20
 80052da:	4618      	mov	r0, r3
 80052dc:	f7fe f8ea 	bl	80034b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80052e4:	e030      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052e6:	f107 0308 	add.w	r3, r7, #8
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fe fa36 	bl	800375c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80052f4:	e028      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052f6:	4b0e      	ldr	r3, [pc, #56]	; (8005330 <UART_SetConfig+0xc2c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d009      	beq.n	8005316 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005302:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <UART_SetConfig+0xc2c>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	08db      	lsrs	r3, r3, #3
 8005308:	f003 0303 	and.w	r3, r3, #3
 800530c:	4a09      	ldr	r2, [pc, #36]	; (8005334 <UART_SetConfig+0xc30>)
 800530e:	fa22 f303 	lsr.w	r3, r2, r3
 8005312:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005314:	e018      	b.n	8005348 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8005316:	4b07      	ldr	r3, [pc, #28]	; (8005334 <UART_SetConfig+0xc30>)
 8005318:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800531a:	e015      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800531c:	4b06      	ldr	r3, [pc, #24]	; (8005338 <UART_SetConfig+0xc34>)
 800531e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005320:	e012      	b.n	8005348 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005322:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005326:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005328:	e00e      	b.n	8005348 <UART_SetConfig+0xc44>
 800532a:	bf00      	nop
 800532c:	080059b0 	.word	0x080059b0
 8005330:	58024400 	.word	0x58024400
 8005334:	03d09000 	.word	0x03d09000
 8005338:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005346:	bf00      	nop
    }

    if (pclk != 0U)
 8005348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534a:	2b00      	cmp	r3, #0
 800534c:	d021      	beq.n	8005392 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005352:	4a1a      	ldr	r2, [pc, #104]	; (80053bc <UART_SetConfig+0xcb8>)
 8005354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005358:	461a      	mov	r2, r3
 800535a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800535c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	085b      	lsrs	r3, r3, #1
 8005366:	441a      	add	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005374:	2b0f      	cmp	r3, #15
 8005376:	d909      	bls.n	800538c <UART_SetConfig+0xc88>
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800537e:	d205      	bcs.n	800538c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60da      	str	r2, [r3, #12]
 800538a:	e002      	b.n	8005392 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80053ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3738      	adds	r7, #56	; 0x38
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bdb0      	pop	{r4, r5, r7, pc}
 80053ba:	bf00      	nop
 80053bc:	080059b0 	.word	0x080059b0

080053c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00a      	beq.n	80053ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00a      	beq.n	800540c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005454:	f003 0310 	and.w	r3, r3, #16
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00a      	beq.n	8005472 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01a      	beq.n	80054d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054be:	d10a      	bne.n	80054d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	430a      	orrs	r2, r1
 80054f6:	605a      	str	r2, [r3, #4]
  }
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af02      	add	r7, sp, #8
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005514:	f7fb fe3c 	bl	8001190 <HAL_GetTick>
 8005518:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b08      	cmp	r3, #8
 8005526:	d10e      	bne.n	8005546 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005528:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f82f 	bl	800559a <UART_WaitOnFlagUntilTimeout>
 800553c:	4603      	mov	r3, r0
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e025      	b.n	8005592 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0304 	and.w	r3, r3, #4
 8005550:	2b04      	cmp	r3, #4
 8005552:	d10e      	bne.n	8005572 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005554:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f819 	bl	800559a <UART_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e00f      	b.n	8005592 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2220      	movs	r2, #32
 8005576:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2220      	movs	r2, #32
 800557e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b09c      	sub	sp, #112	; 0x70
 800559e:	af00      	add	r7, sp, #0
 80055a0:	60f8      	str	r0, [r7, #12]
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	603b      	str	r3, [r7, #0]
 80055a6:	4613      	mov	r3, r2
 80055a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055aa:	e0a9      	b.n	8005700 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b2:	f000 80a5 	beq.w	8005700 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b6:	f7fb fdeb 	bl	8001190 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d302      	bcc.n	80055cc <UART_WaitOnFlagUntilTimeout+0x32>
 80055c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d140      	bne.n	800564e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80055da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055e0:	667b      	str	r3, [r7, #100]	; 0x64
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055ec:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80055f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e6      	bne.n	80055cc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3308      	adds	r3, #8
 8005604:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800560e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	663b      	str	r3, [r7, #96]	; 0x60
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3308      	adds	r3, #8
 800561c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800561e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005620:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005622:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005624:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005626:	e841 2300 	strex	r3, r2, [r1]
 800562a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800562c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1e5      	bne.n	80055fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2220      	movs	r2, #32
 8005636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2220      	movs	r2, #32
 800563e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e069      	b.n	8005722 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0304 	and.w	r3, r3, #4
 8005658:	2b00      	cmp	r3, #0
 800565a:	d051      	beq.n	8005700 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005666:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800566a:	d149      	bne.n	8005700 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005674:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567e:	e853 3f00 	ldrex	r3, [r3]
 8005682:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800568a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	461a      	mov	r2, r3
 8005692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005694:	637b      	str	r3, [r7, #52]	; 0x34
 8005696:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005698:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800569a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800569c:	e841 2300 	strex	r3, r2, [r1]
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d1e6      	bne.n	8005676 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3308      	adds	r3, #8
 80056ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	e853 3f00 	ldrex	r3, [r3]
 80056b6:	613b      	str	r3, [r7, #16]
   return(result);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f023 0301 	bic.w	r3, r3, #1
 80056be:	66bb      	str	r3, [r7, #104]	; 0x68
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3308      	adds	r3, #8
 80056c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80056c8:	623a      	str	r2, [r7, #32]
 80056ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056cc:	69f9      	ldr	r1, [r7, #28]
 80056ce:	6a3a      	ldr	r2, [r7, #32]
 80056d0:	e841 2300 	strex	r3, r2, [r1]
 80056d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80056d6:	69bb      	ldr	r3, [r7, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1e5      	bne.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e010      	b.n	8005722 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	69da      	ldr	r2, [r3, #28]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	4013      	ands	r3, r2
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	429a      	cmp	r2, r3
 800570e:	bf0c      	ite	eq
 8005710:	2301      	moveq	r3, #1
 8005712:	2300      	movne	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	461a      	mov	r2, r3
 8005718:	79fb      	ldrb	r3, [r7, #7]
 800571a:	429a      	cmp	r2, r3
 800571c:	f43f af46 	beq.w	80055ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3770      	adds	r7, #112	; 0x70
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800572a:	b480      	push	{r7}
 800572c:	b085      	sub	sp, #20
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_UARTEx_DisableFifoMode+0x16>
 800573c:	2302      	movs	r3, #2
 800573e:	e027      	b.n	8005790 <HAL_UARTEx_DisableFifoMode+0x66>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2224      	movs	r2, #36	; 0x24
 800574c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0201 	bic.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800576e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2220      	movs	r2, #32
 8005782:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3714      	adds	r7, #20
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d101      	bne.n	80057b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80057b0:	2302      	movs	r3, #2
 80057b2:	e02d      	b.n	8005810 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2224      	movs	r2, #36	; 0x24
 80057c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0201 	bic.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	430a      	orrs	r2, r1
 80057ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f84f 	bl	8005894 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800582c:	2302      	movs	r3, #2
 800582e:	e02d      	b.n	800588c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2224      	movs	r2, #36	; 0x24
 800583c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0201 	bic.w	r2, r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f811 	bl	8005894 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2220      	movs	r2, #32
 800587e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	4618      	mov	r0, r3
 800588e:	3710      	adds	r7, #16
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d108      	bne.n	80058b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058b4:	e031      	b.n	800591a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058b6:	2310      	movs	r3, #16
 80058b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058ba:	2310      	movs	r3, #16
 80058bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	0e5b      	lsrs	r3, r3, #25
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	f003 0307 	and.w	r3, r3, #7
 80058cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	0f5b      	lsrs	r3, r3, #29
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058de:	7bbb      	ldrb	r3, [r7, #14]
 80058e0:	7b3a      	ldrb	r2, [r7, #12]
 80058e2:	4911      	ldr	r1, [pc, #68]	; (8005928 <UARTEx_SetNbDataToProcess+0x94>)
 80058e4:	5c8a      	ldrb	r2, [r1, r2]
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058ea:	7b3a      	ldrb	r2, [r7, #12]
 80058ec:	490f      	ldr	r1, [pc, #60]	; (800592c <UARTEx_SetNbDataToProcess+0x98>)
 80058ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058fc:	7bfb      	ldrb	r3, [r7, #15]
 80058fe:	7b7a      	ldrb	r2, [r7, #13]
 8005900:	4909      	ldr	r1, [pc, #36]	; (8005928 <UARTEx_SetNbDataToProcess+0x94>)
 8005902:	5c8a      	ldrb	r2, [r1, r2]
 8005904:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005908:	7b7a      	ldrb	r2, [r7, #13]
 800590a:	4908      	ldr	r1, [pc, #32]	; (800592c <UARTEx_SetNbDataToProcess+0x98>)
 800590c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800590e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005912:	b29a      	uxth	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	080059c8 	.word	0x080059c8
 800592c:	080059d0 	.word	0x080059d0

08005930 <__libc_init_array>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	4d0d      	ldr	r5, [pc, #52]	; (8005968 <__libc_init_array+0x38>)
 8005934:	4c0d      	ldr	r4, [pc, #52]	; (800596c <__libc_init_array+0x3c>)
 8005936:	1b64      	subs	r4, r4, r5
 8005938:	10a4      	asrs	r4, r4, #2
 800593a:	2600      	movs	r6, #0
 800593c:	42a6      	cmp	r6, r4
 800593e:	d109      	bne.n	8005954 <__libc_init_array+0x24>
 8005940:	4d0b      	ldr	r5, [pc, #44]	; (8005970 <__libc_init_array+0x40>)
 8005942:	4c0c      	ldr	r4, [pc, #48]	; (8005974 <__libc_init_array+0x44>)
 8005944:	f000 f820 	bl	8005988 <_init>
 8005948:	1b64      	subs	r4, r4, r5
 800594a:	10a4      	asrs	r4, r4, #2
 800594c:	2600      	movs	r6, #0
 800594e:	42a6      	cmp	r6, r4
 8005950:	d105      	bne.n	800595e <__libc_init_array+0x2e>
 8005952:	bd70      	pop	{r4, r5, r6, pc}
 8005954:	f855 3b04 	ldr.w	r3, [r5], #4
 8005958:	4798      	blx	r3
 800595a:	3601      	adds	r6, #1
 800595c:	e7ee      	b.n	800593c <__libc_init_array+0xc>
 800595e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005962:	4798      	blx	r3
 8005964:	3601      	adds	r6, #1
 8005966:	e7f2      	b.n	800594e <__libc_init_array+0x1e>
 8005968:	080059e0 	.word	0x080059e0
 800596c:	080059e0 	.word	0x080059e0
 8005970:	080059e0 	.word	0x080059e0
 8005974:	080059e4 	.word	0x080059e4

08005978 <memset>:
 8005978:	4402      	add	r2, r0
 800597a:	4603      	mov	r3, r0
 800597c:	4293      	cmp	r3, r2
 800597e:	d100      	bne.n	8005982 <memset+0xa>
 8005980:	4770      	bx	lr
 8005982:	f803 1b01 	strb.w	r1, [r3], #1
 8005986:	e7f9      	b.n	800597c <memset+0x4>

08005988 <_init>:
 8005988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800598a:	bf00      	nop
 800598c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800598e:	bc08      	pop	{r3}
 8005990:	469e      	mov	lr, r3
 8005992:	4770      	bx	lr

08005994 <_fini>:
 8005994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005996:	bf00      	nop
 8005998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800599a:	bc08      	pop	{r3}
 800599c:	469e      	mov	lr, r3
 800599e:	4770      	bx	lr
