Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 96558aa621474a528f5c772cdcc583cd --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Pipeline_1_behav xil_defaultlib.Pipeline_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port C [F:/vivado/pipeline_1/pipeline_1.srcs/sources_1/new/multiply_32.v:196]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Y3 [F:/vivado/pipeline_1/pipeline_1.srcs/sources_1/new/multiply_32.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Register_with_six_input
Compiling module xil_defaultlib.multiplexer32_2_1
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Register_with_thirteen_input
Compiling module xil_defaultlib.multiplexer5_2_1
Compiling module xil_defaultlib.multiplexer32_3_1
Compiling module xil_defaultlib.Register4
Compiling module xil_defaultlib.A_AND_B_32bit
Compiling module xil_defaultlib.A_AND_invB_32bit
Compiling module xil_defaultlib.A_OR_B_32bit
Compiling module xil_defaultlib.A_OR_invB_32bit
Compiling module xil_defaultlib.A_XOR_B_32bit
Compiling module xil_defaultlib.A_XOR_invB_32bit
Compiling module xil_defaultlib.invA
Compiling module xil_defaultlib.fulladder_1bit
Compiling module xil_defaultlib.fulladder_32bit_default
Compiling module xil_defaultlib.XOR_Enable
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.G_produce
Compiling module xil_defaultlib.fulladder_32_default
Compiling module xil_defaultlib.MUX32_2_1
Compiling module xil_defaultlib.Register_with_two_input
Compiling module xil_defaultlib.multiply_32_default
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.MUX_8_1
Compiling module xil_defaultlib.Decoder_2_4
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Decoder_3_8
Compiling module xil_defaultlib.Decoder_5_32
Compiling module xil_defaultlib.thermometer
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.shift_default
Compiling module xil_defaultlib.sub_32bit
Compiling module xil_defaultlib.A_XNOR_B_32bit
Compiling module xil_defaultlib.Register3
Compiling module xil_defaultlib.Register2
Compiling module xil_defaultlib.ALU_top
Compiling module xil_defaultlib.Register_with_three_input
Compiling module xil_defaultlib.Register_with_six_input1
Compiling module xil_defaultlib.Register_without_enable
Compiling module xil_defaultlib.Pipeline_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_1_behav
