{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462741839648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 Patches 2.19 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462741839649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 17:10:39 2016 " "Processing started: Sun May  8 17:10:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462741839649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1462741839649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test --analyze_file=/home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test --analyze_file=/home/diana/Embedded-Systems/Working_DDR3/read_buffer.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1462741839649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1462741840532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_id_router_005.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_id_router_005.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1462741854162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1462741854166 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" mem_control.sv(3) " "Verilog HDL syntax error at mem_control.sv(3) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1462741854197 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"avl_readdatavalid\";  expecting \")\" mem_control.sv(12) " "Verilog HDL syntax error at mem_control.sv(12) near text: \"avl_readdatavalid\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1462741854197 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AVL mem_control.sv(1) " "Ignored design unit \"AVL\" at mem_control.sv(1) due to previous errors" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1462741854197 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "READ_BUFFER mem_control.sv(22) " "Ignored design unit \"READ_BUFFER\" at mem_control.sv(22) due to previous errors" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1462741854197 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endinterface\";  expecting \";\" mem_control.sv(69) " "Verilog HDL syntax error at mem_control.sv(69) near text: \"endinterface\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1462741854198 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MASK_BUFFER mem_control.sv(54) " "Ignored design unit \"MASK_BUFFER\" at mem_control.sv(54) due to previous errors" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 54 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1462741854198 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mem_control mem_control.sv(88) " "Ignored design unit \"mem_control\" at mem_control.sv(88) due to previous errors" {  } { { "mem_control.sv" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/mem_control.sv" 88 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1462741854198 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 7 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1532 " "Peak virtual memory: 1532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462741854212 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  8 17:10:54 2016 " "Processing ended: Sun May  8 17:10:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462741854212 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462741854212 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462741854212 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1462741854212 ""}
