<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:09:54"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2I2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_n" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset_n_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="csr_writedata" direction="input" role="writedata" width="32" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_byteenable" direction="input" role="byteenable" width="4" />
   <port name="csr_readdata" direction="output" role="readdata" width="32" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_address" direction="input" role="address" width="3" />
  </interface>
  <interface name="descriptor_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="descriptor_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="descriptor_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="descriptor_slave_writedata"
       direction="input"
       role="writedata"
       width="128" />
   <port
       name="descriptor_slave_byteenable"
       direction="input"
       role="byteenable"
       width="16" />
  </interface>
  <interface name="csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="ed_synth_msgdma_0.csr" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="csr_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="mm_write" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="mm_write_address" direction="output" role="address" width="32" />
   <port name="mm_write_write" direction="output" role="write" width="1" />
   <port
       name="mm_write_byteenable"
       direction="output"
       role="byteenable"
       width="16" />
   <port
       name="mm_write_writedata"
       direction="output"
       role="writedata"
       width="128" />
   <port
       name="mm_write_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="mm_write_burstcount"
       direction="output"
       role="burstcount"
       width="7" />
  </interface>
  <interface name="st_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_n" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="16" />
   <port name="st_sink_data" direction="input" role="data" width="128" />
   <port name="st_sink_valid" direction="input" role="valid" width="1" />
   <port name="st_sink_ready" direction="output" role="ready" width="1" />
  </interface>
 </perimeter>
 <entity kind="ed_synth_msgdma_0" version="1.0" name="ed_synth_msgdma_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/synth/ed_synth_msgdma_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/synth/ed_synth_msgdma_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: ed_synth_msgdma_0"</message>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy"</message>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: dispatcher"</message>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: write_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_msgdma"
   version="19.2.4"
   name="ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="MODE" value="2" />
  <parameter name="NO_BYTEENABLES" value="0" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="26" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="-1" />
  <parameter name="DATA_WIDTH" value="128" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="5" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="1073741824" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="WRITE_RESPONSE_ENABLE" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="256" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH" value="-1" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;address_span_extender_2.windowed_slave&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;intel_onchip_memory_1.s1&apos; start=&apos;0x8000000&apos; end=&apos;0x8020000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/altera_msgdma_1924/synth/ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/altera_msgdma_1924/synth/ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ed_synth_msgdma_0" as="msgdma_0" />
  <messages>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy"</message>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: dispatcher"</message>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: write_master"</message>
  </messages>
 </entity>
 <entity kind="modular_sgdma_dispatcher" version="19.2.0" name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="TRANSFER_TYPE_DERIVED" value="1" />
  <parameter name="ERROR_WIDTH_DERIVED" value="7" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="MAX_BYTE_DERIVED" value="20" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="128" />
  <parameter name="MAX_STRIDE_DERIVED" value="0" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="1073741824" />
  <parameter name="DATA_FIFO_DEPTH_DERIVED" value="4" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH_DERIVED" value="5" />
  <parameter name="CHANNEL_WIDTH_DERIVED" value="7" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="DATA_FIFO_DEPTH" value="256" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DATA_WIDTH_DERIVED" value="4" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="256" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT_DERIVED" value="5" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="64" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/descriptor_buffers.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/csr_block.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/response_block.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/fifo_with_byteenables.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/read_signal_breakout.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/write_signal_breakout.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/dispatcher.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/descriptor_buffers.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/csr_block.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/response_block.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/fifo_with_byteenables.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/read_signal_breakout.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/modular_sgdma_dispatcher_1920/synth/write_signal_breakout.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy"
     as="dispatcher_internal" />
  <messages>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: dispatcher"</message>
  </messages>
 </entity>
 <entity kind="dma_write_master" version="19.2.0" name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="26" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/write_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/byte_enable_generator.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/ST_to_MM_Adapter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/write_burst_control.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/write_master.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/byte_enable_generator.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/ST_to_MM_Adapter.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0/dma_write_master_1920/synth/write_burst_control.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_msgdma_0_altera_msgdma_1924_jm3ngjy"
     as="write_mstr_internal" />
  <messages>
   <message level="Info" culprit="ed_synth_msgdma_0">"Generating: write_master"</message>
  </messages>
 </entity>
</deploy>
