Analysis & Synthesis Status : Successful - Thu Nov 11 10:57:17 2021
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : nsubburaj_Lab6_2Verilog
Top-level Entity Name : nsubburaj_Lab6_2Verilog
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 14
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
