// Seed: 3089277494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  final @(posedge 1 or posedge 1);
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_7 = 32'd56
) (
    input uwire _id_0
);
  tri [id_0 : -1] id_2 = -1;
  logic id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2
  );
  wire id_5, id_6;
  logic _id_7;
  assign id_3 = -1 + id_4;
  tri0 [-1  !=  id_7 : 1] id_8 = -1;
  wand id_9 = id_0, id_10 = {id_9, id_3, -1, id_8} ^ id_3;
  struct {logic id_11;} id_12;
endmodule
