# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7k70tfbv676-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.cache/wt} [current_project]
set_property parent.project_path {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo {c:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/assignment_1.cache/ip} [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32.v}
  {C:/Users/widerw/OneDrive - Wentworth Institute of Technology/College/2_Junior/Semester 2/Computer Arch and Advanced Digital Circuit/vivado/assignment_1/alu32_testbench.v}
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}

synth_design -top alu32_testbench -part xc7k70tfbv676-1


write_checkpoint -force -noxdef alu32_testbench.dcp

catch { report_utilization -file alu32_testbench_utilization_synth.rpt -pb alu32_testbench_utilization_synth.pb }
