$date
	Wed Jun 25 18:09:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter $end
$var wire 1 ! overflow $end
$var wire 8 " count [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % rst_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 ! overflow $end
$var wire 1 % rst_n $end
$var reg 8 & count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
b0 "
0!
$end
#2
