
*** Running vivado
    with args -log zynq_design_RISCVCOREZYNQ_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_RISCVCOREZYNQ_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 29 02:31:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_design_RISCVCOREZYNQ_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 481.215 ; gain = 150.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/myip_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/bramIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/controlsubsystemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/datamemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/instructionmemIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Chris/Desktop/RiscV-NPU-DualCore/ip_repo/registerIP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.cache/ip 
Command: synth_design -top zynq_design_RISCVCOREZYNQ_0_0 -part xc7z007sclg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 18008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.621 ; gain = 466.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_RISCVCOREZYNQ_0_0' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_RISCVCOREZYNQ_0_0/synth/zynq_design_RISCVCOREZYNQ_0_0.vhd:79]
INFO: [Synth 8-3491] module 'RISCVCOREZYNQ' declared at 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:10' bound to instance 'U0' of component 'RISCVCOREZYNQ' [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_RISCVCOREZYNQ_0_0/synth/zynq_design_RISCVCOREZYNQ_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RISCVCOREZYNQ' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:40]
INFO: [Synth 8-3491] module 'internal_connections' declared at 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:8' bound to instance 'internal_connections_inst' of component 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:78]
INFO: [Synth 8-638] synthesizing module 'internal_connections' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pc_mux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:14]
WARNING: [Synth 8-614] signal 'pause' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pc_mux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:14]
INFO: [Synth 8-638] synthesizing module 'pc4adder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pc4adder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc4adder.vhd:13]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:19]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:22]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:22]
WARNING: [Synth 8-614] signal 'pause' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:22]
WARNING: [Synth 8-614] signal 'pcwrite' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:22]
WARNING: [Synth 8-614] signal 'pcsource' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ifid' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd:22]
WARNING: [Synth 8-614] signal 'pause' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'ifid' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/ifid.vhd:22]
INFO: [Synth 8-638] synthesizing module 'ImmGen' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ImmGen' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/immediategen.vhd:14]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxJALR' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/new/forwardingMuxJALR.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxJALR' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/new/forwardingMuxJALR.vhd:15]
INFO: [Synth 8-638] synthesizing module 'pcimmadder' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pcimmadder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pcimmadder' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pcimmadder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:310]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:319]
WARNING: [Synth 8-614] signal 'rs1_addr' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:143]
WARNING: [Synth 8-614] signal 'exmem_rd' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:143]
WARNING: [Synth 8-614] signal 'memwb_rd' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:143]
WARNING: [Synth 8-614] signal 'branch_taken' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:143]
WARNING: [Synth 8-614] signal 'ctrl_disable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:49]
INFO: [Synth 8-638] synthesizing module 'hazard_unit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:22]
WARNING: [Synth 8-614] signal 'jalrReg' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:41]
WARNING: [Synth 8-614] signal 'pause_sig' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'hazard_unit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/hazardunit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'idex' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:56]
WARNING: [Synth 8-614] signal 'pause' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:81]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'idex' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/idex.vhd:56]
INFO: [Synth 8-638] synthesizing module 'alucontrol' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'alucontrol' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alu.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alu.vhd:41]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxA' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxA' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxa.vhd:14]
INFO: [Synth 8-638] synthesizing module 'forwardingMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'forwardingMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwardingmuxb.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ALUSrcMuxB' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALUSrcMuxB' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alusrcmuxb.vhd:13]
INFO: [Synth 8-638] synthesizing module 'exmem' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:40]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'exmem' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ForwardingUnit' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwarding_unit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ForwardingUnit' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/forwarding_unit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'BranchAND' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BranchAND' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/branch_and.vhd:16]
INFO: [Synth 8-638] synthesizing module 'memwb' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd:29]
WARNING: [Synth 8-614] signal 'hold' is read in the process but is not in the sensitivity list [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'memwb' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/memwb.vhd:29]
INFO: [Synth 8-638] synthesizing module 'writebackmux' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'writebackmux' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/writebackmux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'internal_connections' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/internalconnections.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RISCVCOREZYNQ' (0#1) [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/riscvcore_zynq.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_RISCVCOREZYNQ_0_0' (0#1) [c:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ip/zynq_design_RISCVCOREZYNQ_0_0/synth/zynq_design_RISCVCOREZYNQ_0_0.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element sync_pause_reg was removed.  [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element JALorBRANCH_reg_reg was removed.  [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/exmem.vhd:73]
WARNING: [Synth 8-7129] Port branchregwritecancel in module memwb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdin[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdin[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdin[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdin[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdin[0] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module alucontrol is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[31] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[30] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[29] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[28] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[27] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[26] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[25] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[24] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[23] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[22] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[21] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[20] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[19] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[18] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[17] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[16] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[15] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[14] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[13] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[12] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[11] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[10] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[9] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[8] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[7] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[6] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[5] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[4] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[3] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[2] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[1] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port idexInstruction[0] in module hazard_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[31] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[30] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[29] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[28] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[27] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[26] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[25] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[24] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[23] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[22] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[21] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[20] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[19] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[18] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[17] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port regMuxIn[16] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[31] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[30] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[29] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[28] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[27] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[26] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[25] in module pcimmadder is either unconnected or has no load
WARNING: [Synth 8-7129] Port immediate[24] in module pcimmadder is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.605 ; gain = 585.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.605 ; gain = 585.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.605 ; gain = 585.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1289.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1367.770 ; gain = 0.504
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1367.770 ; gain = 663.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1367.770 ; gain = 663.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1367.770 ; gain = 663.359
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'muxOut_reg' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/pc_mux.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'pc_reg_reg' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/program_counter.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'int_regOrPC_reg' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/control_unit.vhd:285]
WARNING: [Synth 8-327] inferring latch for variable 'aluoperation_reg' [C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sources_1/imports/src/alucontrol.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1367.770 ; gain = 663.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: Generating DSP mul_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_result is absorbed into DSP mul_result.
DSP Report: operator mul_result is absorbed into DSP mul_result.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1464.227 ; gain = 759.816
---------------------------------------------------------------------------------
 Sort Area is  mul_result_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  mul_result_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  mul_result_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  mul_result_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1539.504 ; gain = 835.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1540.723 ; gain = 836.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/internal_connections_inst/pc_mux_inst/muxOut_reg[0]) is unused and will be removed from module zynq_design_RISCVCOREZYNQ_0_0.
INFO: [Synth 8-3332] Sequential element (U0/internal_connections_inst/pc_instance/pc_reg_reg[0]) is unused and will be removed from module zynq_design_RISCVCOREZYNQ_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1600.215 ; gain = 895.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    72|
|2     |DSP48E1 |     3|
|3     |LUT1    |     5|
|4     |LUT2    |   205|
|5     |LUT3    |   162|
|6     |LUT4    |   249|
|7     |LUT5    |   372|
|8     |LUT6    |   347|
|9     |MUXF7   |    77|
|10    |FDCE    |   343|
|11    |FDRE    |     3|
|12    |LD      |    21|
|13    |LDC     |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1762.699 ; gain = 1058.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:12 . Memory (MB): peak = 1762.699 ; gain = 980.125
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1762.699 ; gain = 1058.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1771.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1775.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 15 instances
  LDC => LDCE: 15 instances

Synth Design complete | Checksum: 860fd7f5
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1775.473 ; gain = 1277.094
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1775.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.runs/zynq_design_RISCVCOREZYNQ_0_0_synth_1/zynq_design_RISCVCOREZYNQ_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_RISCVCOREZYNQ_0_0_utilization_synth.rpt -pb zynq_design_RISCVCOREZYNQ_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 02:33:08 2025...
