Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 23:31:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.086        0.000                      0                 1577        0.082        0.000                      0                 1577       54.305        0.000                       0                   584  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.086        0.000                      0                 1573        0.082        0.000                      0                 1573       54.305        0.000                       0                   584  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.711        0.000                      0                    4        0.804        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.229ns  (logic 60.476ns (59.157%)  route 41.753ns (40.843%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=24 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.605   105.629    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.152   105.781 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.654   106.435    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I2_O)        0.355   106.790 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.589   107.378    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -107.378    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.187ns  (logic 60.447ns (59.153%)  route 41.740ns (40.847%))
  Logic Levels:           321  (CARRY4=287 LUT2=1 LUT3=24 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.605   105.629    sm/M_alum_out[0]
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.152   105.781 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.654   106.435    sm/brams/override_address[0]
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.326   106.760 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   107.336    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -107.336    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.102ns  (logic 60.341ns (59.099%)  route 41.761ns (40.901%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.074   105.097    sm/M_alum_out[0]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.124   105.221 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.762   105.983    sm/D_states_q[1]_i_18_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.107 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.451   106.559    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.683 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   107.251    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)       -0.062   116.125    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.125    
                         arrival time                        -107.251    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.866ns  (logic 60.341ns (59.235%)  route 41.525ns (40.765%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.074   105.097    sm/M_alum_out[0]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.124   105.221 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.762   105.983    sm/D_states_q[1]_i_18_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.107 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.447   106.554    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.678 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   107.016    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.016    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.866ns  (logic 60.591ns (59.481%)  route 41.275ns (40.519%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.882   104.906    sm/M_alum_out[0]
    SLICE_X42Y6          LUT3 (Prop_lut3_I1_O)        0.150   105.056 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.286   105.341    sm/D_states_q[3]_i_10_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.348   105.689 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.590   106.279    sm/D_states_q[3]_i_2_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.403 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.612   107.015    sm/D_states_d__0[3]
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.447   115.963    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X42Y5          FDSE (Setup_fdse_C_D)       -0.031   116.156    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -107.015    
  -------------------------------------------------------------------
                         slack                                  9.141    

Slack (MET) :             9.341ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.728ns  (logic 60.341ns (59.316%)  route 41.387ns (40.684%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.074   105.097    sm/M_alum_out[0]
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.124   105.221 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.762   105.983    sm/D_states_q[1]_i_18_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I2_O)        0.124   106.107 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.646   106.753    sm/D_states_q[1]_i_5_n_0
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.877 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   106.877    sm/D_states_d__0[1]
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.447   115.963    sm/clk
    SLICE_X40Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X40Y4          FDRE (Setup_fdre_C_D)        0.031   116.218    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -106.877    
  -------------------------------------------------------------------
                         slack                                  9.341    

Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.567ns  (logic 60.540ns (59.606%)  route 41.027ns (40.394%))
  Logic Levels:           322  (CARRY4=287 LUT2=3 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.232     6.838    sm/D_states_q[4]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.149     6.987 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.999     7.986    sm/ram_reg_i_174_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.318 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.961    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.085 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.333    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.457 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.495    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.647 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.443    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.769 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.769    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.399 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.399    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.516 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.633 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.633    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.750 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.750    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.867 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.984 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.984    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.101 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.101    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.355 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.510    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.877 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.877    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.427    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.541 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.541    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.655 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.655    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.769 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.769    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.883 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.997 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.382 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.441    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.770 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.770    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.320 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.890 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.890    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.004 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.118 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.275 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.926    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.788 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.788    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.905 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.905    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.022 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.139 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.139    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.256 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.373 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.373    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.490 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.499    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.616 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.773 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.806    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.138 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.138    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.688 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.688    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.802 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.802    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.916 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.925    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.039 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.153 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.267    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.381 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.381    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.538 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.663    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.448 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.571    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.685    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.799    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.027    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.141    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.255    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.505    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.834 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.834    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.367 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.367    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.484 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.484    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.601 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.610    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.727 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.727    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.844 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.844    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.961 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.961    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.078 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.078    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.195 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.195    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.352 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.638    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.777    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.891 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.891    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.389    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.718 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.718    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.619    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.733    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.847 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.847    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.961 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.961    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.075 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.075    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.232 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.189    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.518 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.518    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.068 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.068    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.182    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.296    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.219    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.548 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.548    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.081 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.081    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.315 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.441    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.166    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.954 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.954    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.068 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.305    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.918 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.725    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.054 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.604    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.727    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.297    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.411 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.411    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.568 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.639    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.424 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.661 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.661    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.775 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.775    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.889 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.889    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.003 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.388 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.210    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.539 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.539    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.089 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.098    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.440 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.440    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.554 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.554    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.668 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.668    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.782 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.782    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.896 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.896    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.053 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.131    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.916 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.916    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.039    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.153 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.153    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.267 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.847    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.176 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.176    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.726 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.840    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.963    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.305    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.419 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.419    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.533 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.533    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.690 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.676    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.005 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.005    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.538 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.772 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.781    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.898 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.898    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.015 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.015    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.249 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.366 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.366    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.523 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.701    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.033 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.033    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.583 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.583    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.697 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.697    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.811 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.811    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.925 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.925    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.039 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.039    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.153 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.267    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.381    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.617    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.946 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.496 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.451 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.395    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.724 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.257 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.257    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.374 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.374    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.491 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.491    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.608 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.608    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.725 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.725    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.842 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.842    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.959 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.959    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.076 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.076    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.233 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.182    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.514 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.514    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.064 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.064    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.178 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.292 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.406 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.406    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.520 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.520    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.634 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.748 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.748    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.862 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.862    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.019 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.926    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.255 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.805 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.805    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.919 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.919    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.033 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.033    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.147 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.147    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.375 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.489 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.489    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.603 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.603    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.760 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.713    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.513 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.513    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.630 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.630    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.864 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.981 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.981    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.098 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.098    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.215 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.215    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.332 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.332    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.489 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.289    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.621 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.621    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.171 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.171    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.285 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.285    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.399 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.126 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.063    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.392 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.392    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.925 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.925    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.042    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.159 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.159    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.276 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.276    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.393 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.393    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.510 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.627 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.627    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.744 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.901 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.862    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.194 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.194    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.744 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.744    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.858    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.972 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.972    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.086 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.086    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.200 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.200    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.314 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.314    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.428 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.428    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.542 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.542    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.699 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.643    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.972 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.972    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.522 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.522    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.636    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.750 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.750    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.864 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.864    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.978 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.978    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.092 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.092    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.206 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.206    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.320    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.477 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.453    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.782 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.332 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.446    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.674    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.788 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.788    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.902 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.902    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.016 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.130 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.130    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.287 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.199    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.969    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.769 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.769    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.886 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.886    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.003 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.003    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.120 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.120    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.237 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.354 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.471 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.471    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.588 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.714    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.502 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.616 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.616    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.730 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.730    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.844 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.844    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.072 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.072    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.186 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.186    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.300 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.300    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.457 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.353    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.682 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.275    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.399 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.898    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.038   105.060    sm/M_alum_out[0]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.178 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.342   105.519    sm/D_states_q[4]_i_8_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.326   105.845 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.748   106.594    sm/D_states_q[2]_i_4_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   106.718 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.718    sm/D_states_d__0[2]
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.445   115.961    sm/clk
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.029   116.214    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -106.718    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.509ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.558ns  (logic 60.537ns (59.609%)  route 41.021ns (40.392%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=24 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.565     5.149    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=90, routed)          1.638     7.243    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X50Y2          LUT5 (Prop_lut5_I2_O)        0.150     7.393 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.598     7.992    sm/ram_reg_i_175_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.320 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.963    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.087 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.334    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.458 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.497    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.444    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.770 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.770    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.283 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.283    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.400 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.400    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.517 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.517    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.634 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.634    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.751 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.751    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.868 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.868    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.985 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.985    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.102 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.102    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.356 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.511    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.878 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.878    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.428 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.428    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.542 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.542    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.770 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.770    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.884    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.998    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.112    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.226    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.383 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.443    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.772 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.772    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.322 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.322    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.436 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.436    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.550 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.550    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.664 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.664    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.778    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.892    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.006 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.006    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.120 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.120    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.277 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.927    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.256 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.256    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.789 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.789    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.906    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.023    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.140 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.257 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.257    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.374 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.374    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.491 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.500    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.617 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.617    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.807    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.139 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.139    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.689 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.689    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.803 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.803    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.917 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.926    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.040 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.040    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.154 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.154    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.268 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.268    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.382 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.382    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.539 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.664    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.449 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.449    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.563 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.572    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.686 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.686    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.800 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.800    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.914 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.914    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.028 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.028    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.142 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.142    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.256 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.256    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.413 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.506    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.835 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.835    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.368 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.368    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.485 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.485    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.602 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.611    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.728 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.728    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.845 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.845    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.962 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.962    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.079 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.079    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.196 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.196    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.353 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.640    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.428 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.428    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.542 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.542    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.656 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.656    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.770 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.779    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.893 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.893    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.007 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.007    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.121 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.121    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.235 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.235    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.392 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.391    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.720 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.720    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.270    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.621    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.735 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.735    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.849 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.849    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.963 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.963    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.077 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.077    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.234 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.190    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.519 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.519    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.069 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.069    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.183 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.183    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.297 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.297    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.411 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.420    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.534 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.534    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.648 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.648    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.762 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.762    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.876 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.876    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.033 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.220    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.549 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.549    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.082 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.082    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.199 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.199    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.316 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.316    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.433 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.442    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.559 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.559    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.676 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.793 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.793    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.910 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.910    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.067 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.167    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.955 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.955    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.069 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.069    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.183 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.183    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.297 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.306    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.420 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.420    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.534 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.534    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.648 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.648    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.762 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.762    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.919 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.727    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.056 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.056    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.606 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.606    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.720 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.729    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.843 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.843    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.957 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.957    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.071 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.071    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.185 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.185    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.299 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.299    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.413 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.413    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.570 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.640    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.548    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.662 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.662    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.776 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.776    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.890 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.890    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.004    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.232 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.212    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.541 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.541    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.091 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.100    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.214 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.214    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.328 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.442 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.442    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.556 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.556    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.670 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.670    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.784 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.784    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.898 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.898    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.055 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.133    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.918 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.032 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.041    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.155 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.155    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.269 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.269    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.383 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.383    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.497 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.497    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.611 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.611    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.725 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.725    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.882 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.849    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.178 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.728 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.728    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.842 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.842    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.956 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.965    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.079 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.079    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.193 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.193    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.307 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.307    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.421 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.421    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.535 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.535    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.692 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.677    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.006 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.006    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.539 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.539    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.656 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.656    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.773 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.782    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.899 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.016 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.016    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.133 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.133    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.250 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.250    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.367 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.367    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.524 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.702    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.618    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.947 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.947    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.497 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.497    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.611 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.611    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.725 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.725    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.839 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.839    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.953 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.953    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.067 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.067    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.181 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.181    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.295 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.295    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.452 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.396    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.725 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.725    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.258 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.258    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.375 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.375    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.492 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.492    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.726 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.843 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.843    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.960 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.960    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.077 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.234 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.184    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.516 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.516    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.066 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.066    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.180 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.180    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.294 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.294    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.408 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.408    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.522 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.522    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.636 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.636    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.750 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.750    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.864 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.864    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.021 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.927    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.256 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.256    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.806 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.806    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.920 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.920    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.034 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.034    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.148 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.148    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.262 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.262    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.376    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.490    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.604    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.761 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.714    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.514 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.514    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.631 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.631    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.748 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.748    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.865 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.865    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.982 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.982    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.099 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.099    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.216 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.216    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.333 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.333    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.490 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.290    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.622 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.622    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.172 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.172    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.286    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.400    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.514    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.628    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.742    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.856 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.856    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.970 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.970    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.127 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.064    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.393 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.393    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.926 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.043 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.043    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.160 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.160    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.277 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.394 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.394    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.511 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.511    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.628 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.628    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.745 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.745    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.902 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.863    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.195 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.195    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.745 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.429 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.429    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.543 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.543    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.700 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.645    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.974 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.974    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.524 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.524    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.638 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.638    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.752 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.752    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.866 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.866    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.980 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.980    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.094 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.094    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.208 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.208    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.322 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.322    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.479 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.454    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.783 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.783    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.333 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.333    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.447 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.447    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.561 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.561    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.675 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.675    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.789 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.789    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.903 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.903    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.017 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.017    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.131 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.131    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.288 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.200    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.529 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.529    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.079 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.079    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.193 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.193    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.307 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.307    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.421 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.421    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.535 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.535    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.649 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.649    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.763 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.763    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.877 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.034 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.971    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.771 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.771    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.888 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.888    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.005 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.122 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.122    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.239 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.239    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.356 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.356    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.473 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.473    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.590 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.590    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.747 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.715    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.503 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.503    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.617 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.617    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.731 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.731    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.845 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.845    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.959 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.959    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.073 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.073    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.187 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.187    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.301 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.458 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.355    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.684 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.276    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.400 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.899    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.023 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.038   105.061    sm/M_alum_out[0]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.179 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.455   105.635    sm/D_states_q[4]_i_8_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.326   105.961 f  sm/D_states_q[4]_i_2/O
                         net (fo=1, routed)           0.622   106.583    sm/D_states_q[4]_i_2_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.707 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   106.707    sm/D_states_d__0[4]
    SLICE_X43Y4          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.447   115.963    sm/clk
    SLICE_X43Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X43Y4          FDSE (Setup_fdse_C_D)        0.029   116.216    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -106.707    
  -------------------------------------------------------------------
                         slack                                  9.509    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.556ns  (logic 60.540ns (59.612%)  route 41.016ns (40.388%))
  Logic Levels:           322  (CARRY4=287 LUT2=3 LUT3=24 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.232     6.838    sm/D_states_q[4]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.149     6.987 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.999     7.986    sm/ram_reg_i_174_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.318 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.961    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.085 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.333    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.457 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.495    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.647 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.443    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.769 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.769    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.399 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.399    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.516 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.633 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.633    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.750 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.750    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.867 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.984 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.984    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.101 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.101    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.355 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.510    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.877 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.877    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.427    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.541 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.541    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.655 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.655    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.769 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.769    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.883 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.997 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.382 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.441    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.770 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.770    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.320 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.890 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.890    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.004 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.118 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.275 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.926    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.788 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.788    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.905 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.905    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.022 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.139 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.139    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.256 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.373 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.373    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.490 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.499    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.616 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.773 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.806    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.138 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.138    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.688 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.688    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.802 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.802    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.916 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.925    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.039 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.153 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.267    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.381 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.381    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.538 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.663    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.448 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.571    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.685    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.799    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.027    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.141    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.255    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.505    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.834 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.834    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.367 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.367    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.484 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.484    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.601 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.610    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.727 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.727    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.844 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.844    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.961 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.961    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.078 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.078    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.195 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.195    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.352 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.638    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.777    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.891 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.891    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.389    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.718 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.718    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.619    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.733    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.847 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.847    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.961 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.961    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.075 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.075    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.232 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.189    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.518 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.518    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.068 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.068    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.182    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.296    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.219    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.548 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.548    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.081 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.081    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.315 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.441    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.166    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.954 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.954    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.068 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.305    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.918 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.725    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.054 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.604    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.727    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.297    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.411 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.411    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.568 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.639    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.424 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.661 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.661    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.775 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.775    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.889 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.889    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.003 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.388 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.210    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.539 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.539    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.089 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.098    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.440 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.440    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.554 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.554    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.668 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.668    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.782 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.782    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.896 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.896    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.053 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.131    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.916 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.916    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.039    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.153 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.153    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.267 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.847    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.176 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.176    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.726 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.840    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.963    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.305    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.419 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.419    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.533 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.533    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.690 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.676    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.005 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.005    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.538 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.772 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.781    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.898 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.898    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.015 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.015    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.249 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.366 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.366    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.523 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.701    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.033 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.033    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.583 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.583    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.697 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.697    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.811 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.811    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.925 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.925    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.039 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.039    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.153 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.267    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.381    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.617    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.946 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.496 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.451 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.395    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.724 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.257 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.257    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.374 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.374    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.491 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.491    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.608 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.608    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.725 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.725    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.842 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.842    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.959 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.959    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.076 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.076    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.233 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.182    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.514 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.514    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.064 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.064    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.178 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.292 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.406 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.406    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.520 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.520    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.634 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.748 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.748    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.862 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.862    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.019 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.926    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.255 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.805 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.805    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.919 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.919    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.033 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.033    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.147 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.147    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.375 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.489 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.489    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.603 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.603    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.760 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.713    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.513 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.513    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.630 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.630    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.864 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.981 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.981    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.098 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.098    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.215 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.215    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.332 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.332    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.489 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.289    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.621 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.621    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.171 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.171    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.285 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.285    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.399 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.126 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.063    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.392 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.392    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.925 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.925    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.042    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.159 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.159    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.276 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.276    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.393 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.393    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.510 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.627 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.627    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.744 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.901 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.862    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.194 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.194    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.744 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.744    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.858    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.972 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.972    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.086 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.086    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.200 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.200    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.314 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.314    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.428 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.428    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.542 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.542    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.699 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.643    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.972 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.972    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.522 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.522    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.636    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.750 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.750    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.864 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.864    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.978 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.978    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.092 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.092    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.206 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.206    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.320    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.477 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.453    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.782 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.332 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.446    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.674    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.788 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.788    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.902 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.902    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.016 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.130 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.130    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.287 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.199    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.969    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.769 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.769    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.886 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.886    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.003 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.003    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.120 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.120    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.237 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.354 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.471 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.471    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.588 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.714    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.502 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.616 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.616    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.730 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.730    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.844 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.844    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.072 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.072    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.186 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.186    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.300 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.300    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.457 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.353    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.682 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.275    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.399 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.898    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.038   105.060    sm/M_alum_out[0]
    SLICE_X40Y5          LUT2 (Prop_lut2_I1_O)        0.118   105.178 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.342   105.519    sm/D_states_q[4]_i_8_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.326   105.845 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.737   106.582    sm/D_states_q[2]_i_4_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   106.706 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.706    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.445   115.961    sm/clk
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.031   116.216    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -106.706    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.629ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.437ns  (logic 60.540ns (59.683%)  route 40.897ns (40.318%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X43Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.232     6.838    sm/D_states_q[4]
    SLICE_X53Y2          LUT2 (Prop_lut2_I1_O)        0.149     6.987 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.999     7.986    sm/ram_reg_i_174_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I2_O)        0.332     8.318 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.643     8.961    sm/ram_reg_i_148_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.085 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.247    10.333    L_reg/M_sm_ra1[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.457 r  L_reg/D_registers_q[7][31]_i_119/O
                         net (fo=2, routed)           1.039    11.495    L_reg/D_registers_q[7][31]_i_119_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.152    11.647 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.795    12.443    sm/M_alum_a[31]
    SLICE_X50Y11         LUT2 (Prop_lut2_I1_O)        0.326    12.769 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.769    alum/S[0]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.282 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.282    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.399 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.399    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.516 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.516    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.633 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.633    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.750 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.750    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.867 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.984 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.984    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.101 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.101    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.355 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.155    15.510    alum/temp_out0[31]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.367    15.877 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.877    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.427    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.541 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.541    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.655 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.655    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.769 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.769    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.883 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.883    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.997 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.997    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.111 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.111    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.225 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.225    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.382 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.059    18.441    alum/temp_out0[30]
    SLICE_X47Y12         LUT3 (Prop_lut3_I0_O)        0.329    18.770 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.770    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.320 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.320    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.434 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.434    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.548 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.548    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.662 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.662    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.776 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.776    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.890 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.890    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.004 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.118 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.118    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.275 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.651    20.926    alum/temp_out0[29]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.329    21.255 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.788 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.788    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.905 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.905    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.022 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.022    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.139 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.139    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.256 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.256    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.373 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.373    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.490 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.009    22.499    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.616 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.773 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.033    23.806    alum/temp_out0[28]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.138 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.138    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.688 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.688    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.802 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.802    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.916 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.925    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.039 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.039    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.153 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.153    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.267 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.267    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.381 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.381    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.538 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.125    26.663    alum/temp_out0[27]
    SLICE_X40Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.448 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.448    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.562 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.571    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.685 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.685    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.799 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.799    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.913 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.913    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.027 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.027    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.141 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.141    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.255 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.255    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.412 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.093    29.505    alum/temp_out0[26]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.834 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.834    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.367 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.367    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.484 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.484    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.601 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.610    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.727 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.727    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.844 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.844    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.961 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.961    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.078 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.078    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.195 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.195    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.352 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.286    32.638    alum/temp_out0[25]
    SLICE_X49Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    33.426 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.426    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.540 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.540    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.654 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.654    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.768 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.777    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.891 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.891    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.005 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.005    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.119 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.119    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.233 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.233    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.390 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.389    alum/temp_out0[24]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.718 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.718    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.268    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.382    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.496    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.619    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.733    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.847 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.847    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.961 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.961    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.075 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.075    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.232 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.956    38.189    alum/temp_out0[23]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.329    38.518 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.518    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.068 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.068    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.182 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.182    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.296 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.296    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.410 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    39.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.187    41.219    alum/temp_out0[22]
    SLICE_X50Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.548 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.548    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.081 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.081    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.198    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.315 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.441    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.558 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.558    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.675 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.675    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.792 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.792    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.909 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.909    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.066 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    44.166    alum/temp_out0[21]
    SLICE_X45Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    44.954 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.954    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.068 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.068    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.182 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.182    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.296 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.305    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.419 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.419    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.533 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.533    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.647 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.647    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.761 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.761    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.918 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.807    46.725    alum/temp_out0[20]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    47.054 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.054    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.604 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.604    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.718 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    47.727    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.841 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.841    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.955 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.955    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.183 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.183    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.297 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.297    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.411 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.411    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.568 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.071    49.639    alum/temp_out0[19]
    SLICE_X39Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.424 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.424    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.538 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.009    50.547    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.661 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.661    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.775 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.775    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.889 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.889    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.003 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.388 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.822    52.210    alum/temp_out0[18]
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.329    52.539 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.539    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.089 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.009    53.098    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.212 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.212    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.326 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.326    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.440 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.440    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.554 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.554    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.668 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.668    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.782 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.782    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.896 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.896    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.053 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.078    55.131    alum/temp_out0[17]
    SLICE_X35Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    55.916 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.916    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.030 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.009    56.039    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.153 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.153    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.267 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.609    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.723 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.723    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.880 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.967    57.847    alum/temp_out0[16]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    58.176 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.176    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.726 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.726    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.840    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.009    58.963    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.305    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.419 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.419    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.533 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.533    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.690 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.985    60.676    alum/temp_out0[15]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    61.005 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.005    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.538 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.538    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.772 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.009    61.781    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.898 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.898    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.015 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.015    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.249 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.366 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.366    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.523 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.178    63.701    alum/temp_out0[14]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    64.033 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.033    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.583 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.583    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.697 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.697    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.811 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.811    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.925 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.925    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.039 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.039    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.153 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.153    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.267 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.267    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.381 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.381    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.537 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.079    66.617    alum/temp_out0[13]
    SLICE_X31Y12         LUT3 (Prop_lut3_I0_O)        0.329    66.946 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.946    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.496 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.496    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.610 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.610    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.724 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.724    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.952 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.952    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.066 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.066    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.180 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.180    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.294 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.294    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.451 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.944    69.395    alum/temp_out0[12]
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.329    69.724 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.724    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.257 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.257    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.374 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.374    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.491 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.491    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.608 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.608    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.725 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.725    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.842 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.842    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.959 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.959    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.076 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.076    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.233 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.950    72.182    alum/temp_out0[11]
    SLICE_X33Y11         LUT3 (Prop_lut3_I0_O)        0.332    72.514 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.514    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.064 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.064    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.178 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.292 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.292    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.406 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.406    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.520 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.520    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.634 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.634    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.748 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.748    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.862 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.862    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.019 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.907    74.926    alum/temp_out0[10]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.255 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.255    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.805 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.805    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.919 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.919    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.033 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.033    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.147 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.147    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.375 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.489 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.489    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.603 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.603    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.760 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.953    77.713    alum/temp_out0[9]
    SLICE_X34Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.513 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.513    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.630 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.630    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.864 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.981 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.981    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.098 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.098    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.215 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.215    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.332 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.332    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.489 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.800    80.289    alum/temp_out0[8]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.332    80.621 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.621    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.171 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.171    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.285 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.285    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.399 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.126 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.937    83.063    alum/temp_out0[7]
    SLICE_X38Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.392 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.392    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.925 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.925    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.042 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.042    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.159 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.159    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.276 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.276    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.393 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.393    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.510 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.510    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.627 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.627    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.744 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.744    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.901 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.961    85.862    alum/temp_out0[6]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.194 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.194    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.744 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.744    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.858 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.858    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.972 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.972    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.086 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.086    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.200 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.200    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.314 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.314    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.428 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.428    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.542 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.542    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.699 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.945    88.643    alum/temp_out0[5]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.329    88.972 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    88.972    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.522 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.522    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.636 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.636    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.750 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.750    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.864 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.864    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.978 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.978    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.092 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.092    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.206 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.206    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.320 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.320    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.477 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.975    91.453    alum/temp_out0[4]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    91.782 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.782    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.332 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.332    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.446 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.446    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.674 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.674    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.788 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.788    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.902 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.902    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.016 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.016    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.130 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.130    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.287 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.912    94.199    alum/temp_out0[3]
    SLICE_X41Y11         LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.936    96.969    alum/temp_out0[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    97.769 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.769    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.886 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.886    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.003 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.003    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.120 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.120    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.237 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.237    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.354 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.354    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.471 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.471    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.588 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.588    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.745 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.969    99.714    alum/temp_out0[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   100.502 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.502    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.616 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.616    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.730 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.730    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.844 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.844    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.958 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.958    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.072 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.072    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.186 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.186    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.300 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.300    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.457 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.897   102.353    sm/temp_out0[0]
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.329   102.682 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.592   103.275    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124   103.399 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.499   103.898    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124   104.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.074   105.096    sm/M_alum_out[0]
    SLICE_X38Y3          LUT3 (Prop_lut3_I1_O)        0.116   105.212 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.399   105.610    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I3_O)        0.328   105.938 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.525   106.463    sm/D_states_q[2]_i_6_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.587 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   106.587    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.445   115.961    sm/clk
    SLICE_X36Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.031   116.216    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -106.587    
  -------------------------------------------------------------------
                         slack                                  9.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr2/clk
    SLICE_X33Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr2/clk
    SLICE_X33Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr2/clk
    SLICE_X33Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.934    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr2/clk
    SLICE_X33Y2          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.285     1.934    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y2          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.034%)  route 0.286ns (66.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.562     1.506    cond_butt_next_play/sync/clk
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.075     1.581    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.553     1.497    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/clk
    SLICE_X33Y21         FDRE                                         r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y21         FDRE                                         r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.820     2.010    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/clk
    SLICE_X33Y21         FDRE                                         r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y4    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y6    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y14   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.711ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.996ns (20.353%)  route 3.898ns (79.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.245     7.914    sm/D_states_q[3]
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.150     8.064 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.823     8.887    sm/D_stage_q[3]_i_2_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.328     9.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.829    10.044    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                105.711    

Slack (MET) :             105.711ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.996ns (20.353%)  route 3.898ns (79.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.245     7.914    sm/D_states_q[3]
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.150     8.064 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.823     8.887    sm/D_stage_q[3]_i_2_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.328     9.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.829    10.044    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                105.711    

Slack (MET) :             105.711ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.996ns (20.353%)  route 3.898ns (79.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.245     7.914    sm/D_states_q[3]
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.150     8.064 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.823     8.887    sm/D_stage_q[3]_i_2_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.328     9.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.829    10.044    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                105.711    

Slack (MET) :             105.711ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.996ns (20.353%)  route 3.898ns (79.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.566     5.150    sm/clk
    SLICE_X42Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         2.245     7.914    sm/D_states_q[3]
    SLICE_X46Y0          LUT2 (Prop_lut2_I0_O)        0.150     8.064 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.823     8.887    sm/D_stage_q[3]_i_2_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I4_O)        0.328     9.215 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.829    10.044    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.755    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.755    
                         arrival time                         -10.044    
  -------------------------------------------------------------------
                         slack                                105.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sm/clk
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.475     2.122    sm/D_states_q[5]
    SLICE_X44Y0          LUT6 (Prop_lut6_I1_O)        0.045     2.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.481    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sm/clk
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.475     2.122    sm/D_states_q[5]
    SLICE_X44Y0          LUT6 (Prop_lut6_I1_O)        0.045     2.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.481    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sm/clk
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.475     2.122    sm/D_states_q[5]
    SLICE_X44Y0          LUT6 (Prop_lut6_I1_O)        0.045     2.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.481    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.186ns (19.090%)  route 0.788ns (80.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.563     1.507    sm/clk
    SLICE_X41Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[5]/Q
                         net (fo=223, routed)         0.475     2.122    sm/D_states_q[5]
    SLICE_X44Y0          LUT6 (Prop_lut6_I1_O)        0.045     2.167 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.314     2.481    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.804    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.373ns  (logic 11.434ns (31.434%)  route 24.940ns (68.566%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 f  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.600    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    32.724 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.311    34.035    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    34.159 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.872    38.031    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.586 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.586    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.361ns  (logic 11.677ns (32.114%)  route 24.684ns (67.886%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.023    32.806    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    32.930 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.987    33.917    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.150    34.067 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.734    37.801    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.574 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.574    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.355ns  (logic 11.667ns (32.091%)  route 24.688ns (67.909%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.023    32.806    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    32.930 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.990    33.920    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150    34.070 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.736    37.806    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.568 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.568    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.000ns  (logic 11.661ns (32.393%)  route 24.339ns (67.607%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 f  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.600    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    32.724 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.311    34.035    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153    34.188 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.271    37.459    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.214 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.214    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.922ns  (logic 11.422ns (31.797%)  route 24.500ns (68.203%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.023    32.806    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    32.930 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.987    33.917    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    34.041 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.550    37.591    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.135 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.135    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.937ns  (logic 11.634ns (32.372%)  route 24.304ns (67.628%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.616     7.224    L_reg/M_sm_pac[8]
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.118     7.342 r  L_reg/L_1ac62711_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.829     8.172    L_reg/L_1ac62711_remainder0_carry_i_26_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.498 f  L_reg/L_1ac62711_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.981     9.479    L_reg/L_1ac62711_remainder0_carry_i_13_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.631 f  L_reg/L_1ac62711_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.418    10.048    L_reg/L_1ac62711_remainder0_carry_i_15_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I3_O)        0.326    10.374 r  L_reg/L_1ac62711_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.942    11.317    L_reg/L_1ac62711_remainder0_carry_i_8_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.441 r  L_reg/L_1ac62711_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.353    11.794    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.179 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.293    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.165    13.680    L_reg/L_1ac62711_remainder0[8]
    SLICE_X63Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.979 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.755    14.733    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.857 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.645    15.502    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.626 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.589    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.152    16.741 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.577    17.318    L_reg/i__carry_i_20__0_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.321    17.639 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.171    18.810    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.332    19.142 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.753    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.273 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.273    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.390 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.390    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.713 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    21.676    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.306    21.982 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.131    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.255 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.324    23.579    L_reg/i__carry_i_14_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.152    23.731 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.754    24.485    L_reg/i__carry_i_25_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.811 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.667    25.478    L_reg/i__carry_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.602 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.986    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.740 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    27.702    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.034 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.034    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.801 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.801    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.020 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.703    29.723    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.018 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.546 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.649    31.194    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.318 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.455    31.773    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.897 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.167    33.064    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I2_O)        0.150    33.214 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.097    37.310    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.090 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.090    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.772ns  (logic 11.431ns (31.956%)  route 24.340ns (68.044%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.023    32.806    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    32.930 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.709    33.639    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.763 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.669    37.432    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.985 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.985    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.503ns  (logic 11.401ns (32.114%)  route 24.101ns (67.886%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=1 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.616     7.224    L_reg/M_sm_pac[8]
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.118     7.342 r  L_reg/L_1ac62711_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.829     8.172    L_reg/L_1ac62711_remainder0_carry_i_26_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.498 f  L_reg/L_1ac62711_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.981     9.479    L_reg/L_1ac62711_remainder0_carry_i_13_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.631 f  L_reg/L_1ac62711_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.418    10.048    L_reg/L_1ac62711_remainder0_carry_i_15_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I3_O)        0.326    10.374 r  L_reg/L_1ac62711_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.942    11.317    L_reg/L_1ac62711_remainder0_carry_i_8_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.441 r  L_reg/L_1ac62711_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.353    11.794    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.179 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.293    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.165    13.680    L_reg/L_1ac62711_remainder0[8]
    SLICE_X63Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.979 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.755    14.733    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.857 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.645    15.502    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.626 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.589    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.152    16.741 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.577    17.318    L_reg/i__carry_i_20__0_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.321    17.639 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.171    18.810    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.332    19.142 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.753    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.273 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.273    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.390 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.390    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.713 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    21.676    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.306    21.982 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.131    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.255 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.324    23.579    L_reg/i__carry_i_14_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.152    23.731 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.754    24.485    L_reg/i__carry_i_25_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.811 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.667    25.478    L_reg/i__carry_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.602 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.986    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.740 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    27.702    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.034 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.034    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.801 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.801    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.020 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.703    29.723    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.018 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.546 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    31.374    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.498 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.990    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.114 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.198    33.311    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I2_O)        0.124    33.435 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.646    37.082    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.655 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.655    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.412ns  (logic 11.429ns (32.273%)  route 23.984ns (67.727%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.629     5.213    L_reg/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.456     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.147     7.817    L_reg/M_sm_timer[9]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.969 r  L_reg/L_1ac62711_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.821     8.789    L_reg/L_1ac62711_remainder0_carry_i_26__1_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.115 f  L_reg/L_1ac62711_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.959    10.075    L_reg/L_1ac62711_remainder0_carry_i_13__1_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.150    10.225 f  L_reg/L_1ac62711_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.802    11.026    L_reg/L_1ac62711_remainder0_carry_i_19__1_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.352    11.378 r  L_reg/L_1ac62711_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    12.200    L_reg/L_1ac62711_remainder0_carry_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.526 r  L_reg/L_1ac62711_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.526    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.166 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/O[3]
                         net (fo=1, routed)           0.863    14.029    L_reg/L_1ac62711_remainder0_3[3]
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.306    14.335 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.373    15.708    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.284    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.150    16.434 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.267    17.701    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.356    18.057 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.557    18.613    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.320    18.933 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.969    19.902    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.326    20.228 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.700    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.207 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.207    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.321 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.321    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.968    22.622    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.303    22.925 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    23.074    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.198 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.265    24.463    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124    24.587 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.817    25.404    L_reg/i__carry_i_13__3_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.528 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.816    26.344    L_reg/i__carry_i_18__3_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.468 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.586    27.054    L_reg/i__carry_i_13__3_n_0
    SLICE_X65Y16         LUT3 (Prop_lut3_I1_O)        0.153    27.207 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.745    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X64Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.072 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.072    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.605 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.605    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.722 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.722    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.941 r  timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.798    timerseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.295    30.093 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    31.091    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.215 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.444    31.659    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I1_O)        0.124    31.783 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.023    32.806    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    32.930 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.990    33.920    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124    34.044 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.031    37.075    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.626 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.626    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.290ns  (logic 11.396ns (32.293%)  route 23.894ns (67.707%))
  Logic Levels:           34  (CARRY4=10 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.616     7.224    L_reg/M_sm_pac[8]
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.118     7.342 r  L_reg/L_1ac62711_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.829     8.172    L_reg/L_1ac62711_remainder0_carry_i_26_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.326     8.498 f  L_reg/L_1ac62711_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.981     9.479    L_reg/L_1ac62711_remainder0_carry_i_13_n_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.631 f  L_reg/L_1ac62711_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.418    10.048    L_reg/L_1ac62711_remainder0_carry_i_15_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I3_O)        0.326    10.374 r  L_reg/L_1ac62711_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.942    11.317    L_reg/L_1ac62711_remainder0_carry_i_8_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    11.441 r  L_reg/L_1ac62711_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.353    11.794    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.179 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.293    aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__0_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.515 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.165    13.680    L_reg/L_1ac62711_remainder0[8]
    SLICE_X63Y6          LUT5 (Prop_lut5_I4_O)        0.299    13.979 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.755    14.733    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.857 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.645    15.502    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.124    15.626 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.963    16.589    L_reg/i__carry_i_16__0_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I0_O)        0.152    16.741 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.577    17.318    L_reg/i__carry_i_20__0_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.321    17.639 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.171    18.810    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.332    19.142 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.753    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.273 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.273    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.390 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.390    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.713 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.963    21.676    L_reg/L_1ac62711_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y3          LUT5 (Prop_lut5_I4_O)        0.306    21.982 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.131    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.255 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.324    23.579    L_reg/i__carry_i_14_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.152    23.731 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.754    24.485    L_reg/i__carry_i_25_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.326    24.811 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.667    25.478    L_reg/i__carry_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    25.602 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.986    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.740 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.962    27.702    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.034 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.034    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.567 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.684 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.684    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.801 r  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.801    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.020 f  aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.703    29.723    aseg_driver/decimal_renderer/L_1ac62711_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.295    30.018 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.422    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.546 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.649    31.194    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.318 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.455    31.773    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.897 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.167    33.064    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y10         LUT4 (Prop_lut4_I0_O)        0.124    33.188 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.687    36.874    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.443 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.443    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.373ns (58.935%)  route 0.957ns (41.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.594     1.538    display/clk
    SLICE_X58Y6          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.957     2.635    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.867 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.867    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.383ns (56.426%)  route 1.068ns (43.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.567     1.511    display/clk
    SLICE_X56Y7          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           1.068     2.743    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.963 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.963    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.383ns (55.658%)  route 1.102ns (44.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.567     1.511    display/clk
    SLICE_X57Y7          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.102     2.753    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.995 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.995    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.350ns (53.272%)  route 1.184ns (46.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.568     1.512    display/clk
    SLICE_X57Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.184     2.836    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.045 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.045    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.431ns (56.145%)  route 1.118ns (43.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.566     1.510    display/clk
    SLICE_X54Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.118     2.791    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     4.058 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.058    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.433ns (56.361%)  route 1.110ns (43.639%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X59Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.557     2.233    bseg_driver/ctr/S[1]
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.278 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.830    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.078 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.078    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.443ns (56.101%)  route 1.129ns (43.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.566     1.510    display/clk
    SLICE_X54Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.129     2.803    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.082 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.082    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.432ns (55.266%)  route 1.159ns (44.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.566     1.510    display/clk
    SLICE_X54Y5          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.159     2.833    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     4.102 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.102    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.431ns (55.279%)  route 1.158ns (44.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.591     1.535    bseg_driver/ctr/clk
    SLICE_X59Y12         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.557     2.233    bseg_driver/ctr/S[1]
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.045     2.278 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.878    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.123 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.123    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.643ns (29.989%)  route 3.835ns (70.011%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.103     4.622    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.746 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.732     5.478    reset_cond/M_reset_cond_in
    SLICE_X51Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.448     4.853    reset_cond/clk
    SLICE_X51Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.643ns (30.017%)  route 3.830ns (69.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.103     4.622    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.746 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.727     5.473    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.450     4.855    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.643ns (30.017%)  route 3.830ns (69.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.103     4.622    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.746 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.727     5.473    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.450     4.855    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.643ns (30.017%)  route 3.830ns (69.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.103     4.622    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.124     4.746 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.727     5.473    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.450     4.855    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.624ns (38.723%)  route 2.570ns (61.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.570     4.070    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.194 r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.194    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y2          FDRE                                         r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446     4.851    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/clk
    SLICE_X32Y2          FDRE                                         r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.641ns (40.550%)  route 2.406ns (59.450%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.406     3.924    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.048 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.048    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.444     4.849    cond_butt_next_play/sync/clk
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.630ns (40.680%)  route 2.377ns (59.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.377     3.884    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.008    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446     4.851    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.653ns (41.696%)  route 2.311ns (58.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.311     3.840    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.964 r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.964    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.446     4.851    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.658ns (43.307%)  route 2.171ns (56.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.171     3.705    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.829 r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.829    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y27         FDRE                                         r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.433     4.838    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/clk
    SLICE_X28Y27         FDRE                                         r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.327ns (26.804%)  route 0.893ns (73.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.893     1.175    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.220 r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.220    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X33Y21         FDRE                                         r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.820     2.010    forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/clk
    SLICE_X33Y21         FDRE                                         r  forLoop_idx_0_1195191712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.329ns (25.795%)  route 0.945ns (74.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.945     1.229    forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.274 r  forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.274    forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.824     2.014    forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1195191712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.347ns (26.432%)  route 0.965ns (73.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.965     1.267    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.312 r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.312    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y27         FDRE                                         r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.820     2.010    forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/clk
    SLICE_X28Y27         FDRE                                         r  forLoop_idx_0_1279859791[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.319ns (23.307%)  route 1.049ns (76.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.049     1.323    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.368 r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.368    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.341ns (24.529%)  route 1.050ns (75.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.050     1.347    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.392    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.832     2.022    forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_1279859791[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.330ns (23.558%)  route 1.070ns (76.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.355    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.400 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.400    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X33Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.313ns (21.709%)  route 1.128ns (78.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.128     1.396    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.441 r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.441    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y2          FDRE                                         r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/clk
    SLICE_X32Y2          FDRE                                         r  forLoop_idx_0_1279859791[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.994ns  (logic 0.331ns (16.619%)  route 1.662ns (83.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.386     1.673    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.276     1.994    reset_cond/M_reset_cond_in
    SLICE_X51Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.833     2.023    reset_cond/clk
    SLICE_X51Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.331ns (16.604%)  route 1.664ns (83.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.386     1.673    reset_cond/butt_reset_IBUF
    SLICE_X56Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.718 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.278     1.996    reset_cond/M_reset_cond_in
    SLICE_X56Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         0.835     2.025    reset_cond/clk
    SLICE_X56Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





