

================================================================
== Vivado HLS Report for 'load_weights_3x3_all'
================================================================
* Date:           Mon Sep 14 06:18:27 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.625 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.195 us | 0.195 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%DATA_7_V = alloca i512"   --->   Operation 13 'alloca' 'DATA_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DATA_7_V_1 = alloca i512"   --->   Operation 14 'alloca' 'DATA_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%DATA_7_V_2 = alloca i512"   --->   Operation 15 'alloca' 'DATA_7_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%DATA_7_V_3 = alloca i512"   --->   Operation 16 'alloca' 'DATA_7_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DATA_7_V_4 = alloca i512"   --->   Operation 17 'alloca' 'DATA_7_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_3x3_index_rea = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_3x3_index)"   --->   Operation 18 'read' 'weight_3x3_index_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_weight_3x3_all_s = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %conv_weight_3x3_all_V_offset)"   --->   Operation 19 'read' 'conv_weight_3x3_all_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i11 %weight_3x3_index_rea to i10" [net_hls.cc:220]   --->   Operation 20 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.89ns)   --->   "call fastcc void @load_weight_3x3_from([36 x i64]* nocapture @weight_buf_3x3_V_0, [36 x i64]* nocapture @weight_buf_3x3_V_1, [36 x i64]* nocapture @weight_buf_3x3_V_2, [36 x i64]* nocapture @weight_buf_3x3_V_3, [36 x i64]* nocapture @weight_buf_3x3_V_4, [36 x i64]* nocapture @weight_buf_3x3_V_5, [36 x i64]* nocapture @weight_buf_3x3_V_6, [36 x i64]* nocapture @weight_buf_3x3_V_7, [36 x i64]* nocapture @weight_buf_3x3_V_8, [36 x i64]* nocapture @weight_buf_3x3_V_9, [36 x i64]* nocapture @weight_buf_3x3_V_10, [36 x i64]* nocapture @weight_buf_3x3_V_11, [36 x i64]* nocapture @weight_buf_3x3_V_12, [36 x i64]* nocapture @weight_buf_3x3_V_13, [36 x i64]* nocapture @weight_buf_3x3_V_14, [36 x i64]* nocapture @weight_buf_3x3_V_15, [36 x i64]* nocapture @weight_buf_3x3_V_16, [36 x i64]* nocapture @weight_buf_3x3_V_17, [36 x i64]* nocapture @weight_buf_3x3_V_18, [36 x i64]* nocapture @weight_buf_3x3_V_19, [36 x i64]* nocapture @weight_buf_3x3_V_20, [36 x i64]* nocapture @weight_buf_3x3_V_21, [36 x i64]* nocapture @weight_buf_3x3_V_22, [36 x i64]* nocapture @weight_buf_3x3_V_23, [36 x i64]* nocapture @weight_buf_3x3_V_24, [36 x i64]* nocapture @weight_buf_3x3_V_25, [36 x i64]* nocapture @weight_buf_3x3_V_26, [36 x i64]* nocapture @weight_buf_3x3_V_27, [36 x i64]* nocapture @weight_buf_3x3_V_28, [36 x i64]* nocapture @weight_buf_3x3_V_29, [36 x i64]* nocapture @weight_buf_3x3_V_30, [36 x i64]* nocapture @weight_buf_3x3_V_31, i512* %conv_weight_3x3_all_V, i26 %conv_weight_3x3_all_s, i10 %trunc_ln220)" [net_hls.cc:220]   --->   Operation 21 'call' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%weights_all_index_re = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %weights_all_index)"   --->   Operation 22 'read' 'weights_all_index_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%weights_all_V_offset_1 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %weights_all_V_offset)"   --->   Operation 23 'read' 'weights_all_V_offset_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @load_weight_3x3_from([36 x i64]* nocapture @weight_buf_3x3_V_0, [36 x i64]* nocapture @weight_buf_3x3_V_1, [36 x i64]* nocapture @weight_buf_3x3_V_2, [36 x i64]* nocapture @weight_buf_3x3_V_3, [36 x i64]* nocapture @weight_buf_3x3_V_4, [36 x i64]* nocapture @weight_buf_3x3_V_5, [36 x i64]* nocapture @weight_buf_3x3_V_6, [36 x i64]* nocapture @weight_buf_3x3_V_7, [36 x i64]* nocapture @weight_buf_3x3_V_8, [36 x i64]* nocapture @weight_buf_3x3_V_9, [36 x i64]* nocapture @weight_buf_3x3_V_10, [36 x i64]* nocapture @weight_buf_3x3_V_11, [36 x i64]* nocapture @weight_buf_3x3_V_12, [36 x i64]* nocapture @weight_buf_3x3_V_13, [36 x i64]* nocapture @weight_buf_3x3_V_14, [36 x i64]* nocapture @weight_buf_3x3_V_15, [36 x i64]* nocapture @weight_buf_3x3_V_16, [36 x i64]* nocapture @weight_buf_3x3_V_17, [36 x i64]* nocapture @weight_buf_3x3_V_18, [36 x i64]* nocapture @weight_buf_3x3_V_19, [36 x i64]* nocapture @weight_buf_3x3_V_20, [36 x i64]* nocapture @weight_buf_3x3_V_21, [36 x i64]* nocapture @weight_buf_3x3_V_22, [36 x i64]* nocapture @weight_buf_3x3_V_23, [36 x i64]* nocapture @weight_buf_3x3_V_24, [36 x i64]* nocapture @weight_buf_3x3_V_25, [36 x i64]* nocapture @weight_buf_3x3_V_26, [36 x i64]* nocapture @weight_buf_3x3_V_27, [36 x i64]* nocapture @weight_buf_3x3_V_28, [36 x i64]* nocapture @weight_buf_3x3_V_29, [36 x i64]* nocapture @weight_buf_3x3_V_30, [36 x i64]* nocapture @weight_buf_3x3_V_31, i512* %conv_weight_3x3_all_V, i26 %conv_weight_3x3_all_s, i10 %trunc_ln220)" [net_hls.cc:220]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i13 %weights_all_index_re to i12" [net_hls.cc:233]   --->   Operation 25 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i12 %trunc_ln647 to i27" [net_hls.cc:233]   --->   Operation 26 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i26 %weights_all_V_offset_1 to i27" [net_hls.cc:233]   --->   Operation 27 'zext' 'zext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%add_ln647 = add i27 %zext_ln647_1, %zext_ln647" [net_hls.cc:233]   --->   Operation 28 'add' 'add_ln647' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln647_2 = zext i27 %add_ln647 to i64" [net_hls.cc:233]   --->   Operation 29 'zext' 'zext_ln647_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%weights_all_V_addr = getelementptr i512* %conv_weight_3x3_all_V, i64 %zext_ln647_2" [net_hls.cc:233]   --->   Operation 30 'getelementptr' 'weights_all_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [7/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 31 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 32 [6/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 32 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 33 [5/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 33 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 34 [4/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 34 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 35 [3/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 35 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 36 [2/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 36 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_3x3_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_3x3_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:233]   --->   Operation 39 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 40 [1/1] (0.75ns)   --->   "br label %1" [net_hls.cc:231]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.75>

State 10 <SV = 9> <Delay = 0.88>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_15_end ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln231 = icmp eq i4 %i_0, -8" [net_hls.cc:231]   --->   Operation 42 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [net_hls.cc:231]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %.preheader.preheader, label %hls_label_15_begin" [net_hls.cc:231]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i4 %i_0 to i3" [net_hls.cc:233]   --->   Operation 46 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.87ns)   --->   "switch i3 %trunc_ln414, label %branch7 [
    i3 0, label %hls_label_15_end
    i3 1, label %hls_label_15_end
    i3 2, label %hls_label_15_end
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [net_hls.cc:233]   --->   Operation 47 'switch' <Predicate = (!icmp_ln231)> <Delay = 0.87>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [net_hls.cc:233]   --->   Operation 48 'br' <Predicate = (!icmp_ln231 & trunc_ln414 == 6)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [net_hls.cc:233]   --->   Operation 49 'br' <Predicate = (!icmp_ln231 & trunc_ln414 == 5)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [net_hls.cc:233]   --->   Operation 50 'br' <Predicate = (!icmp_ln231 & trunc_ln414 == 4)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [net_hls.cc:233]   --->   Operation 51 'br' <Predicate = (!icmp_ln231 & trunc_ln414 == 3)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_15_end" [net_hls.cc:233]   --->   Operation 52 'br' <Predicate = (!icmp_ln231 & trunc_ln414 == 7)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [net_hls.cc:231]   --->   Operation 53 'specregionbegin' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:232]   --->   Operation 54 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (2.62ns)   --->   "%DATA_2_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr)" [net_hls.cc:233]   --->   Operation 55 'read' 'DATA_2_V' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_3" [net_hls.cc:233]   --->   Operation 56 'store' <Predicate = (trunc_ln414 == 6)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_2" [net_hls.cc:233]   --->   Operation 57 'store' <Predicate = (trunc_ln414 == 5)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_1" [net_hls.cc:233]   --->   Operation 58 'store' <Predicate = (trunc_ln414 == 4)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V" [net_hls.cc:233]   --->   Operation 59 'store' <Predicate = (trunc_ln414 == 3)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_4" [net_hls.cc:233]   --->   Operation 60 'store' <Predicate = (trunc_ln414 == 7)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_168)" [net_hls.cc:234]   --->   Operation 61 'specregionend' 'empty_35' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [net_hls.cc:231]   --->   Operation 62 'br' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.12>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%DATA_7_V_load = load i512* %DATA_7_V" [net_hls.cc:240]   --->   Operation 63 'load' 'DATA_7_V_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%DATA_7_V_1_load = load i512* %DATA_7_V_1" [net_hls.cc:241]   --->   Operation 64 'load' 'DATA_7_V_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%DATA_7_V_2_load = load i512* %DATA_7_V_2" [net_hls.cc:242]   --->   Operation 65 'load' 'DATA_7_V_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%DATA_7_V_3_load = load i512* %DATA_7_V_3" [net_hls.cc:243]   --->   Operation 66 'load' 'DATA_7_V_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%DATA_7_V_4_load = load i512* %DATA_7_V_4" [net_hls.cc:244]   --->   Operation 67 'load' 'DATA_7_V_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln746 = trunc i512 %DATA_7_V_load to i3" [net_hls.cc:240]   --->   Operation 68 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746, i7 0)" [net_hls.cc:240]   --->   Operation 69 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%tmp_977 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 3)" [net_hls.cc:240]   --->   Operation 70 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 4, i32 10)" [net_hls.cc:240]   --->   Operation 71 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.86ns)   --->   "%icmp_ln785 = icmp ne i7 %tmp, 0" [net_hls.cc:240]   --->   Operation 72 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %tmp_977, %icmp_ln785" [net_hls.cc:240]   --->   Operation 73 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln785, i10 -1, i10 %trunc_ln" [net_hls.cc:240]   --->   Operation 74 'select' 'select_ln340' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i10 %select_ln340 to i11" [net_hls.cc:240]   --->   Operation 75 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.79ns)   --->   "store i11 %zext_ln340, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:240]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%trunc_ln746_159 = trunc i512 %DATA_7_V_1_load to i3" [net_hls.cc:241]   --->   Operation 77 'trunc' 'trunc_ln746_159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%trunc_ln746_1 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_159, i7 0)" [net_hls.cc:241]   --->   Operation 78 'bitconcatenate' 'trunc_ln746_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%tmp_978 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 3)" [net_hls.cc:241]   --->   Operation 79 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 4, i32 10)" [net_hls.cc:241]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln785_1 = icmp ne i7 %tmp_s, 0" [net_hls.cc:241]   --->   Operation 81 'icmp' 'icmp_ln785_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln785_64 = or i1 %tmp_978, %icmp_ln785_1" [net_hls.cc:241]   --->   Operation 82 'or' 'or_ln785_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_174 = select i1 %or_ln785_64, i10 -1, i10 %trunc_ln746_1" [net_hls.cc:241]   --->   Operation 83 'select' 'select_ln340_174' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i10 %select_ln340_174 to i11" [net_hls.cc:241]   --->   Operation 84 'zext' 'zext_ln340_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_1, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:241]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%trunc_ln746_160 = trunc i512 %DATA_7_V_2_load to i3" [net_hls.cc:242]   --->   Operation 86 'trunc' 'trunc_ln746_160' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%trunc_ln746_2 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_160, i7 0)" [net_hls.cc:242]   --->   Operation 87 'bitconcatenate' 'trunc_ln746_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 3)" [net_hls.cc:242]   --->   Operation 88 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 4, i32 10)" [net_hls.cc:242]   --->   Operation 89 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln785_2 = icmp ne i7 %tmp_10, 0" [net_hls.cc:242]   --->   Operation 90 'icmp' 'icmp_ln785_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln785_65 = or i1 %tmp_979, %icmp_ln785_2" [net_hls.cc:242]   --->   Operation 91 'or' 'or_ln785_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_175 = select i1 %or_ln785_65, i10 -1, i10 %trunc_ln746_2" [net_hls.cc:242]   --->   Operation 92 'select' 'select_ln340_175' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln340_2 = zext i10 %select_ln340_175 to i11" [net_hls.cc:242]   --->   Operation 93 'zext' 'zext_ln340_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_2, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:242]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%trunc_ln746_161 = trunc i512 %DATA_7_V_3_load to i3" [net_hls.cc:243]   --->   Operation 95 'trunc' 'trunc_ln746_161' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%trunc_ln746_3 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_161, i7 0)" [net_hls.cc:243]   --->   Operation 96 'bitconcatenate' 'trunc_ln746_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 3)" [net_hls.cc:243]   --->   Operation 97 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 4, i32 10)" [net_hls.cc:243]   --->   Operation 98 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.86ns)   --->   "%icmp_ln785_3 = icmp ne i7 %tmp_11, 0" [net_hls.cc:243]   --->   Operation 99 'icmp' 'icmp_ln785_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln785_66 = or i1 %tmp_980, %icmp_ln785_3" [net_hls.cc:243]   --->   Operation 100 'or' 'or_ln785_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_176 = select i1 %or_ln785_66, i10 -1, i10 %trunc_ln746_3" [net_hls.cc:243]   --->   Operation 101 'select' 'select_ln340_176' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln340_3 = zext i10 %select_ln340_176 to i11" [net_hls.cc:243]   --->   Operation 102 'zext' 'zext_ln340_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_3, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:243]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%trunc_ln746_162 = trunc i512 %DATA_7_V_4_load to i3" [net_hls.cc:244]   --->   Operation 104 'trunc' 'trunc_ln746_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%trunc_ln746_4 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_162, i7 0)" [net_hls.cc:244]   --->   Operation 105 'bitconcatenate' 'trunc_ln746_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 3)" [net_hls.cc:244]   --->   Operation 106 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 4, i32 10)" [net_hls.cc:244]   --->   Operation 107 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.86ns)   --->   "%icmp_ln785_4 = icmp ne i7 %tmp_12, 0" [net_hls.cc:244]   --->   Operation 108 'icmp' 'icmp_ln785_4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln785_67 = or i1 %tmp_981, %icmp_ln785_4" [net_hls.cc:244]   --->   Operation 109 'or' 'or_ln785_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_177 = select i1 %or_ln785_67, i10 -1, i10 %trunc_ln746_4" [net_hls.cc:244]   --->   Operation 110 'select' 'select_ln340_177' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln340_4 = zext i10 %select_ln340_177 to i11" [net_hls.cc:244]   --->   Operation 111 'zext' 'zext_ln340_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_4, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:244]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%tmp_169 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 16, i32 18)" [net_hls.cc:240]   --->   Operation 113 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%trunc_ln746_5 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_169, i7 0)" [net_hls.cc:240]   --->   Operation 114 'bitconcatenate' 'trunc_ln746_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 19)" [net_hls.cc:240]   --->   Operation 115 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 20, i32 26)" [net_hls.cc:240]   --->   Operation 116 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.86ns)   --->   "%icmp_ln785_5 = icmp ne i7 %tmp_13, 0" [net_hls.cc:240]   --->   Operation 117 'icmp' 'icmp_ln785_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln785_68 = or i1 %tmp_982, %icmp_ln785_5" [net_hls.cc:240]   --->   Operation 118 'or' 'or_ln785_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_178 = select i1 %or_ln785_68, i10 -1, i10 %trunc_ln746_5" [net_hls.cc:240]   --->   Operation 119 'select' 'select_ln340_178' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln340_5 = zext i10 %select_ln340_178 to i11" [net_hls.cc:240]   --->   Operation 120 'zext' 'zext_ln340_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_5, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%tmp_170 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 16, i32 18)" [net_hls.cc:241]   --->   Operation 122 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%trunc_ln746_6 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_170, i7 0)" [net_hls.cc:241]   --->   Operation 123 'bitconcatenate' 'trunc_ln746_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 19)" [net_hls.cc:241]   --->   Operation 124 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 20, i32 26)" [net_hls.cc:241]   --->   Operation 125 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.86ns)   --->   "%icmp_ln785_6 = icmp ne i7 %tmp_14, 0" [net_hls.cc:241]   --->   Operation 126 'icmp' 'icmp_ln785_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln785_69 = or i1 %tmp_983, %icmp_ln785_6" [net_hls.cc:241]   --->   Operation 127 'or' 'or_ln785_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_179 = select i1 %or_ln785_69, i10 -1, i10 %trunc_ln746_6" [net_hls.cc:241]   --->   Operation 128 'select' 'select_ln340_179' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln340_6 = zext i10 %select_ln340_179 to i11" [net_hls.cc:241]   --->   Operation 129 'zext' 'zext_ln340_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_6, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%tmp_171 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 16, i32 18)" [net_hls.cc:242]   --->   Operation 131 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%trunc_ln746_7 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_171, i7 0)" [net_hls.cc:242]   --->   Operation 132 'bitconcatenate' 'trunc_ln746_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 19)" [net_hls.cc:242]   --->   Operation 133 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 20, i32 26)" [net_hls.cc:242]   --->   Operation 134 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln785_7 = icmp ne i7 %tmp_15, 0" [net_hls.cc:242]   --->   Operation 135 'icmp' 'icmp_ln785_7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln785_70 = or i1 %tmp_984, %icmp_ln785_7" [net_hls.cc:242]   --->   Operation 136 'or' 'or_ln785_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_180 = select i1 %or_ln785_70, i10 -1, i10 %trunc_ln746_7" [net_hls.cc:242]   --->   Operation 137 'select' 'select_ln340_180' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln340_7 = zext i10 %select_ln340_180 to i11" [net_hls.cc:242]   --->   Operation 138 'zext' 'zext_ln340_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_7, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%tmp_172 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 16, i32 18)" [net_hls.cc:243]   --->   Operation 140 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%trunc_ln746_8 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_172, i7 0)" [net_hls.cc:243]   --->   Operation 141 'bitconcatenate' 'trunc_ln746_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 19)" [net_hls.cc:243]   --->   Operation 142 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 20, i32 26)" [net_hls.cc:243]   --->   Operation 143 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.86ns)   --->   "%icmp_ln785_8 = icmp ne i7 %tmp_16, 0" [net_hls.cc:243]   --->   Operation 144 'icmp' 'icmp_ln785_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln785_71 = or i1 %tmp_985, %icmp_ln785_8" [net_hls.cc:243]   --->   Operation 145 'or' 'or_ln785_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_181 = select i1 %or_ln785_71, i10 -1, i10 %trunc_ln746_8" [net_hls.cc:243]   --->   Operation 146 'select' 'select_ln340_181' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln340_8 = zext i10 %select_ln340_181 to i11" [net_hls.cc:243]   --->   Operation 147 'zext' 'zext_ln340_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_8, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%tmp_173 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 16, i32 18)" [net_hls.cc:244]   --->   Operation 149 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%trunc_ln746_9 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_173, i7 0)" [net_hls.cc:244]   --->   Operation 150 'bitconcatenate' 'trunc_ln746_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 19)" [net_hls.cc:244]   --->   Operation 151 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 20, i32 26)" [net_hls.cc:244]   --->   Operation 152 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.86ns)   --->   "%icmp_ln785_9 = icmp ne i7 %tmp_17, 0" [net_hls.cc:244]   --->   Operation 153 'icmp' 'icmp_ln785_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln785_72 = or i1 %tmp_986, %icmp_ln785_9" [net_hls.cc:244]   --->   Operation 154 'or' 'or_ln785_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_182 = select i1 %or_ln785_72, i10 -1, i10 %trunc_ln746_9" [net_hls.cc:244]   --->   Operation 155 'select' 'select_ln340_182' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln340_9 = zext i10 %select_ln340_182 to i11" [net_hls.cc:244]   --->   Operation 156 'zext' 'zext_ln340_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_9, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%tmp_174 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 32, i32 34)" [net_hls.cc:240]   --->   Operation 158 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%trunc_ln746_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_174, i7 0)" [net_hls.cc:240]   --->   Operation 159 'bitconcatenate' 'trunc_ln746_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 35)" [net_hls.cc:240]   --->   Operation 160 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 36, i32 42)" [net_hls.cc:240]   --->   Operation 161 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.86ns)   --->   "%icmp_ln785_10 = icmp ne i7 %tmp_18, 0" [net_hls.cc:240]   --->   Operation 162 'icmp' 'icmp_ln785_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln785_73 = or i1 %tmp_987, %icmp_ln785_10" [net_hls.cc:240]   --->   Operation 163 'or' 'or_ln785_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_183 = select i1 %or_ln785_73, i10 -1, i10 %trunc_ln746_s" [net_hls.cc:240]   --->   Operation 164 'select' 'select_ln340_183' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln340_10 = zext i10 %select_ln340_183 to i11" [net_hls.cc:240]   --->   Operation 165 'zext' 'zext_ln340_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_10, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%tmp_175 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 32, i32 34)" [net_hls.cc:241]   --->   Operation 167 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%trunc_ln746_10 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_175, i7 0)" [net_hls.cc:241]   --->   Operation 168 'bitconcatenate' 'trunc_ln746_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 35)" [net_hls.cc:241]   --->   Operation 169 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 36, i32 42)" [net_hls.cc:241]   --->   Operation 170 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.86ns)   --->   "%icmp_ln785_11 = icmp ne i7 %tmp_19, 0" [net_hls.cc:241]   --->   Operation 171 'icmp' 'icmp_ln785_11' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln785_74 = or i1 %tmp_988, %icmp_ln785_11" [net_hls.cc:241]   --->   Operation 172 'or' 'or_ln785_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_184 = select i1 %or_ln785_74, i10 -1, i10 %trunc_ln746_10" [net_hls.cc:241]   --->   Operation 173 'select' 'select_ln340_184' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln340_11 = zext i10 %select_ln340_184 to i11" [net_hls.cc:241]   --->   Operation 174 'zext' 'zext_ln340_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_11, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 175 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%tmp_176 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 32, i32 34)" [net_hls.cc:242]   --->   Operation 176 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%trunc_ln746_11 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_176, i7 0)" [net_hls.cc:242]   --->   Operation 177 'bitconcatenate' 'trunc_ln746_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 35)" [net_hls.cc:242]   --->   Operation 178 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_20 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 36, i32 42)" [net_hls.cc:242]   --->   Operation 179 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.86ns)   --->   "%icmp_ln785_12 = icmp ne i7 %tmp_20, 0" [net_hls.cc:242]   --->   Operation 180 'icmp' 'icmp_ln785_12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln785_75 = or i1 %tmp_989, %icmp_ln785_12" [net_hls.cc:242]   --->   Operation 181 'or' 'or_ln785_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_185 = select i1 %or_ln785_75, i10 -1, i10 %trunc_ln746_11" [net_hls.cc:242]   --->   Operation 182 'select' 'select_ln340_185' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln340_12 = zext i10 %select_ln340_185 to i11" [net_hls.cc:242]   --->   Operation 183 'zext' 'zext_ln340_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_12, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%tmp_177 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 32, i32 34)" [net_hls.cc:243]   --->   Operation 185 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%trunc_ln746_12 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_177, i7 0)" [net_hls.cc:243]   --->   Operation 186 'bitconcatenate' 'trunc_ln746_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 35)" [net_hls.cc:243]   --->   Operation 187 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 36, i32 42)" [net_hls.cc:243]   --->   Operation 188 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.86ns)   --->   "%icmp_ln785_13 = icmp ne i7 %tmp_21, 0" [net_hls.cc:243]   --->   Operation 189 'icmp' 'icmp_ln785_13' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln785_76 = or i1 %tmp_990, %icmp_ln785_13" [net_hls.cc:243]   --->   Operation 190 'or' 'or_ln785_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_186 = select i1 %or_ln785_76, i10 -1, i10 %trunc_ln746_12" [net_hls.cc:243]   --->   Operation 191 'select' 'select_ln340_186' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln340_13 = zext i10 %select_ln340_186 to i11" [net_hls.cc:243]   --->   Operation 192 'zext' 'zext_ln340_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_13, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%tmp_178 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 32, i32 34)" [net_hls.cc:244]   --->   Operation 194 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%trunc_ln746_13 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_178, i7 0)" [net_hls.cc:244]   --->   Operation 195 'bitconcatenate' 'trunc_ln746_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%tmp_991 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 35)" [net_hls.cc:244]   --->   Operation 196 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_22 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 36, i32 42)" [net_hls.cc:244]   --->   Operation 197 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.86ns)   --->   "%icmp_ln785_14 = icmp ne i7 %tmp_22, 0" [net_hls.cc:244]   --->   Operation 198 'icmp' 'icmp_ln785_14' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln785_77 = or i1 %tmp_991, %icmp_ln785_14" [net_hls.cc:244]   --->   Operation 199 'or' 'or_ln785_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_187 = select i1 %or_ln785_77, i10 -1, i10 %trunc_ln746_13" [net_hls.cc:244]   --->   Operation 200 'select' 'select_ln340_187' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln340_14 = zext i10 %select_ln340_187 to i11" [net_hls.cc:244]   --->   Operation 201 'zext' 'zext_ln340_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_14, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 202 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%tmp_179 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 48, i32 50)" [net_hls.cc:240]   --->   Operation 203 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%trunc_ln746_14 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_179, i7 0)" [net_hls.cc:240]   --->   Operation 204 'bitconcatenate' 'trunc_ln746_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%tmp_992 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 51)" [net_hls.cc:240]   --->   Operation 205 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 52, i32 58)" [net_hls.cc:240]   --->   Operation 206 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.86ns)   --->   "%icmp_ln785_15 = icmp ne i7 %tmp_23, 0" [net_hls.cc:240]   --->   Operation 207 'icmp' 'icmp_ln785_15' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln785_78 = or i1 %tmp_992, %icmp_ln785_15" [net_hls.cc:240]   --->   Operation 208 'or' 'or_ln785_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_188 = select i1 %or_ln785_78, i10 -1, i10 %trunc_ln746_14" [net_hls.cc:240]   --->   Operation 209 'select' 'select_ln340_188' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln340_15 = zext i10 %select_ln340_188 to i11" [net_hls.cc:240]   --->   Operation 210 'zext' 'zext_ln340_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_15, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%tmp_180 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 48, i32 50)" [net_hls.cc:241]   --->   Operation 212 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%trunc_ln746_15 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_180, i7 0)" [net_hls.cc:241]   --->   Operation 213 'bitconcatenate' 'trunc_ln746_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 51)" [net_hls.cc:241]   --->   Operation 214 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_24 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 52, i32 58)" [net_hls.cc:241]   --->   Operation 215 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.86ns)   --->   "%icmp_ln785_16 = icmp ne i7 %tmp_24, 0" [net_hls.cc:241]   --->   Operation 216 'icmp' 'icmp_ln785_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln785_79 = or i1 %tmp_993, %icmp_ln785_16" [net_hls.cc:241]   --->   Operation 217 'or' 'or_ln785_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_189 = select i1 %or_ln785_79, i10 -1, i10 %trunc_ln746_15" [net_hls.cc:241]   --->   Operation 218 'select' 'select_ln340_189' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln340_16 = zext i10 %select_ln340_189 to i11" [net_hls.cc:241]   --->   Operation 219 'zext' 'zext_ln340_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_16, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 220 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%tmp_181 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 48, i32 50)" [net_hls.cc:242]   --->   Operation 221 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%trunc_ln746_16 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_181, i7 0)" [net_hls.cc:242]   --->   Operation 222 'bitconcatenate' 'trunc_ln746_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%tmp_994 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 51)" [net_hls.cc:242]   --->   Operation 223 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_25 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 52, i32 58)" [net_hls.cc:242]   --->   Operation 224 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.86ns)   --->   "%icmp_ln785_17 = icmp ne i7 %tmp_25, 0" [net_hls.cc:242]   --->   Operation 225 'icmp' 'icmp_ln785_17' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln785_80 = or i1 %tmp_994, %icmp_ln785_17" [net_hls.cc:242]   --->   Operation 226 'or' 'or_ln785_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_190 = select i1 %or_ln785_80, i10 -1, i10 %trunc_ln746_16" [net_hls.cc:242]   --->   Operation 227 'select' 'select_ln340_190' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln340_17 = zext i10 %select_ln340_190 to i11" [net_hls.cc:242]   --->   Operation 228 'zext' 'zext_ln340_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_17, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 229 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%tmp_182 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 48, i32 50)" [net_hls.cc:243]   --->   Operation 230 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%trunc_ln746_17 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_182, i7 0)" [net_hls.cc:243]   --->   Operation 231 'bitconcatenate' 'trunc_ln746_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%tmp_995 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 51)" [net_hls.cc:243]   --->   Operation 232 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 52, i32 58)" [net_hls.cc:243]   --->   Operation 233 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.86ns)   --->   "%icmp_ln785_18 = icmp ne i7 %tmp_26, 0" [net_hls.cc:243]   --->   Operation 234 'icmp' 'icmp_ln785_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln785_81 = or i1 %tmp_995, %icmp_ln785_18" [net_hls.cc:243]   --->   Operation 235 'or' 'or_ln785_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_191 = select i1 %or_ln785_81, i10 -1, i10 %trunc_ln746_17" [net_hls.cc:243]   --->   Operation 236 'select' 'select_ln340_191' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln340_18 = zext i10 %select_ln340_191 to i11" [net_hls.cc:243]   --->   Operation 237 'zext' 'zext_ln340_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_18, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%tmp_183 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 48, i32 50)" [net_hls.cc:244]   --->   Operation 239 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%trunc_ln746_18 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_183, i7 0)" [net_hls.cc:244]   --->   Operation 240 'bitconcatenate' 'trunc_ln746_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%tmp_996 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 51)" [net_hls.cc:244]   --->   Operation 241 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 52, i32 58)" [net_hls.cc:244]   --->   Operation 242 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.86ns)   --->   "%icmp_ln785_19 = icmp ne i7 %tmp_27, 0" [net_hls.cc:244]   --->   Operation 243 'icmp' 'icmp_ln785_19' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_192)   --->   "%or_ln785_82 = or i1 %tmp_996, %icmp_ln785_19" [net_hls.cc:244]   --->   Operation 244 'or' 'or_ln785_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_192 = select i1 %or_ln785_82, i10 -1, i10 %trunc_ln746_18" [net_hls.cc:244]   --->   Operation 245 'select' 'select_ln340_192' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln340_19 = zext i10 %select_ln340_192 to i11" [net_hls.cc:244]   --->   Operation 246 'zext' 'zext_ln340_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_19, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%tmp_184 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 64, i32 66)" [net_hls.cc:240]   --->   Operation 248 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%trunc_ln746_19 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_184, i7 0)" [net_hls.cc:240]   --->   Operation 249 'bitconcatenate' 'trunc_ln746_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%tmp_997 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 67)" [net_hls.cc:240]   --->   Operation 250 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 68, i32 74)" [net_hls.cc:240]   --->   Operation 251 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.86ns)   --->   "%icmp_ln785_20 = icmp ne i7 %tmp_28, 0" [net_hls.cc:240]   --->   Operation 252 'icmp' 'icmp_ln785_20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln785_83 = or i1 %tmp_997, %icmp_ln785_20" [net_hls.cc:240]   --->   Operation 253 'or' 'or_ln785_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_193 = select i1 %or_ln785_83, i10 -1, i10 %trunc_ln746_19" [net_hls.cc:240]   --->   Operation 254 'select' 'select_ln340_193' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln340_20 = zext i10 %select_ln340_193 to i11" [net_hls.cc:240]   --->   Operation 255 'zext' 'zext_ln340_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_20, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:240]   --->   Operation 256 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%tmp_185 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 64, i32 66)" [net_hls.cc:241]   --->   Operation 257 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%trunc_ln746_20 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_185, i7 0)" [net_hls.cc:241]   --->   Operation 258 'bitconcatenate' 'trunc_ln746_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%tmp_998 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 67)" [net_hls.cc:241]   --->   Operation 259 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 68, i32 74)" [net_hls.cc:241]   --->   Operation 260 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.86ns)   --->   "%icmp_ln785_21 = icmp ne i7 %tmp_29, 0" [net_hls.cc:241]   --->   Operation 261 'icmp' 'icmp_ln785_21' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_194)   --->   "%or_ln785_84 = or i1 %tmp_998, %icmp_ln785_21" [net_hls.cc:241]   --->   Operation 262 'or' 'or_ln785_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_194 = select i1 %or_ln785_84, i10 -1, i10 %trunc_ln746_20" [net_hls.cc:241]   --->   Operation 263 'select' 'select_ln340_194' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln340_21 = zext i10 %select_ln340_194 to i11" [net_hls.cc:241]   --->   Operation 264 'zext' 'zext_ln340_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_21, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:241]   --->   Operation 265 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%tmp_186 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 64, i32 66)" [net_hls.cc:242]   --->   Operation 266 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%trunc_ln746_21 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_186, i7 0)" [net_hls.cc:242]   --->   Operation 267 'bitconcatenate' 'trunc_ln746_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%tmp_999 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 67)" [net_hls.cc:242]   --->   Operation 268 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 68, i32 74)" [net_hls.cc:242]   --->   Operation 269 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.86ns)   --->   "%icmp_ln785_22 = icmp ne i7 %tmp_30, 0" [net_hls.cc:242]   --->   Operation 270 'icmp' 'icmp_ln785_22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln785_85 = or i1 %tmp_999, %icmp_ln785_22" [net_hls.cc:242]   --->   Operation 271 'or' 'or_ln785_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_195 = select i1 %or_ln785_85, i10 -1, i10 %trunc_ln746_21" [net_hls.cc:242]   --->   Operation 272 'select' 'select_ln340_195' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln340_22 = zext i10 %select_ln340_195 to i11" [net_hls.cc:242]   --->   Operation 273 'zext' 'zext_ln340_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_22, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:242]   --->   Operation 274 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%tmp_187 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 64, i32 66)" [net_hls.cc:243]   --->   Operation 275 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%trunc_ln746_22 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_187, i7 0)" [net_hls.cc:243]   --->   Operation 276 'bitconcatenate' 'trunc_ln746_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%tmp_1000 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 67)" [net_hls.cc:243]   --->   Operation 277 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 68, i32 74)" [net_hls.cc:243]   --->   Operation 278 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.86ns)   --->   "%icmp_ln785_23 = icmp ne i7 %tmp_31, 0" [net_hls.cc:243]   --->   Operation 279 'icmp' 'icmp_ln785_23' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln785_86 = or i1 %tmp_1000, %icmp_ln785_23" [net_hls.cc:243]   --->   Operation 280 'or' 'or_ln785_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_196 = select i1 %or_ln785_86, i10 -1, i10 %trunc_ln746_22" [net_hls.cc:243]   --->   Operation 281 'select' 'select_ln340_196' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln340_23 = zext i10 %select_ln340_196 to i11" [net_hls.cc:243]   --->   Operation 282 'zext' 'zext_ln340_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_23, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:243]   --->   Operation 283 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%tmp_188 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 64, i32 66)" [net_hls.cc:244]   --->   Operation 284 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%trunc_ln746_23 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_188, i7 0)" [net_hls.cc:244]   --->   Operation 285 'bitconcatenate' 'trunc_ln746_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%tmp_1001 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 67)" [net_hls.cc:244]   --->   Operation 286 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 68, i32 74)" [net_hls.cc:244]   --->   Operation 287 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.86ns)   --->   "%icmp_ln785_24 = icmp ne i7 %tmp_32, 0" [net_hls.cc:244]   --->   Operation 288 'icmp' 'icmp_ln785_24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln785_87 = or i1 %tmp_1001, %icmp_ln785_24" [net_hls.cc:244]   --->   Operation 289 'or' 'or_ln785_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_197 = select i1 %or_ln785_87, i10 -1, i10 %trunc_ln746_23" [net_hls.cc:244]   --->   Operation 290 'select' 'select_ln340_197' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln340_24 = zext i10 %select_ln340_197 to i11" [net_hls.cc:244]   --->   Operation 291 'zext' 'zext_ln340_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_24, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:244]   --->   Operation 292 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%tmp_189 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 80, i32 82)" [net_hls.cc:240]   --->   Operation 293 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%trunc_ln746_24 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_189, i7 0)" [net_hls.cc:240]   --->   Operation 294 'bitconcatenate' 'trunc_ln746_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%tmp_1002 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 83)" [net_hls.cc:240]   --->   Operation 295 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_33 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 84, i32 90)" [net_hls.cc:240]   --->   Operation 296 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.86ns)   --->   "%icmp_ln785_25 = icmp ne i7 %tmp_33, 0" [net_hls.cc:240]   --->   Operation 297 'icmp' 'icmp_ln785_25' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln785_88 = or i1 %tmp_1002, %icmp_ln785_25" [net_hls.cc:240]   --->   Operation 298 'or' 'or_ln785_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_198 = select i1 %or_ln785_88, i10 -1, i10 %trunc_ln746_24" [net_hls.cc:240]   --->   Operation 299 'select' 'select_ln340_198' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln340_25 = zext i10 %select_ln340_198 to i11" [net_hls.cc:240]   --->   Operation 300 'zext' 'zext_ln340_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_25, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 301 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%tmp_190 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 80, i32 82)" [net_hls.cc:241]   --->   Operation 302 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%trunc_ln746_25 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_190, i7 0)" [net_hls.cc:241]   --->   Operation 303 'bitconcatenate' 'trunc_ln746_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 83)" [net_hls.cc:241]   --->   Operation 304 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_34 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 84, i32 90)" [net_hls.cc:241]   --->   Operation 305 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.86ns)   --->   "%icmp_ln785_26 = icmp ne i7 %tmp_34, 0" [net_hls.cc:241]   --->   Operation 306 'icmp' 'icmp_ln785_26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln785_89 = or i1 %tmp_1003, %icmp_ln785_26" [net_hls.cc:241]   --->   Operation 307 'or' 'or_ln785_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_199 = select i1 %or_ln785_89, i10 -1, i10 %trunc_ln746_25" [net_hls.cc:241]   --->   Operation 308 'select' 'select_ln340_199' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln340_26 = zext i10 %select_ln340_199 to i11" [net_hls.cc:241]   --->   Operation 309 'zext' 'zext_ln340_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_26, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 310 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%tmp_191 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 80, i32 82)" [net_hls.cc:242]   --->   Operation 311 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%trunc_ln746_26 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_191, i7 0)" [net_hls.cc:242]   --->   Operation 312 'bitconcatenate' 'trunc_ln746_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%tmp_1004 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 83)" [net_hls.cc:242]   --->   Operation 313 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_35 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 84, i32 90)" [net_hls.cc:242]   --->   Operation 314 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.86ns)   --->   "%icmp_ln785_27 = icmp ne i7 %tmp_35, 0" [net_hls.cc:242]   --->   Operation 315 'icmp' 'icmp_ln785_27' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln785_90 = or i1 %tmp_1004, %icmp_ln785_27" [net_hls.cc:242]   --->   Operation 316 'or' 'or_ln785_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_200 = select i1 %or_ln785_90, i10 -1, i10 %trunc_ln746_26" [net_hls.cc:242]   --->   Operation 317 'select' 'select_ln340_200' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln340_27 = zext i10 %select_ln340_200 to i11" [net_hls.cc:242]   --->   Operation 318 'zext' 'zext_ln340_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_27, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 319 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%tmp_192 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 80, i32 82)" [net_hls.cc:243]   --->   Operation 320 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%trunc_ln746_27 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_192, i7 0)" [net_hls.cc:243]   --->   Operation 321 'bitconcatenate' 'trunc_ln746_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%tmp_1005 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 83)" [net_hls.cc:243]   --->   Operation 322 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_36 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 84, i32 90)" [net_hls.cc:243]   --->   Operation 323 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.86ns)   --->   "%icmp_ln785_28 = icmp ne i7 %tmp_36, 0" [net_hls.cc:243]   --->   Operation 324 'icmp' 'icmp_ln785_28' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_201)   --->   "%or_ln785_91 = or i1 %tmp_1005, %icmp_ln785_28" [net_hls.cc:243]   --->   Operation 325 'or' 'or_ln785_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_201 = select i1 %or_ln785_91, i10 -1, i10 %trunc_ln746_27" [net_hls.cc:243]   --->   Operation 326 'select' 'select_ln340_201' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln340_28 = zext i10 %select_ln340_201 to i11" [net_hls.cc:243]   --->   Operation 327 'zext' 'zext_ln340_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_28, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 328 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%tmp_193 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 80, i32 82)" [net_hls.cc:244]   --->   Operation 329 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%trunc_ln746_28 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_193, i7 0)" [net_hls.cc:244]   --->   Operation 330 'bitconcatenate' 'trunc_ln746_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%tmp_1006 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 83)" [net_hls.cc:244]   --->   Operation 331 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_37 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 84, i32 90)" [net_hls.cc:244]   --->   Operation 332 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.86ns)   --->   "%icmp_ln785_29 = icmp ne i7 %tmp_37, 0" [net_hls.cc:244]   --->   Operation 333 'icmp' 'icmp_ln785_29' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_202)   --->   "%or_ln785_92 = or i1 %tmp_1006, %icmp_ln785_29" [net_hls.cc:244]   --->   Operation 334 'or' 'or_ln785_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_202 = select i1 %or_ln785_92, i10 -1, i10 %trunc_ln746_28" [net_hls.cc:244]   --->   Operation 335 'select' 'select_ln340_202' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln340_29 = zext i10 %select_ln340_202 to i11" [net_hls.cc:244]   --->   Operation 336 'zext' 'zext_ln340_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_29, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 337 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%tmp_194 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 96, i32 98)" [net_hls.cc:240]   --->   Operation 338 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%trunc_ln746_29 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_194, i7 0)" [net_hls.cc:240]   --->   Operation 339 'bitconcatenate' 'trunc_ln746_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%tmp_1007 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 99)" [net_hls.cc:240]   --->   Operation 340 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_38 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 100, i32 106)" [net_hls.cc:240]   --->   Operation 341 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.86ns)   --->   "%icmp_ln785_30 = icmp ne i7 %tmp_38, 0" [net_hls.cc:240]   --->   Operation 342 'icmp' 'icmp_ln785_30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_203)   --->   "%or_ln785_93 = or i1 %tmp_1007, %icmp_ln785_30" [net_hls.cc:240]   --->   Operation 343 'or' 'or_ln785_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_203 = select i1 %or_ln785_93, i10 -1, i10 %trunc_ln746_29" [net_hls.cc:240]   --->   Operation 344 'select' 'select_ln340_203' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln340_30 = zext i10 %select_ln340_203 to i11" [net_hls.cc:240]   --->   Operation 345 'zext' 'zext_ln340_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_30, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 346 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%tmp_195 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 96, i32 98)" [net_hls.cc:241]   --->   Operation 347 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%trunc_ln746_30 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_195, i7 0)" [net_hls.cc:241]   --->   Operation 348 'bitconcatenate' 'trunc_ln746_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%tmp_1008 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 99)" [net_hls.cc:241]   --->   Operation 349 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_39 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 100, i32 106)" [net_hls.cc:241]   --->   Operation 350 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.86ns)   --->   "%icmp_ln785_31 = icmp ne i7 %tmp_39, 0" [net_hls.cc:241]   --->   Operation 351 'icmp' 'icmp_ln785_31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_204)   --->   "%or_ln785_94 = or i1 %tmp_1008, %icmp_ln785_31" [net_hls.cc:241]   --->   Operation 352 'or' 'or_ln785_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_204 = select i1 %or_ln785_94, i10 -1, i10 %trunc_ln746_30" [net_hls.cc:241]   --->   Operation 353 'select' 'select_ln340_204' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln340_31 = zext i10 %select_ln340_204 to i11" [net_hls.cc:241]   --->   Operation 354 'zext' 'zext_ln340_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_31, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 355 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%tmp_196 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 96, i32 98)" [net_hls.cc:242]   --->   Operation 356 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%trunc_ln746_31 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_196, i7 0)" [net_hls.cc:242]   --->   Operation 357 'bitconcatenate' 'trunc_ln746_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%tmp_1009 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 99)" [net_hls.cc:242]   --->   Operation 358 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_40 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 100, i32 106)" [net_hls.cc:242]   --->   Operation 359 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.86ns)   --->   "%icmp_ln785_32 = icmp ne i7 %tmp_40, 0" [net_hls.cc:242]   --->   Operation 360 'icmp' 'icmp_ln785_32' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_205)   --->   "%or_ln785_95 = or i1 %tmp_1009, %icmp_ln785_32" [net_hls.cc:242]   --->   Operation 361 'or' 'or_ln785_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_205 = select i1 %or_ln785_95, i10 -1, i10 %trunc_ln746_31" [net_hls.cc:242]   --->   Operation 362 'select' 'select_ln340_205' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln340_32 = zext i10 %select_ln340_205 to i11" [net_hls.cc:242]   --->   Operation 363 'zext' 'zext_ln340_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_32, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 364 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%tmp_197 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 96, i32 98)" [net_hls.cc:243]   --->   Operation 365 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%trunc_ln746_32 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_197, i7 0)" [net_hls.cc:243]   --->   Operation 366 'bitconcatenate' 'trunc_ln746_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%tmp_1010 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 99)" [net_hls.cc:243]   --->   Operation 367 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_41 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 100, i32 106)" [net_hls.cc:243]   --->   Operation 368 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.86ns)   --->   "%icmp_ln785_33 = icmp ne i7 %tmp_41, 0" [net_hls.cc:243]   --->   Operation 369 'icmp' 'icmp_ln785_33' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_206)   --->   "%or_ln785_96 = or i1 %tmp_1010, %icmp_ln785_33" [net_hls.cc:243]   --->   Operation 370 'or' 'or_ln785_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_206 = select i1 %or_ln785_96, i10 -1, i10 %trunc_ln746_32" [net_hls.cc:243]   --->   Operation 371 'select' 'select_ln340_206' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln340_33 = zext i10 %select_ln340_206 to i11" [net_hls.cc:243]   --->   Operation 372 'zext' 'zext_ln340_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_33, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 373 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%tmp_198 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 96, i32 98)" [net_hls.cc:244]   --->   Operation 374 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%trunc_ln746_33 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_198, i7 0)" [net_hls.cc:244]   --->   Operation 375 'bitconcatenate' 'trunc_ln746_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%tmp_1011 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 99)" [net_hls.cc:244]   --->   Operation 376 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_42 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 100, i32 106)" [net_hls.cc:244]   --->   Operation 377 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.86ns)   --->   "%icmp_ln785_34 = icmp ne i7 %tmp_42, 0" [net_hls.cc:244]   --->   Operation 378 'icmp' 'icmp_ln785_34' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_207)   --->   "%or_ln785_97 = or i1 %tmp_1011, %icmp_ln785_34" [net_hls.cc:244]   --->   Operation 379 'or' 'or_ln785_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_207 = select i1 %or_ln785_97, i10 -1, i10 %trunc_ln746_33" [net_hls.cc:244]   --->   Operation 380 'select' 'select_ln340_207' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln340_34 = zext i10 %select_ln340_207 to i11" [net_hls.cc:244]   --->   Operation 381 'zext' 'zext_ln340_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_34, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 382 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%tmp_199 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 112, i32 114)" [net_hls.cc:240]   --->   Operation 383 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%trunc_ln746_34 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_199, i7 0)" [net_hls.cc:240]   --->   Operation 384 'bitconcatenate' 'trunc_ln746_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%tmp_1012 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 115)" [net_hls.cc:240]   --->   Operation 385 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_43 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 116, i32 122)" [net_hls.cc:240]   --->   Operation 386 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.86ns)   --->   "%icmp_ln785_35 = icmp ne i7 %tmp_43, 0" [net_hls.cc:240]   --->   Operation 387 'icmp' 'icmp_ln785_35' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_208)   --->   "%or_ln785_98 = or i1 %tmp_1012, %icmp_ln785_35" [net_hls.cc:240]   --->   Operation 388 'or' 'or_ln785_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_208 = select i1 %or_ln785_98, i10 -1, i10 %trunc_ln746_34" [net_hls.cc:240]   --->   Operation 389 'select' 'select_ln340_208' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln340_35 = zext i10 %select_ln340_208 to i11" [net_hls.cc:240]   --->   Operation 390 'zext' 'zext_ln340_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_35, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 391 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%tmp_200 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 112, i32 114)" [net_hls.cc:241]   --->   Operation 392 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%trunc_ln746_35 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_200, i7 0)" [net_hls.cc:241]   --->   Operation 393 'bitconcatenate' 'trunc_ln746_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%tmp_1013 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 115)" [net_hls.cc:241]   --->   Operation 394 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 116, i32 122)" [net_hls.cc:241]   --->   Operation 395 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.86ns)   --->   "%icmp_ln785_36 = icmp ne i7 %tmp_44, 0" [net_hls.cc:241]   --->   Operation 396 'icmp' 'icmp_ln785_36' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_209)   --->   "%or_ln785_99 = or i1 %tmp_1013, %icmp_ln785_36" [net_hls.cc:241]   --->   Operation 397 'or' 'or_ln785_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_209 = select i1 %or_ln785_99, i10 -1, i10 %trunc_ln746_35" [net_hls.cc:241]   --->   Operation 398 'select' 'select_ln340_209' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln340_36 = zext i10 %select_ln340_209 to i11" [net_hls.cc:241]   --->   Operation 399 'zext' 'zext_ln340_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_36, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 400 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%tmp_201 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 112, i32 114)" [net_hls.cc:242]   --->   Operation 401 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%trunc_ln746_36 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_201, i7 0)" [net_hls.cc:242]   --->   Operation 402 'bitconcatenate' 'trunc_ln746_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%tmp_1014 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 115)" [net_hls.cc:242]   --->   Operation 403 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 116, i32 122)" [net_hls.cc:242]   --->   Operation 404 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (0.86ns)   --->   "%icmp_ln785_37 = icmp ne i7 %tmp_45, 0" [net_hls.cc:242]   --->   Operation 405 'icmp' 'icmp_ln785_37' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_210)   --->   "%or_ln785_100 = or i1 %tmp_1014, %icmp_ln785_37" [net_hls.cc:242]   --->   Operation 406 'or' 'or_ln785_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_210 = select i1 %or_ln785_100, i10 -1, i10 %trunc_ln746_36" [net_hls.cc:242]   --->   Operation 407 'select' 'select_ln340_210' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln340_37 = zext i10 %select_ln340_210 to i11" [net_hls.cc:242]   --->   Operation 408 'zext' 'zext_ln340_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_37, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 409 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%tmp_202 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 112, i32 114)" [net_hls.cc:243]   --->   Operation 410 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%trunc_ln746_37 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_202, i7 0)" [net_hls.cc:243]   --->   Operation 411 'bitconcatenate' 'trunc_ln746_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%tmp_1015 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 115)" [net_hls.cc:243]   --->   Operation 412 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_46 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 116, i32 122)" [net_hls.cc:243]   --->   Operation 413 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 414 [1/1] (0.86ns)   --->   "%icmp_ln785_38 = icmp ne i7 %tmp_46, 0" [net_hls.cc:243]   --->   Operation 414 'icmp' 'icmp_ln785_38' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_211)   --->   "%or_ln785_101 = or i1 %tmp_1015, %icmp_ln785_38" [net_hls.cc:243]   --->   Operation 415 'or' 'or_ln785_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_211 = select i1 %or_ln785_101, i10 -1, i10 %trunc_ln746_37" [net_hls.cc:243]   --->   Operation 416 'select' 'select_ln340_211' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln340_38 = zext i10 %select_ln340_211 to i11" [net_hls.cc:243]   --->   Operation 417 'zext' 'zext_ln340_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_38, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 418 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%tmp_203 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 112, i32 114)" [net_hls.cc:244]   --->   Operation 419 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%trunc_ln746_38 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_203, i7 0)" [net_hls.cc:244]   --->   Operation 420 'bitconcatenate' 'trunc_ln746_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%tmp_1016 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 115)" [net_hls.cc:244]   --->   Operation 421 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 116, i32 122)" [net_hls.cc:244]   --->   Operation 422 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.86ns)   --->   "%icmp_ln785_39 = icmp ne i7 %tmp_47, 0" [net_hls.cc:244]   --->   Operation 423 'icmp' 'icmp_ln785_39' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_212)   --->   "%or_ln785_102 = or i1 %tmp_1016, %icmp_ln785_39" [net_hls.cc:244]   --->   Operation 424 'or' 'or_ln785_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_212 = select i1 %or_ln785_102, i10 -1, i10 %trunc_ln746_38" [net_hls.cc:244]   --->   Operation 425 'select' 'select_ln340_212' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln340_39 = zext i10 %select_ln340_212 to i11" [net_hls.cc:244]   --->   Operation 426 'zext' 'zext_ln340_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_39, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 427 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%tmp_204 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 128, i32 130)" [net_hls.cc:240]   --->   Operation 428 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%trunc_ln746_39 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_204, i7 0)" [net_hls.cc:240]   --->   Operation 429 'bitconcatenate' 'trunc_ln746_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%tmp_1017 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 131)" [net_hls.cc:240]   --->   Operation 430 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_48 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 132, i32 138)" [net_hls.cc:240]   --->   Operation 431 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.86ns)   --->   "%icmp_ln785_40 = icmp ne i7 %tmp_48, 0" [net_hls.cc:240]   --->   Operation 432 'icmp' 'icmp_ln785_40' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_213)   --->   "%or_ln785_103 = or i1 %tmp_1017, %icmp_ln785_40" [net_hls.cc:240]   --->   Operation 433 'or' 'or_ln785_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_213 = select i1 %or_ln785_103, i10 -1, i10 %trunc_ln746_39" [net_hls.cc:240]   --->   Operation 434 'select' 'select_ln340_213' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln340_40 = zext i10 %select_ln340_213 to i11" [net_hls.cc:240]   --->   Operation 435 'zext' 'zext_ln340_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_40, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:240]   --->   Operation 436 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%tmp_205 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 128, i32 130)" [net_hls.cc:241]   --->   Operation 437 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%trunc_ln746_40 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_205, i7 0)" [net_hls.cc:241]   --->   Operation 438 'bitconcatenate' 'trunc_ln746_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%tmp_1018 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 131)" [net_hls.cc:241]   --->   Operation 439 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_49 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 132, i32 138)" [net_hls.cc:241]   --->   Operation 440 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.86ns)   --->   "%icmp_ln785_41 = icmp ne i7 %tmp_49, 0" [net_hls.cc:241]   --->   Operation 441 'icmp' 'icmp_ln785_41' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_214)   --->   "%or_ln785_104 = or i1 %tmp_1018, %icmp_ln785_41" [net_hls.cc:241]   --->   Operation 442 'or' 'or_ln785_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_214 = select i1 %or_ln785_104, i10 -1, i10 %trunc_ln746_40" [net_hls.cc:241]   --->   Operation 443 'select' 'select_ln340_214' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln340_41 = zext i10 %select_ln340_214 to i11" [net_hls.cc:241]   --->   Operation 444 'zext' 'zext_ln340_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_41, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:241]   --->   Operation 445 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%tmp_206 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 128, i32 130)" [net_hls.cc:242]   --->   Operation 446 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%trunc_ln746_41 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_206, i7 0)" [net_hls.cc:242]   --->   Operation 447 'bitconcatenate' 'trunc_ln746_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%tmp_1019 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 131)" [net_hls.cc:242]   --->   Operation 448 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_50 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 132, i32 138)" [net_hls.cc:242]   --->   Operation 449 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.86ns)   --->   "%icmp_ln785_42 = icmp ne i7 %tmp_50, 0" [net_hls.cc:242]   --->   Operation 450 'icmp' 'icmp_ln785_42' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_215)   --->   "%or_ln785_105 = or i1 %tmp_1019, %icmp_ln785_42" [net_hls.cc:242]   --->   Operation 451 'or' 'or_ln785_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_215 = select i1 %or_ln785_105, i10 -1, i10 %trunc_ln746_41" [net_hls.cc:242]   --->   Operation 452 'select' 'select_ln340_215' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln340_42 = zext i10 %select_ln340_215 to i11" [net_hls.cc:242]   --->   Operation 453 'zext' 'zext_ln340_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_42, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:242]   --->   Operation 454 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 128, i32 130)" [net_hls.cc:243]   --->   Operation 455 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%trunc_ln746_42 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_207, i7 0)" [net_hls.cc:243]   --->   Operation 456 'bitconcatenate' 'trunc_ln746_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%tmp_1020 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 131)" [net_hls.cc:243]   --->   Operation 457 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_51 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 132, i32 138)" [net_hls.cc:243]   --->   Operation 458 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.86ns)   --->   "%icmp_ln785_43 = icmp ne i7 %tmp_51, 0" [net_hls.cc:243]   --->   Operation 459 'icmp' 'icmp_ln785_43' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_216)   --->   "%or_ln785_106 = or i1 %tmp_1020, %icmp_ln785_43" [net_hls.cc:243]   --->   Operation 460 'or' 'or_ln785_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_216 = select i1 %or_ln785_106, i10 -1, i10 %trunc_ln746_42" [net_hls.cc:243]   --->   Operation 461 'select' 'select_ln340_216' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln340_43 = zext i10 %select_ln340_216 to i11" [net_hls.cc:243]   --->   Operation 462 'zext' 'zext_ln340_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_43, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:243]   --->   Operation 463 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%tmp_208 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 128, i32 130)" [net_hls.cc:244]   --->   Operation 464 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%trunc_ln746_43 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_208, i7 0)" [net_hls.cc:244]   --->   Operation 465 'bitconcatenate' 'trunc_ln746_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%tmp_1021 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 131)" [net_hls.cc:244]   --->   Operation 466 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 132, i32 138)" [net_hls.cc:244]   --->   Operation 467 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.86ns)   --->   "%icmp_ln785_44 = icmp ne i7 %tmp_52, 0" [net_hls.cc:244]   --->   Operation 468 'icmp' 'icmp_ln785_44' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_217)   --->   "%or_ln785_107 = or i1 %tmp_1021, %icmp_ln785_44" [net_hls.cc:244]   --->   Operation 469 'or' 'or_ln785_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_217 = select i1 %or_ln785_107, i10 -1, i10 %trunc_ln746_43" [net_hls.cc:244]   --->   Operation 470 'select' 'select_ln340_217' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln340_44 = zext i10 %select_ln340_217 to i11" [net_hls.cc:244]   --->   Operation 471 'zext' 'zext_ln340_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_44, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:244]   --->   Operation 472 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%tmp_209 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 144, i32 146)" [net_hls.cc:240]   --->   Operation 473 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%trunc_ln746_44 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_209, i7 0)" [net_hls.cc:240]   --->   Operation 474 'bitconcatenate' 'trunc_ln746_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 147)" [net_hls.cc:240]   --->   Operation 475 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_53 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 148, i32 154)" [net_hls.cc:240]   --->   Operation 476 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.86ns)   --->   "%icmp_ln785_45 = icmp ne i7 %tmp_53, 0" [net_hls.cc:240]   --->   Operation 477 'icmp' 'icmp_ln785_45' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_218)   --->   "%or_ln785_108 = or i1 %tmp_1022, %icmp_ln785_45" [net_hls.cc:240]   --->   Operation 478 'or' 'or_ln785_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_218 = select i1 %or_ln785_108, i10 -1, i10 %trunc_ln746_44" [net_hls.cc:240]   --->   Operation 479 'select' 'select_ln340_218' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln340_45 = zext i10 %select_ln340_218 to i11" [net_hls.cc:240]   --->   Operation 480 'zext' 'zext_ln340_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_45, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 481 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%tmp_210 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 144, i32 146)" [net_hls.cc:241]   --->   Operation 482 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%trunc_ln746_45 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_210, i7 0)" [net_hls.cc:241]   --->   Operation 483 'bitconcatenate' 'trunc_ln746_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%tmp_1023 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 147)" [net_hls.cc:241]   --->   Operation 484 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_54 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 148, i32 154)" [net_hls.cc:241]   --->   Operation 485 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.86ns)   --->   "%icmp_ln785_46 = icmp ne i7 %tmp_54, 0" [net_hls.cc:241]   --->   Operation 486 'icmp' 'icmp_ln785_46' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_219)   --->   "%or_ln785_109 = or i1 %tmp_1023, %icmp_ln785_46" [net_hls.cc:241]   --->   Operation 487 'or' 'or_ln785_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 488 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_219 = select i1 %or_ln785_109, i10 -1, i10 %trunc_ln746_45" [net_hls.cc:241]   --->   Operation 488 'select' 'select_ln340_219' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln340_46 = zext i10 %select_ln340_219 to i11" [net_hls.cc:241]   --->   Operation 489 'zext' 'zext_ln340_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_46, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 490 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%tmp_211 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 144, i32 146)" [net_hls.cc:242]   --->   Operation 491 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%trunc_ln746_46 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_211, i7 0)" [net_hls.cc:242]   --->   Operation 492 'bitconcatenate' 'trunc_ln746_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%tmp_1024 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 147)" [net_hls.cc:242]   --->   Operation 493 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_55 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 148, i32 154)" [net_hls.cc:242]   --->   Operation 494 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.86ns)   --->   "%icmp_ln785_47 = icmp ne i7 %tmp_55, 0" [net_hls.cc:242]   --->   Operation 495 'icmp' 'icmp_ln785_47' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_220)   --->   "%or_ln785_110 = or i1 %tmp_1024, %icmp_ln785_47" [net_hls.cc:242]   --->   Operation 496 'or' 'or_ln785_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_220 = select i1 %or_ln785_110, i10 -1, i10 %trunc_ln746_46" [net_hls.cc:242]   --->   Operation 497 'select' 'select_ln340_220' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln340_47 = zext i10 %select_ln340_220 to i11" [net_hls.cc:242]   --->   Operation 498 'zext' 'zext_ln340_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_47, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 499 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%tmp_212 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 144, i32 146)" [net_hls.cc:243]   --->   Operation 500 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%trunc_ln746_47 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_212, i7 0)" [net_hls.cc:243]   --->   Operation 501 'bitconcatenate' 'trunc_ln746_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%tmp_1025 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 147)" [net_hls.cc:243]   --->   Operation 502 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_56 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 148, i32 154)" [net_hls.cc:243]   --->   Operation 503 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.86ns)   --->   "%icmp_ln785_48 = icmp ne i7 %tmp_56, 0" [net_hls.cc:243]   --->   Operation 504 'icmp' 'icmp_ln785_48' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_221)   --->   "%or_ln785_111 = or i1 %tmp_1025, %icmp_ln785_48" [net_hls.cc:243]   --->   Operation 505 'or' 'or_ln785_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_221 = select i1 %or_ln785_111, i10 -1, i10 %trunc_ln746_47" [net_hls.cc:243]   --->   Operation 506 'select' 'select_ln340_221' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln340_48 = zext i10 %select_ln340_221 to i11" [net_hls.cc:243]   --->   Operation 507 'zext' 'zext_ln340_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_48, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 508 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%tmp_213 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 144, i32 146)" [net_hls.cc:244]   --->   Operation 509 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%trunc_ln746_48 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_213, i7 0)" [net_hls.cc:244]   --->   Operation 510 'bitconcatenate' 'trunc_ln746_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%tmp_1026 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 147)" [net_hls.cc:244]   --->   Operation 511 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_57 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 148, i32 154)" [net_hls.cc:244]   --->   Operation 512 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.86ns)   --->   "%icmp_ln785_49 = icmp ne i7 %tmp_57, 0" [net_hls.cc:244]   --->   Operation 513 'icmp' 'icmp_ln785_49' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_222)   --->   "%or_ln785_112 = or i1 %tmp_1026, %icmp_ln785_49" [net_hls.cc:244]   --->   Operation 514 'or' 'or_ln785_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 515 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_222 = select i1 %or_ln785_112, i10 -1, i10 %trunc_ln746_48" [net_hls.cc:244]   --->   Operation 515 'select' 'select_ln340_222' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln340_49 = zext i10 %select_ln340_222 to i11" [net_hls.cc:244]   --->   Operation 516 'zext' 'zext_ln340_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_49, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 517 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%tmp_214 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 160, i32 162)" [net_hls.cc:240]   --->   Operation 518 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%trunc_ln746_49 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_214, i7 0)" [net_hls.cc:240]   --->   Operation 519 'bitconcatenate' 'trunc_ln746_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 163)" [net_hls.cc:240]   --->   Operation 520 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 164, i32 170)" [net_hls.cc:240]   --->   Operation 521 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.86ns)   --->   "%icmp_ln785_50 = icmp ne i7 %tmp_58, 0" [net_hls.cc:240]   --->   Operation 522 'icmp' 'icmp_ln785_50' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_223)   --->   "%or_ln785_113 = or i1 %tmp_1027, %icmp_ln785_50" [net_hls.cc:240]   --->   Operation 523 'or' 'or_ln785_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 524 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_223 = select i1 %or_ln785_113, i10 -1, i10 %trunc_ln746_49" [net_hls.cc:240]   --->   Operation 524 'select' 'select_ln340_223' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln340_50 = zext i10 %select_ln340_223 to i11" [net_hls.cc:240]   --->   Operation 525 'zext' 'zext_ln340_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_50, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 526 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 160, i32 162)" [net_hls.cc:241]   --->   Operation 527 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%trunc_ln746_50 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_215, i7 0)" [net_hls.cc:241]   --->   Operation 528 'bitconcatenate' 'trunc_ln746_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%tmp_1028 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 163)" [net_hls.cc:241]   --->   Operation 529 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_59 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 164, i32 170)" [net_hls.cc:241]   --->   Operation 530 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.86ns)   --->   "%icmp_ln785_51 = icmp ne i7 %tmp_59, 0" [net_hls.cc:241]   --->   Operation 531 'icmp' 'icmp_ln785_51' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_224)   --->   "%or_ln785_114 = or i1 %tmp_1028, %icmp_ln785_51" [net_hls.cc:241]   --->   Operation 532 'or' 'or_ln785_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_224 = select i1 %or_ln785_114, i10 -1, i10 %trunc_ln746_50" [net_hls.cc:241]   --->   Operation 533 'select' 'select_ln340_224' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln340_51 = zext i10 %select_ln340_224 to i11" [net_hls.cc:241]   --->   Operation 534 'zext' 'zext_ln340_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_51, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 535 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%tmp_216 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 160, i32 162)" [net_hls.cc:242]   --->   Operation 536 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%trunc_ln746_51 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_216, i7 0)" [net_hls.cc:242]   --->   Operation 537 'bitconcatenate' 'trunc_ln746_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%tmp_1029 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 163)" [net_hls.cc:242]   --->   Operation 538 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_60 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 164, i32 170)" [net_hls.cc:242]   --->   Operation 539 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.86ns)   --->   "%icmp_ln785_52 = icmp ne i7 %tmp_60, 0" [net_hls.cc:242]   --->   Operation 540 'icmp' 'icmp_ln785_52' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_225)   --->   "%or_ln785_115 = or i1 %tmp_1029, %icmp_ln785_52" [net_hls.cc:242]   --->   Operation 541 'or' 'or_ln785_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_225 = select i1 %or_ln785_115, i10 -1, i10 %trunc_ln746_51" [net_hls.cc:242]   --->   Operation 542 'select' 'select_ln340_225' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln340_52 = zext i10 %select_ln340_225 to i11" [net_hls.cc:242]   --->   Operation 543 'zext' 'zext_ln340_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_52, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 544 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%tmp_217 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 160, i32 162)" [net_hls.cc:243]   --->   Operation 545 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%trunc_ln746_52 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_217, i7 0)" [net_hls.cc:243]   --->   Operation 546 'bitconcatenate' 'trunc_ln746_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%tmp_1030 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 163)" [net_hls.cc:243]   --->   Operation 547 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_61 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 164, i32 170)" [net_hls.cc:243]   --->   Operation 548 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.86ns)   --->   "%icmp_ln785_53 = icmp ne i7 %tmp_61, 0" [net_hls.cc:243]   --->   Operation 549 'icmp' 'icmp_ln785_53' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_226)   --->   "%or_ln785_116 = or i1 %tmp_1030, %icmp_ln785_53" [net_hls.cc:243]   --->   Operation 550 'or' 'or_ln785_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_226 = select i1 %or_ln785_116, i10 -1, i10 %trunc_ln746_52" [net_hls.cc:243]   --->   Operation 551 'select' 'select_ln340_226' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln340_53 = zext i10 %select_ln340_226 to i11" [net_hls.cc:243]   --->   Operation 552 'zext' 'zext_ln340_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_53, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 553 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%tmp_218 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 160, i32 162)" [net_hls.cc:244]   --->   Operation 554 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%trunc_ln746_53 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_218, i7 0)" [net_hls.cc:244]   --->   Operation 555 'bitconcatenate' 'trunc_ln746_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%tmp_1031 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 163)" [net_hls.cc:244]   --->   Operation 556 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_62 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 164, i32 170)" [net_hls.cc:244]   --->   Operation 557 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.86ns)   --->   "%icmp_ln785_54 = icmp ne i7 %tmp_62, 0" [net_hls.cc:244]   --->   Operation 558 'icmp' 'icmp_ln785_54' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_227)   --->   "%or_ln785_117 = or i1 %tmp_1031, %icmp_ln785_54" [net_hls.cc:244]   --->   Operation 559 'or' 'or_ln785_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 560 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_227 = select i1 %or_ln785_117, i10 -1, i10 %trunc_ln746_53" [net_hls.cc:244]   --->   Operation 560 'select' 'select_ln340_227' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln340_54 = zext i10 %select_ln340_227 to i11" [net_hls.cc:244]   --->   Operation 561 'zext' 'zext_ln340_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_54, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 562 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%tmp_219 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 176, i32 178)" [net_hls.cc:240]   --->   Operation 563 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%trunc_ln746_54 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_219, i7 0)" [net_hls.cc:240]   --->   Operation 564 'bitconcatenate' 'trunc_ln746_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 179)" [net_hls.cc:240]   --->   Operation 565 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_63 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 180, i32 186)" [net_hls.cc:240]   --->   Operation 566 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 567 [1/1] (0.86ns)   --->   "%icmp_ln785_55 = icmp ne i7 %tmp_63, 0" [net_hls.cc:240]   --->   Operation 567 'icmp' 'icmp_ln785_55' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_228)   --->   "%or_ln785_118 = or i1 %tmp_1032, %icmp_ln785_55" [net_hls.cc:240]   --->   Operation 568 'or' 'or_ln785_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 569 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_228 = select i1 %or_ln785_118, i10 -1, i10 %trunc_ln746_54" [net_hls.cc:240]   --->   Operation 569 'select' 'select_ln340_228' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln340_55 = zext i10 %select_ln340_228 to i11" [net_hls.cc:240]   --->   Operation 570 'zext' 'zext_ln340_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_55, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 571 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%tmp_220 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 176, i32 178)" [net_hls.cc:241]   --->   Operation 572 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%trunc_ln746_55 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_220, i7 0)" [net_hls.cc:241]   --->   Operation 573 'bitconcatenate' 'trunc_ln746_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 179)" [net_hls.cc:241]   --->   Operation 574 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_64 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 180, i32 186)" [net_hls.cc:241]   --->   Operation 575 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.86ns)   --->   "%icmp_ln785_56 = icmp ne i7 %tmp_64, 0" [net_hls.cc:241]   --->   Operation 576 'icmp' 'icmp_ln785_56' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_229)   --->   "%or_ln785_119 = or i1 %tmp_1033, %icmp_ln785_56" [net_hls.cc:241]   --->   Operation 577 'or' 'or_ln785_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 578 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_229 = select i1 %or_ln785_119, i10 -1, i10 %trunc_ln746_55" [net_hls.cc:241]   --->   Operation 578 'select' 'select_ln340_229' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln340_56 = zext i10 %select_ln340_229 to i11" [net_hls.cc:241]   --->   Operation 579 'zext' 'zext_ln340_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_56, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 580 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%tmp_221 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 176, i32 178)" [net_hls.cc:242]   --->   Operation 581 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%trunc_ln746_56 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_221, i7 0)" [net_hls.cc:242]   --->   Operation 582 'bitconcatenate' 'trunc_ln746_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%tmp_1034 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 179)" [net_hls.cc:242]   --->   Operation 583 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 180, i32 186)" [net_hls.cc:242]   --->   Operation 584 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.86ns)   --->   "%icmp_ln785_57 = icmp ne i7 %tmp_65, 0" [net_hls.cc:242]   --->   Operation 585 'icmp' 'icmp_ln785_57' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_230)   --->   "%or_ln785_120 = or i1 %tmp_1034, %icmp_ln785_57" [net_hls.cc:242]   --->   Operation 586 'or' 'or_ln785_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 587 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_230 = select i1 %or_ln785_120, i10 -1, i10 %trunc_ln746_56" [net_hls.cc:242]   --->   Operation 587 'select' 'select_ln340_230' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln340_57 = zext i10 %select_ln340_230 to i11" [net_hls.cc:242]   --->   Operation 588 'zext' 'zext_ln340_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_57, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 589 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%tmp_222 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 176, i32 178)" [net_hls.cc:243]   --->   Operation 590 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%trunc_ln746_57 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_222, i7 0)" [net_hls.cc:243]   --->   Operation 591 'bitconcatenate' 'trunc_ln746_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 179)" [net_hls.cc:243]   --->   Operation 592 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 180, i32 186)" [net_hls.cc:243]   --->   Operation 593 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.86ns)   --->   "%icmp_ln785_58 = icmp ne i7 %tmp_66, 0" [net_hls.cc:243]   --->   Operation 594 'icmp' 'icmp_ln785_58' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_231)   --->   "%or_ln785_121 = or i1 %tmp_1035, %icmp_ln785_58" [net_hls.cc:243]   --->   Operation 595 'or' 'or_ln785_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 596 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_231 = select i1 %or_ln785_121, i10 -1, i10 %trunc_ln746_57" [net_hls.cc:243]   --->   Operation 596 'select' 'select_ln340_231' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln340_58 = zext i10 %select_ln340_231 to i11" [net_hls.cc:243]   --->   Operation 597 'zext' 'zext_ln340_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_58, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 598 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%tmp_223 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 176, i32 178)" [net_hls.cc:244]   --->   Operation 599 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%trunc_ln746_58 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_223, i7 0)" [net_hls.cc:244]   --->   Operation 600 'bitconcatenate' 'trunc_ln746_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%tmp_1036 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 179)" [net_hls.cc:244]   --->   Operation 601 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_67 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 180, i32 186)" [net_hls.cc:244]   --->   Operation 602 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.86ns)   --->   "%icmp_ln785_59 = icmp ne i7 %tmp_67, 0" [net_hls.cc:244]   --->   Operation 603 'icmp' 'icmp_ln785_59' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_232)   --->   "%or_ln785_122 = or i1 %tmp_1036, %icmp_ln785_59" [net_hls.cc:244]   --->   Operation 604 'or' 'or_ln785_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 605 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_232 = select i1 %or_ln785_122, i10 -1, i10 %trunc_ln746_58" [net_hls.cc:244]   --->   Operation 605 'select' 'select_ln340_232' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln340_59 = zext i10 %select_ln340_232 to i11" [net_hls.cc:244]   --->   Operation 606 'zext' 'zext_ln340_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_59, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 607 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%tmp_224 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 192, i32 194)" [net_hls.cc:240]   --->   Operation 608 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%trunc_ln746_59 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_224, i7 0)" [net_hls.cc:240]   --->   Operation 609 'bitconcatenate' 'trunc_ln746_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%tmp_1037 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 195)" [net_hls.cc:240]   --->   Operation 610 'bitselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 196, i32 202)" [net_hls.cc:240]   --->   Operation 611 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.86ns)   --->   "%icmp_ln785_60 = icmp ne i7 %tmp_68, 0" [net_hls.cc:240]   --->   Operation 612 'icmp' 'icmp_ln785_60' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_233)   --->   "%or_ln785_123 = or i1 %tmp_1037, %icmp_ln785_60" [net_hls.cc:240]   --->   Operation 613 'or' 'or_ln785_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_233 = select i1 %or_ln785_123, i10 -1, i10 %trunc_ln746_59" [net_hls.cc:240]   --->   Operation 614 'select' 'select_ln340_233' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln340_60 = zext i10 %select_ln340_233 to i11" [net_hls.cc:240]   --->   Operation 615 'zext' 'zext_ln340_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 616 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_60, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:240]   --->   Operation 616 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%tmp_225 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 192, i32 194)" [net_hls.cc:241]   --->   Operation 617 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%trunc_ln746_60 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_225, i7 0)" [net_hls.cc:241]   --->   Operation 618 'bitconcatenate' 'trunc_ln746_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%tmp_1038 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 195)" [net_hls.cc:241]   --->   Operation 619 'bitselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 196, i32 202)" [net_hls.cc:241]   --->   Operation 620 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 621 [1/1] (0.86ns)   --->   "%icmp_ln785_61 = icmp ne i7 %tmp_69, 0" [net_hls.cc:241]   --->   Operation 621 'icmp' 'icmp_ln785_61' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_234)   --->   "%or_ln785_124 = or i1 %tmp_1038, %icmp_ln785_61" [net_hls.cc:241]   --->   Operation 622 'or' 'or_ln785_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_234 = select i1 %or_ln785_124, i10 -1, i10 %trunc_ln746_60" [net_hls.cc:241]   --->   Operation 623 'select' 'select_ln340_234' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln340_61 = zext i10 %select_ln340_234 to i11" [net_hls.cc:241]   --->   Operation 624 'zext' 'zext_ln340_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 625 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_61, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:241]   --->   Operation 625 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%tmp_226 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 192, i32 194)" [net_hls.cc:242]   --->   Operation 626 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%trunc_ln746_61 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_226, i7 0)" [net_hls.cc:242]   --->   Operation 627 'bitconcatenate' 'trunc_ln746_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%tmp_1039 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 195)" [net_hls.cc:242]   --->   Operation 628 'bitselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_70 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 196, i32 202)" [net_hls.cc:242]   --->   Operation 629 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.86ns)   --->   "%icmp_ln785_62 = icmp ne i7 %tmp_70, 0" [net_hls.cc:242]   --->   Operation 630 'icmp' 'icmp_ln785_62' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_235)   --->   "%or_ln785_125 = or i1 %tmp_1039, %icmp_ln785_62" [net_hls.cc:242]   --->   Operation 631 'or' 'or_ln785_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 632 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_235 = select i1 %or_ln785_125, i10 -1, i10 %trunc_ln746_61" [net_hls.cc:242]   --->   Operation 632 'select' 'select_ln340_235' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln340_62 = zext i10 %select_ln340_235 to i11" [net_hls.cc:242]   --->   Operation 633 'zext' 'zext_ln340_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_62, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:242]   --->   Operation 634 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%tmp_227 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 192, i32 194)" [net_hls.cc:243]   --->   Operation 635 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%trunc_ln746_62 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_227, i7 0)" [net_hls.cc:243]   --->   Operation 636 'bitconcatenate' 'trunc_ln746_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%tmp_1040 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 195)" [net_hls.cc:243]   --->   Operation 637 'bitselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 196, i32 202)" [net_hls.cc:243]   --->   Operation 638 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 639 [1/1] (0.86ns)   --->   "%icmp_ln785_63 = icmp ne i7 %tmp_71, 0" [net_hls.cc:243]   --->   Operation 639 'icmp' 'icmp_ln785_63' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_236)   --->   "%or_ln785_126 = or i1 %tmp_1040, %icmp_ln785_63" [net_hls.cc:243]   --->   Operation 640 'or' 'or_ln785_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 641 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_236 = select i1 %or_ln785_126, i10 -1, i10 %trunc_ln746_62" [net_hls.cc:243]   --->   Operation 641 'select' 'select_ln340_236' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln340_63 = zext i10 %select_ln340_236 to i11" [net_hls.cc:243]   --->   Operation 642 'zext' 'zext_ln340_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_63, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:243]   --->   Operation 643 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%tmp_228 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 192, i32 194)" [net_hls.cc:244]   --->   Operation 644 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%trunc_ln746_63 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_228, i7 0)" [net_hls.cc:244]   --->   Operation 645 'bitconcatenate' 'trunc_ln746_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%tmp_1041 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 195)" [net_hls.cc:244]   --->   Operation 646 'bitselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_72 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 196, i32 202)" [net_hls.cc:244]   --->   Operation 647 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (0.86ns)   --->   "%icmp_ln785_64 = icmp ne i7 %tmp_72, 0" [net_hls.cc:244]   --->   Operation 648 'icmp' 'icmp_ln785_64' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_237)   --->   "%or_ln785_127 = or i1 %tmp_1041, %icmp_ln785_64" [net_hls.cc:244]   --->   Operation 649 'or' 'or_ln785_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 650 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_237 = select i1 %or_ln785_127, i10 -1, i10 %trunc_ln746_63" [net_hls.cc:244]   --->   Operation 650 'select' 'select_ln340_237' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln340_64 = zext i10 %select_ln340_237 to i11" [net_hls.cc:244]   --->   Operation 651 'zext' 'zext_ln340_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_64, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:244]   --->   Operation 652 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%tmp_229 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 208, i32 210)" [net_hls.cc:240]   --->   Operation 653 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%trunc_ln746_64 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_229, i7 0)" [net_hls.cc:240]   --->   Operation 654 'bitconcatenate' 'trunc_ln746_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%tmp_1042 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 211)" [net_hls.cc:240]   --->   Operation 655 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_73 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 212, i32 218)" [net_hls.cc:240]   --->   Operation 656 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 657 [1/1] (0.86ns)   --->   "%icmp_ln785_65 = icmp ne i7 %tmp_73, 0" [net_hls.cc:240]   --->   Operation 657 'icmp' 'icmp_ln785_65' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_238)   --->   "%or_ln785_128 = or i1 %tmp_1042, %icmp_ln785_65" [net_hls.cc:240]   --->   Operation 658 'or' 'or_ln785_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 659 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_238 = select i1 %or_ln785_128, i10 -1, i10 %trunc_ln746_64" [net_hls.cc:240]   --->   Operation 659 'select' 'select_ln340_238' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln340_65 = zext i10 %select_ln340_238 to i11" [net_hls.cc:240]   --->   Operation 660 'zext' 'zext_ln340_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 661 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_65, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 661 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%tmp_230 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 208, i32 210)" [net_hls.cc:241]   --->   Operation 662 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%trunc_ln746_65 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_230, i7 0)" [net_hls.cc:241]   --->   Operation 663 'bitconcatenate' 'trunc_ln746_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%tmp_1043 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 211)" [net_hls.cc:241]   --->   Operation 664 'bitselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_74 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 212, i32 218)" [net_hls.cc:241]   --->   Operation 665 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.86ns)   --->   "%icmp_ln785_66 = icmp ne i7 %tmp_74, 0" [net_hls.cc:241]   --->   Operation 666 'icmp' 'icmp_ln785_66' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_239)   --->   "%or_ln785_129 = or i1 %tmp_1043, %icmp_ln785_66" [net_hls.cc:241]   --->   Operation 667 'or' 'or_ln785_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 668 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_239 = select i1 %or_ln785_129, i10 -1, i10 %trunc_ln746_65" [net_hls.cc:241]   --->   Operation 668 'select' 'select_ln340_239' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln340_66 = zext i10 %select_ln340_239 to i11" [net_hls.cc:241]   --->   Operation 669 'zext' 'zext_ln340_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_66, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 670 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%tmp_231 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 208, i32 210)" [net_hls.cc:242]   --->   Operation 671 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%trunc_ln746_66 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_231, i7 0)" [net_hls.cc:242]   --->   Operation 672 'bitconcatenate' 'trunc_ln746_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%tmp_1044 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 211)" [net_hls.cc:242]   --->   Operation 673 'bitselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_75 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 212, i32 218)" [net_hls.cc:242]   --->   Operation 674 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.86ns)   --->   "%icmp_ln785_67 = icmp ne i7 %tmp_75, 0" [net_hls.cc:242]   --->   Operation 675 'icmp' 'icmp_ln785_67' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_240)   --->   "%or_ln785_130 = or i1 %tmp_1044, %icmp_ln785_67" [net_hls.cc:242]   --->   Operation 676 'or' 'or_ln785_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_240 = select i1 %or_ln785_130, i10 -1, i10 %trunc_ln746_66" [net_hls.cc:242]   --->   Operation 677 'select' 'select_ln340_240' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln340_67 = zext i10 %select_ln340_240 to i11" [net_hls.cc:242]   --->   Operation 678 'zext' 'zext_ln340_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_67, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 679 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%tmp_232 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 208, i32 210)" [net_hls.cc:243]   --->   Operation 680 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%trunc_ln746_67 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_232, i7 0)" [net_hls.cc:243]   --->   Operation 681 'bitconcatenate' 'trunc_ln746_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%tmp_1045 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 211)" [net_hls.cc:243]   --->   Operation 682 'bitselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_76 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 212, i32 218)" [net_hls.cc:243]   --->   Operation 683 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (0.86ns)   --->   "%icmp_ln785_68 = icmp ne i7 %tmp_76, 0" [net_hls.cc:243]   --->   Operation 684 'icmp' 'icmp_ln785_68' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_241)   --->   "%or_ln785_131 = or i1 %tmp_1045, %icmp_ln785_68" [net_hls.cc:243]   --->   Operation 685 'or' 'or_ln785_131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_241 = select i1 %or_ln785_131, i10 -1, i10 %trunc_ln746_67" [net_hls.cc:243]   --->   Operation 686 'select' 'select_ln340_241' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln340_68 = zext i10 %select_ln340_241 to i11" [net_hls.cc:243]   --->   Operation 687 'zext' 'zext_ln340_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 688 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_68, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 688 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%tmp_233 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 208, i32 210)" [net_hls.cc:244]   --->   Operation 689 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%trunc_ln746_68 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_233, i7 0)" [net_hls.cc:244]   --->   Operation 690 'bitconcatenate' 'trunc_ln746_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%tmp_1046 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 211)" [net_hls.cc:244]   --->   Operation 691 'bitselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_77 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 212, i32 218)" [net_hls.cc:244]   --->   Operation 692 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.86ns)   --->   "%icmp_ln785_69 = icmp ne i7 %tmp_77, 0" [net_hls.cc:244]   --->   Operation 693 'icmp' 'icmp_ln785_69' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_242)   --->   "%or_ln785_132 = or i1 %tmp_1046, %icmp_ln785_69" [net_hls.cc:244]   --->   Operation 694 'or' 'or_ln785_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 695 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_242 = select i1 %or_ln785_132, i10 -1, i10 %trunc_ln746_68" [net_hls.cc:244]   --->   Operation 695 'select' 'select_ln340_242' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln340_69 = zext i10 %select_ln340_242 to i11" [net_hls.cc:244]   --->   Operation 696 'zext' 'zext_ln340_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_69, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 697 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%tmp_234 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 224, i32 226)" [net_hls.cc:240]   --->   Operation 698 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%trunc_ln746_69 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_234, i7 0)" [net_hls.cc:240]   --->   Operation 699 'bitconcatenate' 'trunc_ln746_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%tmp_1047 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 227)" [net_hls.cc:240]   --->   Operation 700 'bitselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_78 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 228, i32 234)" [net_hls.cc:240]   --->   Operation 701 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (0.86ns)   --->   "%icmp_ln785_70 = icmp ne i7 %tmp_78, 0" [net_hls.cc:240]   --->   Operation 702 'icmp' 'icmp_ln785_70' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_243)   --->   "%or_ln785_133 = or i1 %tmp_1047, %icmp_ln785_70" [net_hls.cc:240]   --->   Operation 703 'or' 'or_ln785_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_243 = select i1 %or_ln785_133, i10 -1, i10 %trunc_ln746_69" [net_hls.cc:240]   --->   Operation 704 'select' 'select_ln340_243' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln340_70 = zext i10 %select_ln340_243 to i11" [net_hls.cc:240]   --->   Operation 705 'zext' 'zext_ln340_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_70, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 706 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%tmp_235 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 224, i32 226)" [net_hls.cc:241]   --->   Operation 707 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%trunc_ln746_70 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_235, i7 0)" [net_hls.cc:241]   --->   Operation 708 'bitconcatenate' 'trunc_ln746_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%tmp_1048 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 227)" [net_hls.cc:241]   --->   Operation 709 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_79 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 228, i32 234)" [net_hls.cc:241]   --->   Operation 710 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 711 [1/1] (0.86ns)   --->   "%icmp_ln785_71 = icmp ne i7 %tmp_79, 0" [net_hls.cc:241]   --->   Operation 711 'icmp' 'icmp_ln785_71' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_244)   --->   "%or_ln785_134 = or i1 %tmp_1048, %icmp_ln785_71" [net_hls.cc:241]   --->   Operation 712 'or' 'or_ln785_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_244 = select i1 %or_ln785_134, i10 -1, i10 %trunc_ln746_70" [net_hls.cc:241]   --->   Operation 713 'select' 'select_ln340_244' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln340_71 = zext i10 %select_ln340_244 to i11" [net_hls.cc:241]   --->   Operation 714 'zext' 'zext_ln340_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 715 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_71, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 715 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%tmp_236 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 224, i32 226)" [net_hls.cc:242]   --->   Operation 716 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%trunc_ln746_71 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_236, i7 0)" [net_hls.cc:242]   --->   Operation 717 'bitconcatenate' 'trunc_ln746_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%tmp_1049 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 227)" [net_hls.cc:242]   --->   Operation 718 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_80 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 228, i32 234)" [net_hls.cc:242]   --->   Operation 719 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (0.86ns)   --->   "%icmp_ln785_72 = icmp ne i7 %tmp_80, 0" [net_hls.cc:242]   --->   Operation 720 'icmp' 'icmp_ln785_72' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_245)   --->   "%or_ln785_135 = or i1 %tmp_1049, %icmp_ln785_72" [net_hls.cc:242]   --->   Operation 721 'or' 'or_ln785_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_245 = select i1 %or_ln785_135, i10 -1, i10 %trunc_ln746_71" [net_hls.cc:242]   --->   Operation 722 'select' 'select_ln340_245' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln340_72 = zext i10 %select_ln340_245 to i11" [net_hls.cc:242]   --->   Operation 723 'zext' 'zext_ln340_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_72, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 724 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%tmp_237 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 224, i32 226)" [net_hls.cc:243]   --->   Operation 725 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%trunc_ln746_72 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_237, i7 0)" [net_hls.cc:243]   --->   Operation 726 'bitconcatenate' 'trunc_ln746_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%tmp_1050 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 227)" [net_hls.cc:243]   --->   Operation 727 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_81 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 228, i32 234)" [net_hls.cc:243]   --->   Operation 728 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 729 [1/1] (0.86ns)   --->   "%icmp_ln785_73 = icmp ne i7 %tmp_81, 0" [net_hls.cc:243]   --->   Operation 729 'icmp' 'icmp_ln785_73' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_246)   --->   "%or_ln785_136 = or i1 %tmp_1050, %icmp_ln785_73" [net_hls.cc:243]   --->   Operation 730 'or' 'or_ln785_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 731 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_246 = select i1 %or_ln785_136, i10 -1, i10 %trunc_ln746_72" [net_hls.cc:243]   --->   Operation 731 'select' 'select_ln340_246' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln340_73 = zext i10 %select_ln340_246 to i11" [net_hls.cc:243]   --->   Operation 732 'zext' 'zext_ln340_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 733 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_73, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 733 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%tmp_238 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 224, i32 226)" [net_hls.cc:244]   --->   Operation 734 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%trunc_ln746_73 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_238, i7 0)" [net_hls.cc:244]   --->   Operation 735 'bitconcatenate' 'trunc_ln746_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 227)" [net_hls.cc:244]   --->   Operation 736 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_82 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 228, i32 234)" [net_hls.cc:244]   --->   Operation 737 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 738 [1/1] (0.86ns)   --->   "%icmp_ln785_74 = icmp ne i7 %tmp_82, 0" [net_hls.cc:244]   --->   Operation 738 'icmp' 'icmp_ln785_74' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_247)   --->   "%or_ln785_137 = or i1 %tmp_1051, %icmp_ln785_74" [net_hls.cc:244]   --->   Operation 739 'or' 'or_ln785_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 740 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_247 = select i1 %or_ln785_137, i10 -1, i10 %trunc_ln746_73" [net_hls.cc:244]   --->   Operation 740 'select' 'select_ln340_247' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln340_74 = zext i10 %select_ln340_247 to i11" [net_hls.cc:244]   --->   Operation 741 'zext' 'zext_ln340_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 742 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_74, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 742 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%tmp_239 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 240, i32 242)" [net_hls.cc:240]   --->   Operation 743 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%trunc_ln746_74 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_239, i7 0)" [net_hls.cc:240]   --->   Operation 744 'bitconcatenate' 'trunc_ln746_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%tmp_1052 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 243)" [net_hls.cc:240]   --->   Operation 745 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_83 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 244, i32 250)" [net_hls.cc:240]   --->   Operation 746 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.86ns)   --->   "%icmp_ln785_75 = icmp ne i7 %tmp_83, 0" [net_hls.cc:240]   --->   Operation 747 'icmp' 'icmp_ln785_75' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_248)   --->   "%or_ln785_138 = or i1 %tmp_1052, %icmp_ln785_75" [net_hls.cc:240]   --->   Operation 748 'or' 'or_ln785_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 749 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_248 = select i1 %or_ln785_138, i10 -1, i10 %trunc_ln746_74" [net_hls.cc:240]   --->   Operation 749 'select' 'select_ln340_248' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln340_75 = zext i10 %select_ln340_248 to i11" [net_hls.cc:240]   --->   Operation 750 'zext' 'zext_ln340_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_75, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 751 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%tmp_240 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 240, i32 242)" [net_hls.cc:241]   --->   Operation 752 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%trunc_ln746_75 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_240, i7 0)" [net_hls.cc:241]   --->   Operation 753 'bitconcatenate' 'trunc_ln746_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 243)" [net_hls.cc:241]   --->   Operation 754 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_84 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 244, i32 250)" [net_hls.cc:241]   --->   Operation 755 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.86ns)   --->   "%icmp_ln785_76 = icmp ne i7 %tmp_84, 0" [net_hls.cc:241]   --->   Operation 756 'icmp' 'icmp_ln785_76' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_249)   --->   "%or_ln785_139 = or i1 %tmp_1053, %icmp_ln785_76" [net_hls.cc:241]   --->   Operation 757 'or' 'or_ln785_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 758 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_249 = select i1 %or_ln785_139, i10 -1, i10 %trunc_ln746_75" [net_hls.cc:241]   --->   Operation 758 'select' 'select_ln340_249' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln340_76 = zext i10 %select_ln340_249 to i11" [net_hls.cc:241]   --->   Operation 759 'zext' 'zext_ln340_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 760 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_76, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 760 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%tmp_241 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 240, i32 242)" [net_hls.cc:242]   --->   Operation 761 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%trunc_ln746_76 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_241, i7 0)" [net_hls.cc:242]   --->   Operation 762 'bitconcatenate' 'trunc_ln746_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%tmp_1054 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 243)" [net_hls.cc:242]   --->   Operation 763 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_85 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 244, i32 250)" [net_hls.cc:242]   --->   Operation 764 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 765 [1/1] (0.86ns)   --->   "%icmp_ln785_77 = icmp ne i7 %tmp_85, 0" [net_hls.cc:242]   --->   Operation 765 'icmp' 'icmp_ln785_77' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_250)   --->   "%or_ln785_140 = or i1 %tmp_1054, %icmp_ln785_77" [net_hls.cc:242]   --->   Operation 766 'or' 'or_ln785_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 767 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_250 = select i1 %or_ln785_140, i10 -1, i10 %trunc_ln746_76" [net_hls.cc:242]   --->   Operation 767 'select' 'select_ln340_250' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln340_77 = zext i10 %select_ln340_250 to i11" [net_hls.cc:242]   --->   Operation 768 'zext' 'zext_ln340_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 769 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_77, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 769 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%tmp_242 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 240, i32 242)" [net_hls.cc:243]   --->   Operation 770 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%trunc_ln746_77 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_242, i7 0)" [net_hls.cc:243]   --->   Operation 771 'bitconcatenate' 'trunc_ln746_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 243)" [net_hls.cc:243]   --->   Operation 772 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_86 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 244, i32 250)" [net_hls.cc:243]   --->   Operation 773 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 774 [1/1] (0.86ns)   --->   "%icmp_ln785_78 = icmp ne i7 %tmp_86, 0" [net_hls.cc:243]   --->   Operation 774 'icmp' 'icmp_ln785_78' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_251)   --->   "%or_ln785_141 = or i1 %tmp_1055, %icmp_ln785_78" [net_hls.cc:243]   --->   Operation 775 'or' 'or_ln785_141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 776 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_251 = select i1 %or_ln785_141, i10 -1, i10 %trunc_ln746_77" [net_hls.cc:243]   --->   Operation 776 'select' 'select_ln340_251' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln340_78 = zext i10 %select_ln340_251 to i11" [net_hls.cc:243]   --->   Operation 777 'zext' 'zext_ln340_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_78, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 778 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%tmp_243 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 240, i32 242)" [net_hls.cc:244]   --->   Operation 779 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%trunc_ln746_78 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_243, i7 0)" [net_hls.cc:244]   --->   Operation 780 'bitconcatenate' 'trunc_ln746_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%tmp_1056 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 243)" [net_hls.cc:244]   --->   Operation 781 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_87 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 244, i32 250)" [net_hls.cc:244]   --->   Operation 782 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (0.86ns)   --->   "%icmp_ln785_79 = icmp ne i7 %tmp_87, 0" [net_hls.cc:244]   --->   Operation 783 'icmp' 'icmp_ln785_79' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_252)   --->   "%or_ln785_142 = or i1 %tmp_1056, %icmp_ln785_79" [net_hls.cc:244]   --->   Operation 784 'or' 'or_ln785_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 785 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_252 = select i1 %or_ln785_142, i10 -1, i10 %trunc_ln746_78" [net_hls.cc:244]   --->   Operation 785 'select' 'select_ln340_252' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln340_79 = zext i10 %select_ln340_252 to i11" [net_hls.cc:244]   --->   Operation 786 'zext' 'zext_ln340_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 787 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_79, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 787 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%tmp_244 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 256, i32 258)" [net_hls.cc:240]   --->   Operation 788 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%trunc_ln746_79 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_244, i7 0)" [net_hls.cc:240]   --->   Operation 789 'bitconcatenate' 'trunc_ln746_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%tmp_1057 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 259)" [net_hls.cc:240]   --->   Operation 790 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_88 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 260, i32 266)" [net_hls.cc:240]   --->   Operation 791 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 792 [1/1] (0.86ns)   --->   "%icmp_ln785_80 = icmp ne i7 %tmp_88, 0" [net_hls.cc:240]   --->   Operation 792 'icmp' 'icmp_ln785_80' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_253)   --->   "%or_ln785_143 = or i1 %tmp_1057, %icmp_ln785_80" [net_hls.cc:240]   --->   Operation 793 'or' 'or_ln785_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 794 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_253 = select i1 %or_ln785_143, i10 -1, i10 %trunc_ln746_79" [net_hls.cc:240]   --->   Operation 794 'select' 'select_ln340_253' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln340_80 = zext i10 %select_ln340_253 to i11" [net_hls.cc:240]   --->   Operation 795 'zext' 'zext_ln340_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_80, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:240]   --->   Operation 796 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%tmp_245 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 256, i32 258)" [net_hls.cc:241]   --->   Operation 797 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%trunc_ln746_80 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_245, i7 0)" [net_hls.cc:241]   --->   Operation 798 'bitconcatenate' 'trunc_ln746_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%tmp_1058 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 259)" [net_hls.cc:241]   --->   Operation 799 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_89 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 260, i32 266)" [net_hls.cc:241]   --->   Operation 800 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 801 [1/1] (0.86ns)   --->   "%icmp_ln785_81 = icmp ne i7 %tmp_89, 0" [net_hls.cc:241]   --->   Operation 801 'icmp' 'icmp_ln785_81' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_254)   --->   "%or_ln785_144 = or i1 %tmp_1058, %icmp_ln785_81" [net_hls.cc:241]   --->   Operation 802 'or' 'or_ln785_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 803 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_254 = select i1 %or_ln785_144, i10 -1, i10 %trunc_ln746_80" [net_hls.cc:241]   --->   Operation 803 'select' 'select_ln340_254' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln340_81 = zext i10 %select_ln340_254 to i11" [net_hls.cc:241]   --->   Operation 804 'zext' 'zext_ln340_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_81, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:241]   --->   Operation 805 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%tmp_246 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 256, i32 258)" [net_hls.cc:242]   --->   Operation 806 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%trunc_ln746_81 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_246, i7 0)" [net_hls.cc:242]   --->   Operation 807 'bitconcatenate' 'trunc_ln746_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%tmp_1059 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 259)" [net_hls.cc:242]   --->   Operation 808 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 260, i32 266)" [net_hls.cc:242]   --->   Operation 809 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 810 [1/1] (0.86ns)   --->   "%icmp_ln785_82 = icmp ne i7 %tmp_90, 0" [net_hls.cc:242]   --->   Operation 810 'icmp' 'icmp_ln785_82' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_255)   --->   "%or_ln785_145 = or i1 %tmp_1059, %icmp_ln785_82" [net_hls.cc:242]   --->   Operation 811 'or' 'or_ln785_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 812 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_255 = select i1 %or_ln785_145, i10 -1, i10 %trunc_ln746_81" [net_hls.cc:242]   --->   Operation 812 'select' 'select_ln340_255' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln340_82 = zext i10 %select_ln340_255 to i11" [net_hls.cc:242]   --->   Operation 813 'zext' 'zext_ln340_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 814 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_82, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:242]   --->   Operation 814 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%tmp_247 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 256, i32 258)" [net_hls.cc:243]   --->   Operation 815 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%trunc_ln746_82 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_247, i7 0)" [net_hls.cc:243]   --->   Operation 816 'bitconcatenate' 'trunc_ln746_82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%tmp_1060 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 259)" [net_hls.cc:243]   --->   Operation 817 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_91 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 260, i32 266)" [net_hls.cc:243]   --->   Operation 818 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.86ns)   --->   "%icmp_ln785_83 = icmp ne i7 %tmp_91, 0" [net_hls.cc:243]   --->   Operation 819 'icmp' 'icmp_ln785_83' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_256)   --->   "%or_ln785_146 = or i1 %tmp_1060, %icmp_ln785_83" [net_hls.cc:243]   --->   Operation 820 'or' 'or_ln785_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 821 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_256 = select i1 %or_ln785_146, i10 -1, i10 %trunc_ln746_82" [net_hls.cc:243]   --->   Operation 821 'select' 'select_ln340_256' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln340_83 = zext i10 %select_ln340_256 to i11" [net_hls.cc:243]   --->   Operation 822 'zext' 'zext_ln340_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_83, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:243]   --->   Operation 823 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%tmp_248 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 256, i32 258)" [net_hls.cc:244]   --->   Operation 824 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%trunc_ln746_83 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_248, i7 0)" [net_hls.cc:244]   --->   Operation 825 'bitconcatenate' 'trunc_ln746_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 259)" [net_hls.cc:244]   --->   Operation 826 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_92 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 260, i32 266)" [net_hls.cc:244]   --->   Operation 827 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 828 [1/1] (0.86ns)   --->   "%icmp_ln785_84 = icmp ne i7 %tmp_92, 0" [net_hls.cc:244]   --->   Operation 828 'icmp' 'icmp_ln785_84' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_257)   --->   "%or_ln785_147 = or i1 %tmp_1061, %icmp_ln785_84" [net_hls.cc:244]   --->   Operation 829 'or' 'or_ln785_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 830 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_257 = select i1 %or_ln785_147, i10 -1, i10 %trunc_ln746_83" [net_hls.cc:244]   --->   Operation 830 'select' 'select_ln340_257' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln340_84 = zext i10 %select_ln340_257 to i11" [net_hls.cc:244]   --->   Operation 831 'zext' 'zext_ln340_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 832 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_84, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:244]   --->   Operation 832 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%tmp_249 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 272, i32 274)" [net_hls.cc:240]   --->   Operation 833 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%trunc_ln746_84 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_249, i7 0)" [net_hls.cc:240]   --->   Operation 834 'bitconcatenate' 'trunc_ln746_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%tmp_1062 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 275)" [net_hls.cc:240]   --->   Operation 835 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_93 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 276, i32 282)" [net_hls.cc:240]   --->   Operation 836 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 837 [1/1] (0.86ns)   --->   "%icmp_ln785_85 = icmp ne i7 %tmp_93, 0" [net_hls.cc:240]   --->   Operation 837 'icmp' 'icmp_ln785_85' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_258)   --->   "%or_ln785_148 = or i1 %tmp_1062, %icmp_ln785_85" [net_hls.cc:240]   --->   Operation 838 'or' 'or_ln785_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 839 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_258 = select i1 %or_ln785_148, i10 -1, i10 %trunc_ln746_84" [net_hls.cc:240]   --->   Operation 839 'select' 'select_ln340_258' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln340_85 = zext i10 %select_ln340_258 to i11" [net_hls.cc:240]   --->   Operation 840 'zext' 'zext_ln340_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 841 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_85, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 841 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%tmp_250 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 272, i32 274)" [net_hls.cc:241]   --->   Operation 842 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%trunc_ln746_85 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_250, i7 0)" [net_hls.cc:241]   --->   Operation 843 'bitconcatenate' 'trunc_ln746_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%tmp_1063 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 275)" [net_hls.cc:241]   --->   Operation 844 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_94 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 276, i32 282)" [net_hls.cc:241]   --->   Operation 845 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 846 [1/1] (0.86ns)   --->   "%icmp_ln785_86 = icmp ne i7 %tmp_94, 0" [net_hls.cc:241]   --->   Operation 846 'icmp' 'icmp_ln785_86' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_259)   --->   "%or_ln785_149 = or i1 %tmp_1063, %icmp_ln785_86" [net_hls.cc:241]   --->   Operation 847 'or' 'or_ln785_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 848 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_259 = select i1 %or_ln785_149, i10 -1, i10 %trunc_ln746_85" [net_hls.cc:241]   --->   Operation 848 'select' 'select_ln340_259' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln340_86 = zext i10 %select_ln340_259 to i11" [net_hls.cc:241]   --->   Operation 849 'zext' 'zext_ln340_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_86, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 850 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%tmp_251 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 272, i32 274)" [net_hls.cc:242]   --->   Operation 851 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%trunc_ln746_86 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_251, i7 0)" [net_hls.cc:242]   --->   Operation 852 'bitconcatenate' 'trunc_ln746_86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%tmp_1064 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 275)" [net_hls.cc:242]   --->   Operation 853 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_95 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 276, i32 282)" [net_hls.cc:242]   --->   Operation 854 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (0.86ns)   --->   "%icmp_ln785_87 = icmp ne i7 %tmp_95, 0" [net_hls.cc:242]   --->   Operation 855 'icmp' 'icmp_ln785_87' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_260)   --->   "%or_ln785_150 = or i1 %tmp_1064, %icmp_ln785_87" [net_hls.cc:242]   --->   Operation 856 'or' 'or_ln785_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 857 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_260 = select i1 %or_ln785_150, i10 -1, i10 %trunc_ln746_86" [net_hls.cc:242]   --->   Operation 857 'select' 'select_ln340_260' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln340_87 = zext i10 %select_ln340_260 to i11" [net_hls.cc:242]   --->   Operation 858 'zext' 'zext_ln340_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 859 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_87, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 859 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%tmp_252 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 272, i32 274)" [net_hls.cc:243]   --->   Operation 860 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%trunc_ln746_87 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_252, i7 0)" [net_hls.cc:243]   --->   Operation 861 'bitconcatenate' 'trunc_ln746_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%tmp_1065 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 275)" [net_hls.cc:243]   --->   Operation 862 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 276, i32 282)" [net_hls.cc:243]   --->   Operation 863 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 864 [1/1] (0.86ns)   --->   "%icmp_ln785_88 = icmp ne i7 %tmp_96, 0" [net_hls.cc:243]   --->   Operation 864 'icmp' 'icmp_ln785_88' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_261)   --->   "%or_ln785_151 = or i1 %tmp_1065, %icmp_ln785_88" [net_hls.cc:243]   --->   Operation 865 'or' 'or_ln785_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 866 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_261 = select i1 %or_ln785_151, i10 -1, i10 %trunc_ln746_87" [net_hls.cc:243]   --->   Operation 866 'select' 'select_ln340_261' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln340_88 = zext i10 %select_ln340_261 to i11" [net_hls.cc:243]   --->   Operation 867 'zext' 'zext_ln340_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_88, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 868 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%tmp_253 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 272, i32 274)" [net_hls.cc:244]   --->   Operation 869 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%trunc_ln746_88 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_253, i7 0)" [net_hls.cc:244]   --->   Operation 870 'bitconcatenate' 'trunc_ln746_88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%tmp_1066 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 275)" [net_hls.cc:244]   --->   Operation 871 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_97 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 276, i32 282)" [net_hls.cc:244]   --->   Operation 872 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 873 [1/1] (0.86ns)   --->   "%icmp_ln785_89 = icmp ne i7 %tmp_97, 0" [net_hls.cc:244]   --->   Operation 873 'icmp' 'icmp_ln785_89' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_262)   --->   "%or_ln785_152 = or i1 %tmp_1066, %icmp_ln785_89" [net_hls.cc:244]   --->   Operation 874 'or' 'or_ln785_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 875 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_262 = select i1 %or_ln785_152, i10 -1, i10 %trunc_ln746_88" [net_hls.cc:244]   --->   Operation 875 'select' 'select_ln340_262' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln340_89 = zext i10 %select_ln340_262 to i11" [net_hls.cc:244]   --->   Operation 876 'zext' 'zext_ln340_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 877 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_89, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 877 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%tmp_254 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 288, i32 290)" [net_hls.cc:240]   --->   Operation 878 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%trunc_ln746_89 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_254, i7 0)" [net_hls.cc:240]   --->   Operation 879 'bitconcatenate' 'trunc_ln746_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%tmp_1067 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 291)" [net_hls.cc:240]   --->   Operation 880 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_98 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 292, i32 298)" [net_hls.cc:240]   --->   Operation 881 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.86ns)   --->   "%icmp_ln785_90 = icmp ne i7 %tmp_98, 0" [net_hls.cc:240]   --->   Operation 882 'icmp' 'icmp_ln785_90' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_263)   --->   "%or_ln785_153 = or i1 %tmp_1067, %icmp_ln785_90" [net_hls.cc:240]   --->   Operation 883 'or' 'or_ln785_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 884 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_263 = select i1 %or_ln785_153, i10 -1, i10 %trunc_ln746_89" [net_hls.cc:240]   --->   Operation 884 'select' 'select_ln340_263' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln340_90 = zext i10 %select_ln340_263 to i11" [net_hls.cc:240]   --->   Operation 885 'zext' 'zext_ln340_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_90, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 886 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%tmp_255 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 288, i32 290)" [net_hls.cc:241]   --->   Operation 887 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%trunc_ln746_90 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_255, i7 0)" [net_hls.cc:241]   --->   Operation 888 'bitconcatenate' 'trunc_ln746_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%tmp_1068 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 291)" [net_hls.cc:241]   --->   Operation 889 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_99 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 292, i32 298)" [net_hls.cc:241]   --->   Operation 890 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (0.86ns)   --->   "%icmp_ln785_91 = icmp ne i7 %tmp_99, 0" [net_hls.cc:241]   --->   Operation 891 'icmp' 'icmp_ln785_91' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_264)   --->   "%or_ln785_154 = or i1 %tmp_1068, %icmp_ln785_91" [net_hls.cc:241]   --->   Operation 892 'or' 'or_ln785_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 893 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_264 = select i1 %or_ln785_154, i10 -1, i10 %trunc_ln746_90" [net_hls.cc:241]   --->   Operation 893 'select' 'select_ln340_264' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln340_91 = zext i10 %select_ln340_264 to i11" [net_hls.cc:241]   --->   Operation 894 'zext' 'zext_ln340_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_91, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 895 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%tmp_256 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 288, i32 290)" [net_hls.cc:242]   --->   Operation 896 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%trunc_ln746_91 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_256, i7 0)" [net_hls.cc:242]   --->   Operation 897 'bitconcatenate' 'trunc_ln746_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%tmp_1069 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 291)" [net_hls.cc:242]   --->   Operation 898 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_100 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 292, i32 298)" [net_hls.cc:242]   --->   Operation 899 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.86ns)   --->   "%icmp_ln785_92 = icmp ne i7 %tmp_100, 0" [net_hls.cc:242]   --->   Operation 900 'icmp' 'icmp_ln785_92' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_265)   --->   "%or_ln785_155 = or i1 %tmp_1069, %icmp_ln785_92" [net_hls.cc:242]   --->   Operation 901 'or' 'or_ln785_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 902 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_265 = select i1 %or_ln785_155, i10 -1, i10 %trunc_ln746_91" [net_hls.cc:242]   --->   Operation 902 'select' 'select_ln340_265' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln340_92 = zext i10 %select_ln340_265 to i11" [net_hls.cc:242]   --->   Operation 903 'zext' 'zext_ln340_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_92, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 904 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%tmp_257 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 288, i32 290)" [net_hls.cc:243]   --->   Operation 905 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%trunc_ln746_92 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_257, i7 0)" [net_hls.cc:243]   --->   Operation 906 'bitconcatenate' 'trunc_ln746_92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%tmp_1070 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 291)" [net_hls.cc:243]   --->   Operation 907 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_101 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 292, i32 298)" [net_hls.cc:243]   --->   Operation 908 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.86ns)   --->   "%icmp_ln785_93 = icmp ne i7 %tmp_101, 0" [net_hls.cc:243]   --->   Operation 909 'icmp' 'icmp_ln785_93' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_266)   --->   "%or_ln785_156 = or i1 %tmp_1070, %icmp_ln785_93" [net_hls.cc:243]   --->   Operation 910 'or' 'or_ln785_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 911 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_266 = select i1 %or_ln785_156, i10 -1, i10 %trunc_ln746_92" [net_hls.cc:243]   --->   Operation 911 'select' 'select_ln340_266' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln340_93 = zext i10 %select_ln340_266 to i11" [net_hls.cc:243]   --->   Operation 912 'zext' 'zext_ln340_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_93, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 913 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%tmp_258 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 288, i32 290)" [net_hls.cc:244]   --->   Operation 914 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%trunc_ln746_93 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_258, i7 0)" [net_hls.cc:244]   --->   Operation 915 'bitconcatenate' 'trunc_ln746_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%tmp_1071 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 291)" [net_hls.cc:244]   --->   Operation 916 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_102 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 292, i32 298)" [net_hls.cc:244]   --->   Operation 917 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 918 [1/1] (0.86ns)   --->   "%icmp_ln785_94 = icmp ne i7 %tmp_102, 0" [net_hls.cc:244]   --->   Operation 918 'icmp' 'icmp_ln785_94' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_267)   --->   "%or_ln785_157 = or i1 %tmp_1071, %icmp_ln785_94" [net_hls.cc:244]   --->   Operation 919 'or' 'or_ln785_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 920 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_267 = select i1 %or_ln785_157, i10 -1, i10 %trunc_ln746_93" [net_hls.cc:244]   --->   Operation 920 'select' 'select_ln340_267' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln340_94 = zext i10 %select_ln340_267 to i11" [net_hls.cc:244]   --->   Operation 921 'zext' 'zext_ln340_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 922 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_94, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 922 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%tmp_259 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 304, i32 306)" [net_hls.cc:240]   --->   Operation 923 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%trunc_ln746_94 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_259, i7 0)" [net_hls.cc:240]   --->   Operation 924 'bitconcatenate' 'trunc_ln746_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 307)" [net_hls.cc:240]   --->   Operation 925 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_103 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 308, i32 314)" [net_hls.cc:240]   --->   Operation 926 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 927 [1/1] (0.86ns)   --->   "%icmp_ln785_95 = icmp ne i7 %tmp_103, 0" [net_hls.cc:240]   --->   Operation 927 'icmp' 'icmp_ln785_95' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_268)   --->   "%or_ln785_158 = or i1 %tmp_1072, %icmp_ln785_95" [net_hls.cc:240]   --->   Operation 928 'or' 'or_ln785_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 929 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_268 = select i1 %or_ln785_158, i10 -1, i10 %trunc_ln746_94" [net_hls.cc:240]   --->   Operation 929 'select' 'select_ln340_268' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln340_95 = zext i10 %select_ln340_268 to i11" [net_hls.cc:240]   --->   Operation 930 'zext' 'zext_ln340_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_95, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 931 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%tmp_260 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 304, i32 306)" [net_hls.cc:241]   --->   Operation 932 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%trunc_ln746_95 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_260, i7 0)" [net_hls.cc:241]   --->   Operation 933 'bitconcatenate' 'trunc_ln746_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 307)" [net_hls.cc:241]   --->   Operation 934 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_104 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 308, i32 314)" [net_hls.cc:241]   --->   Operation 935 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.86ns)   --->   "%icmp_ln785_96 = icmp ne i7 %tmp_104, 0" [net_hls.cc:241]   --->   Operation 936 'icmp' 'icmp_ln785_96' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_269)   --->   "%or_ln785_159 = or i1 %tmp_1073, %icmp_ln785_96" [net_hls.cc:241]   --->   Operation 937 'or' 'or_ln785_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 938 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_269 = select i1 %or_ln785_159, i10 -1, i10 %trunc_ln746_95" [net_hls.cc:241]   --->   Operation 938 'select' 'select_ln340_269' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln340_96 = zext i10 %select_ln340_269 to i11" [net_hls.cc:241]   --->   Operation 939 'zext' 'zext_ln340_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 940 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_96, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 940 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%tmp_261 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 304, i32 306)" [net_hls.cc:242]   --->   Operation 941 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%trunc_ln746_96 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_261, i7 0)" [net_hls.cc:242]   --->   Operation 942 'bitconcatenate' 'trunc_ln746_96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%tmp_1074 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 307)" [net_hls.cc:242]   --->   Operation 943 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_105 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 308, i32 314)" [net_hls.cc:242]   --->   Operation 944 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 945 [1/1] (0.86ns)   --->   "%icmp_ln785_97 = icmp ne i7 %tmp_105, 0" [net_hls.cc:242]   --->   Operation 945 'icmp' 'icmp_ln785_97' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_270)   --->   "%or_ln785_160 = or i1 %tmp_1074, %icmp_ln785_97" [net_hls.cc:242]   --->   Operation 946 'or' 'or_ln785_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 947 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_270 = select i1 %or_ln785_160, i10 -1, i10 %trunc_ln746_96" [net_hls.cc:242]   --->   Operation 947 'select' 'select_ln340_270' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln340_97 = zext i10 %select_ln340_270 to i11" [net_hls.cc:242]   --->   Operation 948 'zext' 'zext_ln340_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 949 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_97, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 949 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%tmp_262 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 304, i32 306)" [net_hls.cc:243]   --->   Operation 950 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%trunc_ln746_97 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_262, i7 0)" [net_hls.cc:243]   --->   Operation 951 'bitconcatenate' 'trunc_ln746_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%tmp_1075 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 307)" [net_hls.cc:243]   --->   Operation 952 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_106 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 308, i32 314)" [net_hls.cc:243]   --->   Operation 953 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 954 [1/1] (0.86ns)   --->   "%icmp_ln785_98 = icmp ne i7 %tmp_106, 0" [net_hls.cc:243]   --->   Operation 954 'icmp' 'icmp_ln785_98' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_271)   --->   "%or_ln785_161 = or i1 %tmp_1075, %icmp_ln785_98" [net_hls.cc:243]   --->   Operation 955 'or' 'or_ln785_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_271 = select i1 %or_ln785_161, i10 -1, i10 %trunc_ln746_97" [net_hls.cc:243]   --->   Operation 956 'select' 'select_ln340_271' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln340_98 = zext i10 %select_ln340_271 to i11" [net_hls.cc:243]   --->   Operation 957 'zext' 'zext_ln340_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 958 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_98, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 958 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%tmp_263 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 304, i32 306)" [net_hls.cc:244]   --->   Operation 959 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%trunc_ln746_98 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_263, i7 0)" [net_hls.cc:244]   --->   Operation 960 'bitconcatenate' 'trunc_ln746_98' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%tmp_1076 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 307)" [net_hls.cc:244]   --->   Operation 961 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_107 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 308, i32 314)" [net_hls.cc:244]   --->   Operation 962 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 963 [1/1] (0.86ns)   --->   "%icmp_ln785_99 = icmp ne i7 %tmp_107, 0" [net_hls.cc:244]   --->   Operation 963 'icmp' 'icmp_ln785_99' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_272)   --->   "%or_ln785_162 = or i1 %tmp_1076, %icmp_ln785_99" [net_hls.cc:244]   --->   Operation 964 'or' 'or_ln785_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 965 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_272 = select i1 %or_ln785_162, i10 -1, i10 %trunc_ln746_98" [net_hls.cc:244]   --->   Operation 965 'select' 'select_ln340_272' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln340_99 = zext i10 %select_ln340_272 to i11" [net_hls.cc:244]   --->   Operation 966 'zext' 'zext_ln340_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 967 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_99, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 967 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%tmp_264 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 320, i32 322)" [net_hls.cc:240]   --->   Operation 968 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%trunc_ln746_99 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_264, i7 0)" [net_hls.cc:240]   --->   Operation 969 'bitconcatenate' 'trunc_ln746_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%tmp_1077 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 323)" [net_hls.cc:240]   --->   Operation 970 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_108 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 324, i32 330)" [net_hls.cc:240]   --->   Operation 971 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 972 [1/1] (0.86ns)   --->   "%icmp_ln785_100 = icmp ne i7 %tmp_108, 0" [net_hls.cc:240]   --->   Operation 972 'icmp' 'icmp_ln785_100' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_273)   --->   "%or_ln785_163 = or i1 %tmp_1077, %icmp_ln785_100" [net_hls.cc:240]   --->   Operation 973 'or' 'or_ln785_163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 974 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_273 = select i1 %or_ln785_163, i10 -1, i10 %trunc_ln746_99" [net_hls.cc:240]   --->   Operation 974 'select' 'select_ln340_273' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln340_100 = zext i10 %select_ln340_273 to i11" [net_hls.cc:240]   --->   Operation 975 'zext' 'zext_ln340_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 976 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_100, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:240]   --->   Operation 976 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%tmp_265 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 320, i32 322)" [net_hls.cc:241]   --->   Operation 977 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%trunc_ln746_100 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_265, i7 0)" [net_hls.cc:241]   --->   Operation 978 'bitconcatenate' 'trunc_ln746_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%tmp_1078 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 323)" [net_hls.cc:241]   --->   Operation 979 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_109 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 324, i32 330)" [net_hls.cc:241]   --->   Operation 980 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 981 [1/1] (0.86ns)   --->   "%icmp_ln785_101 = icmp ne i7 %tmp_109, 0" [net_hls.cc:241]   --->   Operation 981 'icmp' 'icmp_ln785_101' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_274)   --->   "%or_ln785_164 = or i1 %tmp_1078, %icmp_ln785_101" [net_hls.cc:241]   --->   Operation 982 'or' 'or_ln785_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 983 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_274 = select i1 %or_ln785_164, i10 -1, i10 %trunc_ln746_100" [net_hls.cc:241]   --->   Operation 983 'select' 'select_ln340_274' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln340_101 = zext i10 %select_ln340_274 to i11" [net_hls.cc:241]   --->   Operation 984 'zext' 'zext_ln340_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 985 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_101, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:241]   --->   Operation 985 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%tmp_266 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 320, i32 322)" [net_hls.cc:242]   --->   Operation 986 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%trunc_ln746_101 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_266, i7 0)" [net_hls.cc:242]   --->   Operation 987 'bitconcatenate' 'trunc_ln746_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%tmp_1079 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 323)" [net_hls.cc:242]   --->   Operation 988 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_110 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 324, i32 330)" [net_hls.cc:242]   --->   Operation 989 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 990 [1/1] (0.86ns)   --->   "%icmp_ln785_102 = icmp ne i7 %tmp_110, 0" [net_hls.cc:242]   --->   Operation 990 'icmp' 'icmp_ln785_102' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_275)   --->   "%or_ln785_165 = or i1 %tmp_1079, %icmp_ln785_102" [net_hls.cc:242]   --->   Operation 991 'or' 'or_ln785_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 992 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_275 = select i1 %or_ln785_165, i10 -1, i10 %trunc_ln746_101" [net_hls.cc:242]   --->   Operation 992 'select' 'select_ln340_275' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln340_102 = zext i10 %select_ln340_275 to i11" [net_hls.cc:242]   --->   Operation 993 'zext' 'zext_ln340_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 994 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_102, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:242]   --->   Operation 994 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%tmp_267 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 320, i32 322)" [net_hls.cc:243]   --->   Operation 995 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%trunc_ln746_102 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_267, i7 0)" [net_hls.cc:243]   --->   Operation 996 'bitconcatenate' 'trunc_ln746_102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%tmp_1080 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 323)" [net_hls.cc:243]   --->   Operation 997 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_111 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 324, i32 330)" [net_hls.cc:243]   --->   Operation 998 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 999 [1/1] (0.86ns)   --->   "%icmp_ln785_103 = icmp ne i7 %tmp_111, 0" [net_hls.cc:243]   --->   Operation 999 'icmp' 'icmp_ln785_103' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_276)   --->   "%or_ln785_166 = or i1 %tmp_1080, %icmp_ln785_103" [net_hls.cc:243]   --->   Operation 1000 'or' 'or_ln785_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1001 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_276 = select i1 %or_ln785_166, i10 -1, i10 %trunc_ln746_102" [net_hls.cc:243]   --->   Operation 1001 'select' 'select_ln340_276' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln340_103 = zext i10 %select_ln340_276 to i11" [net_hls.cc:243]   --->   Operation 1002 'zext' 'zext_ln340_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1003 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_103, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:243]   --->   Operation 1003 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%tmp_268 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 320, i32 322)" [net_hls.cc:244]   --->   Operation 1004 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%trunc_ln746_103 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_268, i7 0)" [net_hls.cc:244]   --->   Operation 1005 'bitconcatenate' 'trunc_ln746_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 323)" [net_hls.cc:244]   --->   Operation 1006 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_112 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 324, i32 330)" [net_hls.cc:244]   --->   Operation 1007 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1008 [1/1] (0.86ns)   --->   "%icmp_ln785_104 = icmp ne i7 %tmp_112, 0" [net_hls.cc:244]   --->   Operation 1008 'icmp' 'icmp_ln785_104' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_277)   --->   "%or_ln785_167 = or i1 %tmp_1081, %icmp_ln785_104" [net_hls.cc:244]   --->   Operation 1009 'or' 'or_ln785_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1010 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_277 = select i1 %or_ln785_167, i10 -1, i10 %trunc_ln746_103" [net_hls.cc:244]   --->   Operation 1010 'select' 'select_ln340_277' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln340_104 = zext i10 %select_ln340_277 to i11" [net_hls.cc:244]   --->   Operation 1011 'zext' 'zext_ln340_104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_104, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:244]   --->   Operation 1012 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%tmp_269 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 336, i32 338)" [net_hls.cc:240]   --->   Operation 1013 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%trunc_ln746_104 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_269, i7 0)" [net_hls.cc:240]   --->   Operation 1014 'bitconcatenate' 'trunc_ln746_104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%tmp_1082 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 339)" [net_hls.cc:240]   --->   Operation 1015 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_113 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 340, i32 346)" [net_hls.cc:240]   --->   Operation 1016 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1017 [1/1] (0.86ns)   --->   "%icmp_ln785_105 = icmp ne i7 %tmp_113, 0" [net_hls.cc:240]   --->   Operation 1017 'icmp' 'icmp_ln785_105' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_278)   --->   "%or_ln785_168 = or i1 %tmp_1082, %icmp_ln785_105" [net_hls.cc:240]   --->   Operation 1018 'or' 'or_ln785_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1019 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_278 = select i1 %or_ln785_168, i10 -1, i10 %trunc_ln746_104" [net_hls.cc:240]   --->   Operation 1019 'select' 'select_ln340_278' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln340_105 = zext i10 %select_ln340_278 to i11" [net_hls.cc:240]   --->   Operation 1020 'zext' 'zext_ln340_105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1021 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_105, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1021 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%tmp_270 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 336, i32 338)" [net_hls.cc:241]   --->   Operation 1022 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%trunc_ln746_105 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_270, i7 0)" [net_hls.cc:241]   --->   Operation 1023 'bitconcatenate' 'trunc_ln746_105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%tmp_1083 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 339)" [net_hls.cc:241]   --->   Operation 1024 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_114 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 340, i32 346)" [net_hls.cc:241]   --->   Operation 1025 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1026 [1/1] (0.86ns)   --->   "%icmp_ln785_106 = icmp ne i7 %tmp_114, 0" [net_hls.cc:241]   --->   Operation 1026 'icmp' 'icmp_ln785_106' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_279)   --->   "%or_ln785_169 = or i1 %tmp_1083, %icmp_ln785_106" [net_hls.cc:241]   --->   Operation 1027 'or' 'or_ln785_169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1028 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_279 = select i1 %or_ln785_169, i10 -1, i10 %trunc_ln746_105" [net_hls.cc:241]   --->   Operation 1028 'select' 'select_ln340_279' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln340_106 = zext i10 %select_ln340_279 to i11" [net_hls.cc:241]   --->   Operation 1029 'zext' 'zext_ln340_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1030 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_106, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1030 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%tmp_271 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 336, i32 338)" [net_hls.cc:242]   --->   Operation 1031 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%trunc_ln746_106 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_271, i7 0)" [net_hls.cc:242]   --->   Operation 1032 'bitconcatenate' 'trunc_ln746_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%tmp_1084 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 339)" [net_hls.cc:242]   --->   Operation 1033 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_115 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 340, i32 346)" [net_hls.cc:242]   --->   Operation 1034 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1035 [1/1] (0.86ns)   --->   "%icmp_ln785_107 = icmp ne i7 %tmp_115, 0" [net_hls.cc:242]   --->   Operation 1035 'icmp' 'icmp_ln785_107' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_280)   --->   "%or_ln785_170 = or i1 %tmp_1084, %icmp_ln785_107" [net_hls.cc:242]   --->   Operation 1036 'or' 'or_ln785_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1037 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_280 = select i1 %or_ln785_170, i10 -1, i10 %trunc_ln746_106" [net_hls.cc:242]   --->   Operation 1037 'select' 'select_ln340_280' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln340_107 = zext i10 %select_ln340_280 to i11" [net_hls.cc:242]   --->   Operation 1038 'zext' 'zext_ln340_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1039 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_107, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1039 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%tmp_272 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 336, i32 338)" [net_hls.cc:243]   --->   Operation 1040 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%trunc_ln746_107 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_272, i7 0)" [net_hls.cc:243]   --->   Operation 1041 'bitconcatenate' 'trunc_ln746_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%tmp_1085 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 339)" [net_hls.cc:243]   --->   Operation 1042 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_116 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 340, i32 346)" [net_hls.cc:243]   --->   Operation 1043 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1044 [1/1] (0.86ns)   --->   "%icmp_ln785_108 = icmp ne i7 %tmp_116, 0" [net_hls.cc:243]   --->   Operation 1044 'icmp' 'icmp_ln785_108' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_281)   --->   "%or_ln785_171 = or i1 %tmp_1085, %icmp_ln785_108" [net_hls.cc:243]   --->   Operation 1045 'or' 'or_ln785_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1046 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_281 = select i1 %or_ln785_171, i10 -1, i10 %trunc_ln746_107" [net_hls.cc:243]   --->   Operation 1046 'select' 'select_ln340_281' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln340_108 = zext i10 %select_ln340_281 to i11" [net_hls.cc:243]   --->   Operation 1047 'zext' 'zext_ln340_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1048 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_108, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1048 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%tmp_273 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 336, i32 338)" [net_hls.cc:244]   --->   Operation 1049 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%trunc_ln746_108 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_273, i7 0)" [net_hls.cc:244]   --->   Operation 1050 'bitconcatenate' 'trunc_ln746_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%tmp_1086 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 339)" [net_hls.cc:244]   --->   Operation 1051 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 340, i32 346)" [net_hls.cc:244]   --->   Operation 1052 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1053 [1/1] (0.86ns)   --->   "%icmp_ln785_109 = icmp ne i7 %tmp_117, 0" [net_hls.cc:244]   --->   Operation 1053 'icmp' 'icmp_ln785_109' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_282)   --->   "%or_ln785_172 = or i1 %tmp_1086, %icmp_ln785_109" [net_hls.cc:244]   --->   Operation 1054 'or' 'or_ln785_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1055 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_282 = select i1 %or_ln785_172, i10 -1, i10 %trunc_ln746_108" [net_hls.cc:244]   --->   Operation 1055 'select' 'select_ln340_282' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln340_109 = zext i10 %select_ln340_282 to i11" [net_hls.cc:244]   --->   Operation 1056 'zext' 'zext_ln340_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1057 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_109, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1057 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%tmp_274 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 352, i32 354)" [net_hls.cc:240]   --->   Operation 1058 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%trunc_ln746_109 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_274, i7 0)" [net_hls.cc:240]   --->   Operation 1059 'bitconcatenate' 'trunc_ln746_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%tmp_1087 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 355)" [net_hls.cc:240]   --->   Operation 1060 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_118 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 356, i32 362)" [net_hls.cc:240]   --->   Operation 1061 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1062 [1/1] (0.86ns)   --->   "%icmp_ln785_110 = icmp ne i7 %tmp_118, 0" [net_hls.cc:240]   --->   Operation 1062 'icmp' 'icmp_ln785_110' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_283)   --->   "%or_ln785_173 = or i1 %tmp_1087, %icmp_ln785_110" [net_hls.cc:240]   --->   Operation 1063 'or' 'or_ln785_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1064 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_283 = select i1 %or_ln785_173, i10 -1, i10 %trunc_ln746_109" [net_hls.cc:240]   --->   Operation 1064 'select' 'select_ln340_283' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln340_110 = zext i10 %select_ln340_283 to i11" [net_hls.cc:240]   --->   Operation 1065 'zext' 'zext_ln340_110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1066 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_110, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 1066 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%tmp_275 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 352, i32 354)" [net_hls.cc:241]   --->   Operation 1067 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%trunc_ln746_110 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_275, i7 0)" [net_hls.cc:241]   --->   Operation 1068 'bitconcatenate' 'trunc_ln746_110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%tmp_1088 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 355)" [net_hls.cc:241]   --->   Operation 1069 'bitselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_119 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 356, i32 362)" [net_hls.cc:241]   --->   Operation 1070 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1071 [1/1] (0.86ns)   --->   "%icmp_ln785_111 = icmp ne i7 %tmp_119, 0" [net_hls.cc:241]   --->   Operation 1071 'icmp' 'icmp_ln785_111' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_284)   --->   "%or_ln785_174 = or i1 %tmp_1088, %icmp_ln785_111" [net_hls.cc:241]   --->   Operation 1072 'or' 'or_ln785_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1073 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_284 = select i1 %or_ln785_174, i10 -1, i10 %trunc_ln746_110" [net_hls.cc:241]   --->   Operation 1073 'select' 'select_ln340_284' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln340_111 = zext i10 %select_ln340_284 to i11" [net_hls.cc:241]   --->   Operation 1074 'zext' 'zext_ln340_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1075 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_111, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 1075 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%tmp_276 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 352, i32 354)" [net_hls.cc:242]   --->   Operation 1076 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%trunc_ln746_111 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_276, i7 0)" [net_hls.cc:242]   --->   Operation 1077 'bitconcatenate' 'trunc_ln746_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%tmp_1089 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 355)" [net_hls.cc:242]   --->   Operation 1078 'bitselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_120 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 356, i32 362)" [net_hls.cc:242]   --->   Operation 1079 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1080 [1/1] (0.86ns)   --->   "%icmp_ln785_112 = icmp ne i7 %tmp_120, 0" [net_hls.cc:242]   --->   Operation 1080 'icmp' 'icmp_ln785_112' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_285)   --->   "%or_ln785_175 = or i1 %tmp_1089, %icmp_ln785_112" [net_hls.cc:242]   --->   Operation 1081 'or' 'or_ln785_175' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1082 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_285 = select i1 %or_ln785_175, i10 -1, i10 %trunc_ln746_111" [net_hls.cc:242]   --->   Operation 1082 'select' 'select_ln340_285' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln340_112 = zext i10 %select_ln340_285 to i11" [net_hls.cc:242]   --->   Operation 1083 'zext' 'zext_ln340_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1084 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_112, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 1084 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%tmp_277 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 352, i32 354)" [net_hls.cc:243]   --->   Operation 1085 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%trunc_ln746_112 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_277, i7 0)" [net_hls.cc:243]   --->   Operation 1086 'bitconcatenate' 'trunc_ln746_112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%tmp_1090 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 355)" [net_hls.cc:243]   --->   Operation 1087 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_121 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 356, i32 362)" [net_hls.cc:243]   --->   Operation 1088 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1089 [1/1] (0.86ns)   --->   "%icmp_ln785_113 = icmp ne i7 %tmp_121, 0" [net_hls.cc:243]   --->   Operation 1089 'icmp' 'icmp_ln785_113' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_286)   --->   "%or_ln785_176 = or i1 %tmp_1090, %icmp_ln785_113" [net_hls.cc:243]   --->   Operation 1090 'or' 'or_ln785_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1091 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_286 = select i1 %or_ln785_176, i10 -1, i10 %trunc_ln746_112" [net_hls.cc:243]   --->   Operation 1091 'select' 'select_ln340_286' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln340_113 = zext i10 %select_ln340_286 to i11" [net_hls.cc:243]   --->   Operation 1092 'zext' 'zext_ln340_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1093 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_113, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 1093 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%tmp_278 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 352, i32 354)" [net_hls.cc:244]   --->   Operation 1094 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%trunc_ln746_113 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_278, i7 0)" [net_hls.cc:244]   --->   Operation 1095 'bitconcatenate' 'trunc_ln746_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%tmp_1091 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 355)" [net_hls.cc:244]   --->   Operation 1096 'bitselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_122 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 356, i32 362)" [net_hls.cc:244]   --->   Operation 1097 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1098 [1/1] (0.86ns)   --->   "%icmp_ln785_114 = icmp ne i7 %tmp_122, 0" [net_hls.cc:244]   --->   Operation 1098 'icmp' 'icmp_ln785_114' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_287)   --->   "%or_ln785_177 = or i1 %tmp_1091, %icmp_ln785_114" [net_hls.cc:244]   --->   Operation 1099 'or' 'or_ln785_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1100 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_287 = select i1 %or_ln785_177, i10 -1, i10 %trunc_ln746_113" [net_hls.cc:244]   --->   Operation 1100 'select' 'select_ln340_287' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln340_114 = zext i10 %select_ln340_287 to i11" [net_hls.cc:244]   --->   Operation 1101 'zext' 'zext_ln340_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1102 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_114, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 1102 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_288)   --->   "%tmp_279 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 368, i32 370)" [net_hls.cc:240]   --->   Operation 1103 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_288)   --->   "%trunc_ln746_114 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_279, i7 0)" [net_hls.cc:240]   --->   Operation 1104 'bitconcatenate' 'trunc_ln746_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_288)   --->   "%tmp_1092 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 371)" [net_hls.cc:240]   --->   Operation 1105 'bitselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_123 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 372, i32 378)" [net_hls.cc:240]   --->   Operation 1106 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1107 [1/1] (0.86ns)   --->   "%icmp_ln785_115 = icmp ne i7 %tmp_123, 0" [net_hls.cc:240]   --->   Operation 1107 'icmp' 'icmp_ln785_115' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_288)   --->   "%or_ln785_178 = or i1 %tmp_1092, %icmp_ln785_115" [net_hls.cc:240]   --->   Operation 1108 'or' 'or_ln785_178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1109 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_288 = select i1 %or_ln785_178, i10 -1, i10 %trunc_ln746_114" [net_hls.cc:240]   --->   Operation 1109 'select' 'select_ln340_288' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln340_115 = zext i10 %select_ln340_288 to i11" [net_hls.cc:240]   --->   Operation 1110 'zext' 'zext_ln340_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1111 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_115, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1111 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%tmp_280 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 368, i32 370)" [net_hls.cc:241]   --->   Operation 1112 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%trunc_ln746_115 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_280, i7 0)" [net_hls.cc:241]   --->   Operation 1113 'bitconcatenate' 'trunc_ln746_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%tmp_1093 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 371)" [net_hls.cc:241]   --->   Operation 1114 'bitselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_124 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 372, i32 378)" [net_hls.cc:241]   --->   Operation 1115 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1116 [1/1] (0.86ns)   --->   "%icmp_ln785_116 = icmp ne i7 %tmp_124, 0" [net_hls.cc:241]   --->   Operation 1116 'icmp' 'icmp_ln785_116' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%or_ln785_179 = or i1 %tmp_1093, %icmp_ln785_116" [net_hls.cc:241]   --->   Operation 1117 'or' 'or_ln785_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1118 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_289 = select i1 %or_ln785_179, i10 -1, i10 %trunc_ln746_115" [net_hls.cc:241]   --->   Operation 1118 'select' 'select_ln340_289' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln340_116 = zext i10 %select_ln340_289 to i11" [net_hls.cc:241]   --->   Operation 1119 'zext' 'zext_ln340_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1120 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_116, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1120 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%tmp_281 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 368, i32 370)" [net_hls.cc:242]   --->   Operation 1121 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%trunc_ln746_116 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_281, i7 0)" [net_hls.cc:242]   --->   Operation 1122 'bitconcatenate' 'trunc_ln746_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%tmp_1094 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 371)" [net_hls.cc:242]   --->   Operation 1123 'bitselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_125 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 372, i32 378)" [net_hls.cc:242]   --->   Operation 1124 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1125 [1/1] (0.86ns)   --->   "%icmp_ln785_117 = icmp ne i7 %tmp_125, 0" [net_hls.cc:242]   --->   Operation 1125 'icmp' 'icmp_ln785_117' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%or_ln785_180 = or i1 %tmp_1094, %icmp_ln785_117" [net_hls.cc:242]   --->   Operation 1126 'or' 'or_ln785_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1127 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_290 = select i1 %or_ln785_180, i10 -1, i10 %trunc_ln746_116" [net_hls.cc:242]   --->   Operation 1127 'select' 'select_ln340_290' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln340_117 = zext i10 %select_ln340_290 to i11" [net_hls.cc:242]   --->   Operation 1128 'zext' 'zext_ln340_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1129 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_117, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1129 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_291)   --->   "%tmp_282 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 368, i32 370)" [net_hls.cc:243]   --->   Operation 1130 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_291)   --->   "%trunc_ln746_117 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_282, i7 0)" [net_hls.cc:243]   --->   Operation 1131 'bitconcatenate' 'trunc_ln746_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_291)   --->   "%tmp_1095 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 371)" [net_hls.cc:243]   --->   Operation 1132 'bitselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_126 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 372, i32 378)" [net_hls.cc:243]   --->   Operation 1133 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1134 [1/1] (0.86ns)   --->   "%icmp_ln785_118 = icmp ne i7 %tmp_126, 0" [net_hls.cc:243]   --->   Operation 1134 'icmp' 'icmp_ln785_118' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_291)   --->   "%or_ln785_181 = or i1 %tmp_1095, %icmp_ln785_118" [net_hls.cc:243]   --->   Operation 1135 'or' 'or_ln785_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1136 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_291 = select i1 %or_ln785_181, i10 -1, i10 %trunc_ln746_117" [net_hls.cc:243]   --->   Operation 1136 'select' 'select_ln340_291' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln340_118 = zext i10 %select_ln340_291 to i11" [net_hls.cc:243]   --->   Operation 1137 'zext' 'zext_ln340_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1138 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_118, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1138 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_292)   --->   "%tmp_283 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 368, i32 370)" [net_hls.cc:244]   --->   Operation 1139 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_292)   --->   "%trunc_ln746_118 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_283, i7 0)" [net_hls.cc:244]   --->   Operation 1140 'bitconcatenate' 'trunc_ln746_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_292)   --->   "%tmp_1096 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 371)" [net_hls.cc:244]   --->   Operation 1141 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_127 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 372, i32 378)" [net_hls.cc:244]   --->   Operation 1142 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.86ns)   --->   "%icmp_ln785_119 = icmp ne i7 %tmp_127, 0" [net_hls.cc:244]   --->   Operation 1143 'icmp' 'icmp_ln785_119' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_292)   --->   "%or_ln785_182 = or i1 %tmp_1096, %icmp_ln785_119" [net_hls.cc:244]   --->   Operation 1144 'or' 'or_ln785_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1145 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_292 = select i1 %or_ln785_182, i10 -1, i10 %trunc_ln746_118" [net_hls.cc:244]   --->   Operation 1145 'select' 'select_ln340_292' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln340_119 = zext i10 %select_ln340_292 to i11" [net_hls.cc:244]   --->   Operation 1146 'zext' 'zext_ln340_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1147 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_119, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1147 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_293)   --->   "%tmp_284 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 384, i32 386)" [net_hls.cc:240]   --->   Operation 1148 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_293)   --->   "%trunc_ln746_119 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_284, i7 0)" [net_hls.cc:240]   --->   Operation 1149 'bitconcatenate' 'trunc_ln746_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_293)   --->   "%tmp_1097 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 387)" [net_hls.cc:240]   --->   Operation 1150 'bitselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_128 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 388, i32 394)" [net_hls.cc:240]   --->   Operation 1151 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1152 [1/1] (0.86ns)   --->   "%icmp_ln785_120 = icmp ne i7 %tmp_128, 0" [net_hls.cc:240]   --->   Operation 1152 'icmp' 'icmp_ln785_120' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_293)   --->   "%or_ln785_183 = or i1 %tmp_1097, %icmp_ln785_120" [net_hls.cc:240]   --->   Operation 1153 'or' 'or_ln785_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1154 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_293 = select i1 %or_ln785_183, i10 -1, i10 %trunc_ln746_119" [net_hls.cc:240]   --->   Operation 1154 'select' 'select_ln340_293' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln340_120 = zext i10 %select_ln340_293 to i11" [net_hls.cc:240]   --->   Operation 1155 'zext' 'zext_ln340_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1156 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_120, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:240]   --->   Operation 1156 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_294)   --->   "%tmp_285 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 384, i32 386)" [net_hls.cc:241]   --->   Operation 1157 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_294)   --->   "%trunc_ln746_120 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_285, i7 0)" [net_hls.cc:241]   --->   Operation 1158 'bitconcatenate' 'trunc_ln746_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_294)   --->   "%tmp_1098 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 387)" [net_hls.cc:241]   --->   Operation 1159 'bitselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_129 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 388, i32 394)" [net_hls.cc:241]   --->   Operation 1160 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1161 [1/1] (0.86ns)   --->   "%icmp_ln785_121 = icmp ne i7 %tmp_129, 0" [net_hls.cc:241]   --->   Operation 1161 'icmp' 'icmp_ln785_121' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_294)   --->   "%or_ln785_184 = or i1 %tmp_1098, %icmp_ln785_121" [net_hls.cc:241]   --->   Operation 1162 'or' 'or_ln785_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_294 = select i1 %or_ln785_184, i10 -1, i10 %trunc_ln746_120" [net_hls.cc:241]   --->   Operation 1163 'select' 'select_ln340_294' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln340_121 = zext i10 %select_ln340_294 to i11" [net_hls.cc:241]   --->   Operation 1164 'zext' 'zext_ln340_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1165 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_121, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:241]   --->   Operation 1165 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_295)   --->   "%tmp_286 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 384, i32 386)" [net_hls.cc:242]   --->   Operation 1166 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_295)   --->   "%trunc_ln746_121 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_286, i7 0)" [net_hls.cc:242]   --->   Operation 1167 'bitconcatenate' 'trunc_ln746_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_295)   --->   "%tmp_1099 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 387)" [net_hls.cc:242]   --->   Operation 1168 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_130 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 388, i32 394)" [net_hls.cc:242]   --->   Operation 1169 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1170 [1/1] (0.86ns)   --->   "%icmp_ln785_122 = icmp ne i7 %tmp_130, 0" [net_hls.cc:242]   --->   Operation 1170 'icmp' 'icmp_ln785_122' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_295)   --->   "%or_ln785_185 = or i1 %tmp_1099, %icmp_ln785_122" [net_hls.cc:242]   --->   Operation 1171 'or' 'or_ln785_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1172 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_295 = select i1 %or_ln785_185, i10 -1, i10 %trunc_ln746_121" [net_hls.cc:242]   --->   Operation 1172 'select' 'select_ln340_295' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln340_122 = zext i10 %select_ln340_295 to i11" [net_hls.cc:242]   --->   Operation 1173 'zext' 'zext_ln340_122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1174 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_122, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:242]   --->   Operation 1174 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_296)   --->   "%tmp_287 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 384, i32 386)" [net_hls.cc:243]   --->   Operation 1175 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_296)   --->   "%trunc_ln746_122 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_287, i7 0)" [net_hls.cc:243]   --->   Operation 1176 'bitconcatenate' 'trunc_ln746_122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_296)   --->   "%tmp_1100 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 387)" [net_hls.cc:243]   --->   Operation 1177 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_131 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 388, i32 394)" [net_hls.cc:243]   --->   Operation 1178 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1179 [1/1] (0.86ns)   --->   "%icmp_ln785_123 = icmp ne i7 %tmp_131, 0" [net_hls.cc:243]   --->   Operation 1179 'icmp' 'icmp_ln785_123' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_296)   --->   "%or_ln785_186 = or i1 %tmp_1100, %icmp_ln785_123" [net_hls.cc:243]   --->   Operation 1180 'or' 'or_ln785_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1181 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_296 = select i1 %or_ln785_186, i10 -1, i10 %trunc_ln746_122" [net_hls.cc:243]   --->   Operation 1181 'select' 'select_ln340_296' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln340_123 = zext i10 %select_ln340_296 to i11" [net_hls.cc:243]   --->   Operation 1182 'zext' 'zext_ln340_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1183 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_123, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:243]   --->   Operation 1183 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_297)   --->   "%tmp_288 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 384, i32 386)" [net_hls.cc:244]   --->   Operation 1184 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_297)   --->   "%trunc_ln746_123 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_288, i7 0)" [net_hls.cc:244]   --->   Operation 1185 'bitconcatenate' 'trunc_ln746_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_297)   --->   "%tmp_1101 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 387)" [net_hls.cc:244]   --->   Operation 1186 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_132 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 388, i32 394)" [net_hls.cc:244]   --->   Operation 1187 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1188 [1/1] (0.86ns)   --->   "%icmp_ln785_124 = icmp ne i7 %tmp_132, 0" [net_hls.cc:244]   --->   Operation 1188 'icmp' 'icmp_ln785_124' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_297)   --->   "%or_ln785_187 = or i1 %tmp_1101, %icmp_ln785_124" [net_hls.cc:244]   --->   Operation 1189 'or' 'or_ln785_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1190 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_297 = select i1 %or_ln785_187, i10 -1, i10 %trunc_ln746_123" [net_hls.cc:244]   --->   Operation 1190 'select' 'select_ln340_297' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln340_124 = zext i10 %select_ln340_297 to i11" [net_hls.cc:244]   --->   Operation 1191 'zext' 'zext_ln340_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1192 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_124, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:244]   --->   Operation 1192 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_298)   --->   "%tmp_289 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 400, i32 402)" [net_hls.cc:240]   --->   Operation 1193 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_298)   --->   "%trunc_ln746_124 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_289, i7 0)" [net_hls.cc:240]   --->   Operation 1194 'bitconcatenate' 'trunc_ln746_124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_298)   --->   "%tmp_1102 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 403)" [net_hls.cc:240]   --->   Operation 1195 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_133 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 404, i32 410)" [net_hls.cc:240]   --->   Operation 1196 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1197 [1/1] (0.86ns)   --->   "%icmp_ln785_125 = icmp ne i7 %tmp_133, 0" [net_hls.cc:240]   --->   Operation 1197 'icmp' 'icmp_ln785_125' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_298)   --->   "%or_ln785_188 = or i1 %tmp_1102, %icmp_ln785_125" [net_hls.cc:240]   --->   Operation 1198 'or' 'or_ln785_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1199 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_298 = select i1 %or_ln785_188, i10 -1, i10 %trunc_ln746_124" [net_hls.cc:240]   --->   Operation 1199 'select' 'select_ln340_298' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln340_125 = zext i10 %select_ln340_298 to i11" [net_hls.cc:240]   --->   Operation 1200 'zext' 'zext_ln340_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1201 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_125, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1201 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_299)   --->   "%tmp_290 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 400, i32 402)" [net_hls.cc:241]   --->   Operation 1202 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_299)   --->   "%trunc_ln746_125 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_290, i7 0)" [net_hls.cc:241]   --->   Operation 1203 'bitconcatenate' 'trunc_ln746_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_299)   --->   "%tmp_1103 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 403)" [net_hls.cc:241]   --->   Operation 1204 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_134 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 404, i32 410)" [net_hls.cc:241]   --->   Operation 1205 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1206 [1/1] (0.86ns)   --->   "%icmp_ln785_126 = icmp ne i7 %tmp_134, 0" [net_hls.cc:241]   --->   Operation 1206 'icmp' 'icmp_ln785_126' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_299)   --->   "%or_ln785_189 = or i1 %tmp_1103, %icmp_ln785_126" [net_hls.cc:241]   --->   Operation 1207 'or' 'or_ln785_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1208 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_299 = select i1 %or_ln785_189, i10 -1, i10 %trunc_ln746_125" [net_hls.cc:241]   --->   Operation 1208 'select' 'select_ln340_299' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln340_126 = zext i10 %select_ln340_299 to i11" [net_hls.cc:241]   --->   Operation 1209 'zext' 'zext_ln340_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1210 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_126, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1210 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_300)   --->   "%tmp_291 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 400, i32 402)" [net_hls.cc:242]   --->   Operation 1211 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_300)   --->   "%trunc_ln746_126 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_291, i7 0)" [net_hls.cc:242]   --->   Operation 1212 'bitconcatenate' 'trunc_ln746_126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_300)   --->   "%tmp_1104 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 403)" [net_hls.cc:242]   --->   Operation 1213 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_135 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 404, i32 410)" [net_hls.cc:242]   --->   Operation 1214 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1215 [1/1] (0.86ns)   --->   "%icmp_ln785_127 = icmp ne i7 %tmp_135, 0" [net_hls.cc:242]   --->   Operation 1215 'icmp' 'icmp_ln785_127' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_300)   --->   "%or_ln785_190 = or i1 %tmp_1104, %icmp_ln785_127" [net_hls.cc:242]   --->   Operation 1216 'or' 'or_ln785_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1217 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_300 = select i1 %or_ln785_190, i10 -1, i10 %trunc_ln746_126" [net_hls.cc:242]   --->   Operation 1217 'select' 'select_ln340_300' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln340_127 = zext i10 %select_ln340_300 to i11" [net_hls.cc:242]   --->   Operation 1218 'zext' 'zext_ln340_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1219 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_127, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1219 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_301)   --->   "%tmp_292 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 400, i32 402)" [net_hls.cc:243]   --->   Operation 1220 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_301)   --->   "%trunc_ln746_127 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_292, i7 0)" [net_hls.cc:243]   --->   Operation 1221 'bitconcatenate' 'trunc_ln746_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_301)   --->   "%tmp_1105 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 403)" [net_hls.cc:243]   --->   Operation 1222 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_136 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 404, i32 410)" [net_hls.cc:243]   --->   Operation 1223 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1224 [1/1] (0.86ns)   --->   "%icmp_ln785_128 = icmp ne i7 %tmp_136, 0" [net_hls.cc:243]   --->   Operation 1224 'icmp' 'icmp_ln785_128' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_301)   --->   "%or_ln785_191 = or i1 %tmp_1105, %icmp_ln785_128" [net_hls.cc:243]   --->   Operation 1225 'or' 'or_ln785_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1226 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_301 = select i1 %or_ln785_191, i10 -1, i10 %trunc_ln746_127" [net_hls.cc:243]   --->   Operation 1226 'select' 'select_ln340_301' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln340_128 = zext i10 %select_ln340_301 to i11" [net_hls.cc:243]   --->   Operation 1227 'zext' 'zext_ln340_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1228 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_128, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1228 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_302)   --->   "%tmp_293 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 400, i32 402)" [net_hls.cc:244]   --->   Operation 1229 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_302)   --->   "%trunc_ln746_128 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_293, i7 0)" [net_hls.cc:244]   --->   Operation 1230 'bitconcatenate' 'trunc_ln746_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_302)   --->   "%tmp_1106 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 403)" [net_hls.cc:244]   --->   Operation 1231 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_137 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 404, i32 410)" [net_hls.cc:244]   --->   Operation 1232 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1233 [1/1] (0.86ns)   --->   "%icmp_ln785_129 = icmp ne i7 %tmp_137, 0" [net_hls.cc:244]   --->   Operation 1233 'icmp' 'icmp_ln785_129' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_302)   --->   "%or_ln785_192 = or i1 %tmp_1106, %icmp_ln785_129" [net_hls.cc:244]   --->   Operation 1234 'or' 'or_ln785_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1235 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_302 = select i1 %or_ln785_192, i10 -1, i10 %trunc_ln746_128" [net_hls.cc:244]   --->   Operation 1235 'select' 'select_ln340_302' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln340_129 = zext i10 %select_ln340_302 to i11" [net_hls.cc:244]   --->   Operation 1236 'zext' 'zext_ln340_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1237 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_129, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1237 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_303)   --->   "%tmp_294 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 416, i32 418)" [net_hls.cc:240]   --->   Operation 1238 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_303)   --->   "%trunc_ln746_129 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_294, i7 0)" [net_hls.cc:240]   --->   Operation 1239 'bitconcatenate' 'trunc_ln746_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_303)   --->   "%tmp_1107 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 419)" [net_hls.cc:240]   --->   Operation 1240 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_138 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 420, i32 426)" [net_hls.cc:240]   --->   Operation 1241 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1242 [1/1] (0.86ns)   --->   "%icmp_ln785_130 = icmp ne i7 %tmp_138, 0" [net_hls.cc:240]   --->   Operation 1242 'icmp' 'icmp_ln785_130' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_303)   --->   "%or_ln785_193 = or i1 %tmp_1107, %icmp_ln785_130" [net_hls.cc:240]   --->   Operation 1243 'or' 'or_ln785_193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1244 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_303 = select i1 %or_ln785_193, i10 -1, i10 %trunc_ln746_129" [net_hls.cc:240]   --->   Operation 1244 'select' 'select_ln340_303' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln340_130 = zext i10 %select_ln340_303 to i11" [net_hls.cc:240]   --->   Operation 1245 'zext' 'zext_ln340_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1246 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_130, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 1246 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_304)   --->   "%tmp_295 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 416, i32 418)" [net_hls.cc:241]   --->   Operation 1247 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_304)   --->   "%trunc_ln746_130 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_295, i7 0)" [net_hls.cc:241]   --->   Operation 1248 'bitconcatenate' 'trunc_ln746_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_304)   --->   "%tmp_1108 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 419)" [net_hls.cc:241]   --->   Operation 1249 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_139 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 420, i32 426)" [net_hls.cc:241]   --->   Operation 1250 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1251 [1/1] (0.86ns)   --->   "%icmp_ln785_131 = icmp ne i7 %tmp_139, 0" [net_hls.cc:241]   --->   Operation 1251 'icmp' 'icmp_ln785_131' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_304)   --->   "%or_ln785_194 = or i1 %tmp_1108, %icmp_ln785_131" [net_hls.cc:241]   --->   Operation 1252 'or' 'or_ln785_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1253 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_304 = select i1 %or_ln785_194, i10 -1, i10 %trunc_ln746_130" [net_hls.cc:241]   --->   Operation 1253 'select' 'select_ln340_304' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln340_131 = zext i10 %select_ln340_304 to i11" [net_hls.cc:241]   --->   Operation 1254 'zext' 'zext_ln340_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1255 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_131, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 1255 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_305)   --->   "%tmp_296 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 416, i32 418)" [net_hls.cc:242]   --->   Operation 1256 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_305)   --->   "%trunc_ln746_131 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_296, i7 0)" [net_hls.cc:242]   --->   Operation 1257 'bitconcatenate' 'trunc_ln746_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_305)   --->   "%tmp_1109 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 419)" [net_hls.cc:242]   --->   Operation 1258 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_140 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 420, i32 426)" [net_hls.cc:242]   --->   Operation 1259 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1260 [1/1] (0.86ns)   --->   "%icmp_ln785_132 = icmp ne i7 %tmp_140, 0" [net_hls.cc:242]   --->   Operation 1260 'icmp' 'icmp_ln785_132' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_305)   --->   "%or_ln785_195 = or i1 %tmp_1109, %icmp_ln785_132" [net_hls.cc:242]   --->   Operation 1261 'or' 'or_ln785_195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1262 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_305 = select i1 %or_ln785_195, i10 -1, i10 %trunc_ln746_131" [net_hls.cc:242]   --->   Operation 1262 'select' 'select_ln340_305' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln340_132 = zext i10 %select_ln340_305 to i11" [net_hls.cc:242]   --->   Operation 1263 'zext' 'zext_ln340_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1264 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_132, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 1264 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_306)   --->   "%tmp_297 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 416, i32 418)" [net_hls.cc:243]   --->   Operation 1265 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_306)   --->   "%trunc_ln746_132 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_297, i7 0)" [net_hls.cc:243]   --->   Operation 1266 'bitconcatenate' 'trunc_ln746_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_306)   --->   "%tmp_1110 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 419)" [net_hls.cc:243]   --->   Operation 1267 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_141 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 420, i32 426)" [net_hls.cc:243]   --->   Operation 1268 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1269 [1/1] (0.86ns)   --->   "%icmp_ln785_133 = icmp ne i7 %tmp_141, 0" [net_hls.cc:243]   --->   Operation 1269 'icmp' 'icmp_ln785_133' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_306)   --->   "%or_ln785_196 = or i1 %tmp_1110, %icmp_ln785_133" [net_hls.cc:243]   --->   Operation 1270 'or' 'or_ln785_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1271 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_306 = select i1 %or_ln785_196, i10 -1, i10 %trunc_ln746_132" [net_hls.cc:243]   --->   Operation 1271 'select' 'select_ln340_306' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln340_133 = zext i10 %select_ln340_306 to i11" [net_hls.cc:243]   --->   Operation 1272 'zext' 'zext_ln340_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1273 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_133, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 1273 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_307)   --->   "%tmp_298 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 416, i32 418)" [net_hls.cc:244]   --->   Operation 1274 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_307)   --->   "%trunc_ln746_133 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_298, i7 0)" [net_hls.cc:244]   --->   Operation 1275 'bitconcatenate' 'trunc_ln746_133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_307)   --->   "%tmp_1111 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 419)" [net_hls.cc:244]   --->   Operation 1276 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_142 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 420, i32 426)" [net_hls.cc:244]   --->   Operation 1277 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1278 [1/1] (0.86ns)   --->   "%icmp_ln785_134 = icmp ne i7 %tmp_142, 0" [net_hls.cc:244]   --->   Operation 1278 'icmp' 'icmp_ln785_134' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_307)   --->   "%or_ln785_197 = or i1 %tmp_1111, %icmp_ln785_134" [net_hls.cc:244]   --->   Operation 1279 'or' 'or_ln785_197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1280 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_307 = select i1 %or_ln785_197, i10 -1, i10 %trunc_ln746_133" [net_hls.cc:244]   --->   Operation 1280 'select' 'select_ln340_307' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln340_134 = zext i10 %select_ln340_307 to i11" [net_hls.cc:244]   --->   Operation 1281 'zext' 'zext_ln340_134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1282 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_134, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 1282 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_308)   --->   "%tmp_299 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 432, i32 434)" [net_hls.cc:240]   --->   Operation 1283 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_308)   --->   "%trunc_ln746_134 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_299, i7 0)" [net_hls.cc:240]   --->   Operation 1284 'bitconcatenate' 'trunc_ln746_134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_308)   --->   "%tmp_1112 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 435)" [net_hls.cc:240]   --->   Operation 1285 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_143 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 436, i32 442)" [net_hls.cc:240]   --->   Operation 1286 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1287 [1/1] (0.86ns)   --->   "%icmp_ln785_135 = icmp ne i7 %tmp_143, 0" [net_hls.cc:240]   --->   Operation 1287 'icmp' 'icmp_ln785_135' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_308)   --->   "%or_ln785_198 = or i1 %tmp_1112, %icmp_ln785_135" [net_hls.cc:240]   --->   Operation 1288 'or' 'or_ln785_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1289 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_308 = select i1 %or_ln785_198, i10 -1, i10 %trunc_ln746_134" [net_hls.cc:240]   --->   Operation 1289 'select' 'select_ln340_308' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln340_135 = zext i10 %select_ln340_308 to i11" [net_hls.cc:240]   --->   Operation 1290 'zext' 'zext_ln340_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1291 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_135, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1291 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_309)   --->   "%tmp_300 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 432, i32 434)" [net_hls.cc:241]   --->   Operation 1292 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_309)   --->   "%trunc_ln746_135 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_300, i7 0)" [net_hls.cc:241]   --->   Operation 1293 'bitconcatenate' 'trunc_ln746_135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_309)   --->   "%tmp_1113 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 435)" [net_hls.cc:241]   --->   Operation 1294 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 436, i32 442)" [net_hls.cc:241]   --->   Operation 1295 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1296 [1/1] (0.86ns)   --->   "%icmp_ln785_136 = icmp ne i7 %tmp_144, 0" [net_hls.cc:241]   --->   Operation 1296 'icmp' 'icmp_ln785_136' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_309)   --->   "%or_ln785_199 = or i1 %tmp_1113, %icmp_ln785_136" [net_hls.cc:241]   --->   Operation 1297 'or' 'or_ln785_199' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1298 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_309 = select i1 %or_ln785_199, i10 -1, i10 %trunc_ln746_135" [net_hls.cc:241]   --->   Operation 1298 'select' 'select_ln340_309' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln340_136 = zext i10 %select_ln340_309 to i11" [net_hls.cc:241]   --->   Operation 1299 'zext' 'zext_ln340_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1300 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_136, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1300 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_310)   --->   "%tmp_301 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 432, i32 434)" [net_hls.cc:242]   --->   Operation 1301 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_310)   --->   "%trunc_ln746_136 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_301, i7 0)" [net_hls.cc:242]   --->   Operation 1302 'bitconcatenate' 'trunc_ln746_136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_310)   --->   "%tmp_1114 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 435)" [net_hls.cc:242]   --->   Operation 1303 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_145 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 436, i32 442)" [net_hls.cc:242]   --->   Operation 1304 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1305 [1/1] (0.86ns)   --->   "%icmp_ln785_137 = icmp ne i7 %tmp_145, 0" [net_hls.cc:242]   --->   Operation 1305 'icmp' 'icmp_ln785_137' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_310)   --->   "%or_ln785_200 = or i1 %tmp_1114, %icmp_ln785_137" [net_hls.cc:242]   --->   Operation 1306 'or' 'or_ln785_200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1307 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_310 = select i1 %or_ln785_200, i10 -1, i10 %trunc_ln746_136" [net_hls.cc:242]   --->   Operation 1307 'select' 'select_ln340_310' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln340_137 = zext i10 %select_ln340_310 to i11" [net_hls.cc:242]   --->   Operation 1308 'zext' 'zext_ln340_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1309 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_137, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1309 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_311)   --->   "%tmp_302 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 432, i32 434)" [net_hls.cc:243]   --->   Operation 1310 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_311)   --->   "%trunc_ln746_137 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_302, i7 0)" [net_hls.cc:243]   --->   Operation 1311 'bitconcatenate' 'trunc_ln746_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_311)   --->   "%tmp_1115 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 435)" [net_hls.cc:243]   --->   Operation 1312 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_146 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 436, i32 442)" [net_hls.cc:243]   --->   Operation 1313 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1314 [1/1] (0.86ns)   --->   "%icmp_ln785_138 = icmp ne i7 %tmp_146, 0" [net_hls.cc:243]   --->   Operation 1314 'icmp' 'icmp_ln785_138' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_311)   --->   "%or_ln785_201 = or i1 %tmp_1115, %icmp_ln785_138" [net_hls.cc:243]   --->   Operation 1315 'or' 'or_ln785_201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1316 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_311 = select i1 %or_ln785_201, i10 -1, i10 %trunc_ln746_137" [net_hls.cc:243]   --->   Operation 1316 'select' 'select_ln340_311' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln340_138 = zext i10 %select_ln340_311 to i11" [net_hls.cc:243]   --->   Operation 1317 'zext' 'zext_ln340_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1318 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_138, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1318 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_312)   --->   "%tmp_303 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 432, i32 434)" [net_hls.cc:244]   --->   Operation 1319 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_312)   --->   "%trunc_ln746_138 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_303, i7 0)" [net_hls.cc:244]   --->   Operation 1320 'bitconcatenate' 'trunc_ln746_138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_312)   --->   "%tmp_1116 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 435)" [net_hls.cc:244]   --->   Operation 1321 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_147 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 436, i32 442)" [net_hls.cc:244]   --->   Operation 1322 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1323 [1/1] (0.86ns)   --->   "%icmp_ln785_139 = icmp ne i7 %tmp_147, 0" [net_hls.cc:244]   --->   Operation 1323 'icmp' 'icmp_ln785_139' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_312)   --->   "%or_ln785_202 = or i1 %tmp_1116, %icmp_ln785_139" [net_hls.cc:244]   --->   Operation 1324 'or' 'or_ln785_202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1325 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_312 = select i1 %or_ln785_202, i10 -1, i10 %trunc_ln746_138" [net_hls.cc:244]   --->   Operation 1325 'select' 'select_ln340_312' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln340_139 = zext i10 %select_ln340_312 to i11" [net_hls.cc:244]   --->   Operation 1326 'zext' 'zext_ln340_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1327 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_139, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1327 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_313)   --->   "%tmp_304 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 448, i32 450)" [net_hls.cc:240]   --->   Operation 1328 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_313)   --->   "%trunc_ln746_139 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_304, i7 0)" [net_hls.cc:240]   --->   Operation 1329 'bitconcatenate' 'trunc_ln746_139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_313)   --->   "%tmp_1117 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 451)" [net_hls.cc:240]   --->   Operation 1330 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_148 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 452, i32 458)" [net_hls.cc:240]   --->   Operation 1331 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1332 [1/1] (0.86ns)   --->   "%icmp_ln785_140 = icmp ne i7 %tmp_148, 0" [net_hls.cc:240]   --->   Operation 1332 'icmp' 'icmp_ln785_140' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_313)   --->   "%or_ln785_203 = or i1 %tmp_1117, %icmp_ln785_140" [net_hls.cc:240]   --->   Operation 1333 'or' 'or_ln785_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1334 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_313 = select i1 %or_ln785_203, i10 -1, i10 %trunc_ln746_139" [net_hls.cc:240]   --->   Operation 1334 'select' 'select_ln340_313' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln340_140 = zext i10 %select_ln340_313 to i11" [net_hls.cc:240]   --->   Operation 1335 'zext' 'zext_ln340_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1336 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_140, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:240]   --->   Operation 1336 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_314)   --->   "%tmp_305 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 448, i32 450)" [net_hls.cc:241]   --->   Operation 1337 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_314)   --->   "%trunc_ln746_140 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_305, i7 0)" [net_hls.cc:241]   --->   Operation 1338 'bitconcatenate' 'trunc_ln746_140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_314)   --->   "%tmp_1118 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 451)" [net_hls.cc:241]   --->   Operation 1339 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_149 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 452, i32 458)" [net_hls.cc:241]   --->   Operation 1340 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1341 [1/1] (0.86ns)   --->   "%icmp_ln785_141 = icmp ne i7 %tmp_149, 0" [net_hls.cc:241]   --->   Operation 1341 'icmp' 'icmp_ln785_141' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_314)   --->   "%or_ln785_204 = or i1 %tmp_1118, %icmp_ln785_141" [net_hls.cc:241]   --->   Operation 1342 'or' 'or_ln785_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1343 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_314 = select i1 %or_ln785_204, i10 -1, i10 %trunc_ln746_140" [net_hls.cc:241]   --->   Operation 1343 'select' 'select_ln340_314' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln340_141 = zext i10 %select_ln340_314 to i11" [net_hls.cc:241]   --->   Operation 1344 'zext' 'zext_ln340_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1345 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_141, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:241]   --->   Operation 1345 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_315)   --->   "%tmp_306 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 448, i32 450)" [net_hls.cc:242]   --->   Operation 1346 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_315)   --->   "%trunc_ln746_141 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_306, i7 0)" [net_hls.cc:242]   --->   Operation 1347 'bitconcatenate' 'trunc_ln746_141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_315)   --->   "%tmp_1119 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 451)" [net_hls.cc:242]   --->   Operation 1348 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 452, i32 458)" [net_hls.cc:242]   --->   Operation 1349 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1350 [1/1] (0.86ns)   --->   "%icmp_ln785_142 = icmp ne i7 %tmp_150, 0" [net_hls.cc:242]   --->   Operation 1350 'icmp' 'icmp_ln785_142' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_315)   --->   "%or_ln785_205 = or i1 %tmp_1119, %icmp_ln785_142" [net_hls.cc:242]   --->   Operation 1351 'or' 'or_ln785_205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1352 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_315 = select i1 %or_ln785_205, i10 -1, i10 %trunc_ln746_141" [net_hls.cc:242]   --->   Operation 1352 'select' 'select_ln340_315' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln340_142 = zext i10 %select_ln340_315 to i11" [net_hls.cc:242]   --->   Operation 1353 'zext' 'zext_ln340_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1354 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_142, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:242]   --->   Operation 1354 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_316)   --->   "%tmp_307 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 448, i32 450)" [net_hls.cc:243]   --->   Operation 1355 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_316)   --->   "%trunc_ln746_142 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_307, i7 0)" [net_hls.cc:243]   --->   Operation 1356 'bitconcatenate' 'trunc_ln746_142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_316)   --->   "%tmp_1120 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 451)" [net_hls.cc:243]   --->   Operation 1357 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_151 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 452, i32 458)" [net_hls.cc:243]   --->   Operation 1358 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1359 [1/1] (0.86ns)   --->   "%icmp_ln785_143 = icmp ne i7 %tmp_151, 0" [net_hls.cc:243]   --->   Operation 1359 'icmp' 'icmp_ln785_143' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_316)   --->   "%or_ln785_206 = or i1 %tmp_1120, %icmp_ln785_143" [net_hls.cc:243]   --->   Operation 1360 'or' 'or_ln785_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1361 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_316 = select i1 %or_ln785_206, i10 -1, i10 %trunc_ln746_142" [net_hls.cc:243]   --->   Operation 1361 'select' 'select_ln340_316' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln340_143 = zext i10 %select_ln340_316 to i11" [net_hls.cc:243]   --->   Operation 1362 'zext' 'zext_ln340_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1363 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_143, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:243]   --->   Operation 1363 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_317)   --->   "%tmp_308 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 448, i32 450)" [net_hls.cc:244]   --->   Operation 1364 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_317)   --->   "%trunc_ln746_143 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_308, i7 0)" [net_hls.cc:244]   --->   Operation 1365 'bitconcatenate' 'trunc_ln746_143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_317)   --->   "%tmp_1121 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 451)" [net_hls.cc:244]   --->   Operation 1366 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_152 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 452, i32 458)" [net_hls.cc:244]   --->   Operation 1367 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1368 [1/1] (0.86ns)   --->   "%icmp_ln785_144 = icmp ne i7 %tmp_152, 0" [net_hls.cc:244]   --->   Operation 1368 'icmp' 'icmp_ln785_144' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_317)   --->   "%or_ln785_207 = or i1 %tmp_1121, %icmp_ln785_144" [net_hls.cc:244]   --->   Operation 1369 'or' 'or_ln785_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1370 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_317 = select i1 %or_ln785_207, i10 -1, i10 %trunc_ln746_143" [net_hls.cc:244]   --->   Operation 1370 'select' 'select_ln340_317' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln340_144 = zext i10 %select_ln340_317 to i11" [net_hls.cc:244]   --->   Operation 1371 'zext' 'zext_ln340_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1372 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_144, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:244]   --->   Operation 1372 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_318)   --->   "%tmp_309 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 464, i32 466)" [net_hls.cc:240]   --->   Operation 1373 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_318)   --->   "%trunc_ln746_144 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_309, i7 0)" [net_hls.cc:240]   --->   Operation 1374 'bitconcatenate' 'trunc_ln746_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_318)   --->   "%tmp_1122 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 467)" [net_hls.cc:240]   --->   Operation 1375 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_153 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 468, i32 474)" [net_hls.cc:240]   --->   Operation 1376 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1377 [1/1] (0.86ns)   --->   "%icmp_ln785_145 = icmp ne i7 %tmp_153, 0" [net_hls.cc:240]   --->   Operation 1377 'icmp' 'icmp_ln785_145' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_318)   --->   "%or_ln785_208 = or i1 %tmp_1122, %icmp_ln785_145" [net_hls.cc:240]   --->   Operation 1378 'or' 'or_ln785_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1379 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_318 = select i1 %or_ln785_208, i10 -1, i10 %trunc_ln746_144" [net_hls.cc:240]   --->   Operation 1379 'select' 'select_ln340_318' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln340_145 = zext i10 %select_ln340_318 to i11" [net_hls.cc:240]   --->   Operation 1380 'zext' 'zext_ln340_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1381 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_145, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1381 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_319)   --->   "%tmp_310 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 464, i32 466)" [net_hls.cc:241]   --->   Operation 1382 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_319)   --->   "%trunc_ln746_145 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_310, i7 0)" [net_hls.cc:241]   --->   Operation 1383 'bitconcatenate' 'trunc_ln746_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_319)   --->   "%tmp_1123 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 467)" [net_hls.cc:241]   --->   Operation 1384 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_154 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 468, i32 474)" [net_hls.cc:241]   --->   Operation 1385 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1386 [1/1] (0.86ns)   --->   "%icmp_ln785_146 = icmp ne i7 %tmp_154, 0" [net_hls.cc:241]   --->   Operation 1386 'icmp' 'icmp_ln785_146' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_319)   --->   "%or_ln785_209 = or i1 %tmp_1123, %icmp_ln785_146" [net_hls.cc:241]   --->   Operation 1387 'or' 'or_ln785_209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1388 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_319 = select i1 %or_ln785_209, i10 -1, i10 %trunc_ln746_145" [net_hls.cc:241]   --->   Operation 1388 'select' 'select_ln340_319' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln340_146 = zext i10 %select_ln340_319 to i11" [net_hls.cc:241]   --->   Operation 1389 'zext' 'zext_ln340_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1390 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_146, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1390 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_320)   --->   "%tmp_311 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 464, i32 466)" [net_hls.cc:242]   --->   Operation 1391 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_320)   --->   "%trunc_ln746_146 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_311, i7 0)" [net_hls.cc:242]   --->   Operation 1392 'bitconcatenate' 'trunc_ln746_146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_320)   --->   "%tmp_1124 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 467)" [net_hls.cc:242]   --->   Operation 1393 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_155 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 468, i32 474)" [net_hls.cc:242]   --->   Operation 1394 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1395 [1/1] (0.86ns)   --->   "%icmp_ln785_147 = icmp ne i7 %tmp_155, 0" [net_hls.cc:242]   --->   Operation 1395 'icmp' 'icmp_ln785_147' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_320)   --->   "%or_ln785_210 = or i1 %tmp_1124, %icmp_ln785_147" [net_hls.cc:242]   --->   Operation 1396 'or' 'or_ln785_210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1397 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_320 = select i1 %or_ln785_210, i10 -1, i10 %trunc_ln746_146" [net_hls.cc:242]   --->   Operation 1397 'select' 'select_ln340_320' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln340_147 = zext i10 %select_ln340_320 to i11" [net_hls.cc:242]   --->   Operation 1398 'zext' 'zext_ln340_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1399 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_147, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1399 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_321)   --->   "%tmp_312 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 464, i32 466)" [net_hls.cc:243]   --->   Operation 1400 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_321)   --->   "%trunc_ln746_147 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_312, i7 0)" [net_hls.cc:243]   --->   Operation 1401 'bitconcatenate' 'trunc_ln746_147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_321)   --->   "%tmp_1125 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 467)" [net_hls.cc:243]   --->   Operation 1402 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 468, i32 474)" [net_hls.cc:243]   --->   Operation 1403 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1404 [1/1] (0.86ns)   --->   "%icmp_ln785_148 = icmp ne i7 %tmp_156, 0" [net_hls.cc:243]   --->   Operation 1404 'icmp' 'icmp_ln785_148' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_321)   --->   "%or_ln785_211 = or i1 %tmp_1125, %icmp_ln785_148" [net_hls.cc:243]   --->   Operation 1405 'or' 'or_ln785_211' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1406 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_321 = select i1 %or_ln785_211, i10 -1, i10 %trunc_ln746_147" [net_hls.cc:243]   --->   Operation 1406 'select' 'select_ln340_321' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln340_148 = zext i10 %select_ln340_321 to i11" [net_hls.cc:243]   --->   Operation 1407 'zext' 'zext_ln340_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1408 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_148, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1408 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_322)   --->   "%tmp_313 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 464, i32 466)" [net_hls.cc:244]   --->   Operation 1409 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_322)   --->   "%trunc_ln746_148 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_313, i7 0)" [net_hls.cc:244]   --->   Operation 1410 'bitconcatenate' 'trunc_ln746_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_322)   --->   "%tmp_1126 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 467)" [net_hls.cc:244]   --->   Operation 1411 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_157 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 468, i32 474)" [net_hls.cc:244]   --->   Operation 1412 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1413 [1/1] (0.86ns)   --->   "%icmp_ln785_149 = icmp ne i7 %tmp_157, 0" [net_hls.cc:244]   --->   Operation 1413 'icmp' 'icmp_ln785_149' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_322)   --->   "%or_ln785_212 = or i1 %tmp_1126, %icmp_ln785_149" [net_hls.cc:244]   --->   Operation 1414 'or' 'or_ln785_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1415 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_322 = select i1 %or_ln785_212, i10 -1, i10 %trunc_ln746_148" [net_hls.cc:244]   --->   Operation 1415 'select' 'select_ln340_322' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln340_149 = zext i10 %select_ln340_322 to i11" [net_hls.cc:244]   --->   Operation 1416 'zext' 'zext_ln340_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1417 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_149, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1417 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_323)   --->   "%tmp_314 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 480, i32 482)" [net_hls.cc:240]   --->   Operation 1418 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_323)   --->   "%trunc_ln746_149 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_314, i7 0)" [net_hls.cc:240]   --->   Operation 1419 'bitconcatenate' 'trunc_ln746_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_323)   --->   "%tmp_1127 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 483)" [net_hls.cc:240]   --->   Operation 1420 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_158 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 484, i32 490)" [net_hls.cc:240]   --->   Operation 1421 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1422 [1/1] (0.86ns)   --->   "%icmp_ln785_150 = icmp ne i7 %tmp_158, 0" [net_hls.cc:240]   --->   Operation 1422 'icmp' 'icmp_ln785_150' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_323)   --->   "%or_ln785_213 = or i1 %tmp_1127, %icmp_ln785_150" [net_hls.cc:240]   --->   Operation 1423 'or' 'or_ln785_213' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1424 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_323 = select i1 %or_ln785_213, i10 -1, i10 %trunc_ln746_149" [net_hls.cc:240]   --->   Operation 1424 'select' 'select_ln340_323' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln340_150 = zext i10 %select_ln340_323 to i11" [net_hls.cc:240]   --->   Operation 1425 'zext' 'zext_ln340_150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1426 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_150, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:240]   --->   Operation 1426 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_324)   --->   "%tmp_315 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 480, i32 482)" [net_hls.cc:241]   --->   Operation 1427 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_324)   --->   "%trunc_ln746_150 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_315, i7 0)" [net_hls.cc:241]   --->   Operation 1428 'bitconcatenate' 'trunc_ln746_150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_324)   --->   "%tmp_1128 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 483)" [net_hls.cc:241]   --->   Operation 1429 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_159 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 484, i32 490)" [net_hls.cc:241]   --->   Operation 1430 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1431 [1/1] (0.86ns)   --->   "%icmp_ln785_151 = icmp ne i7 %tmp_159, 0" [net_hls.cc:241]   --->   Operation 1431 'icmp' 'icmp_ln785_151' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_324)   --->   "%or_ln785_214 = or i1 %tmp_1128, %icmp_ln785_151" [net_hls.cc:241]   --->   Operation 1432 'or' 'or_ln785_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1433 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_324 = select i1 %or_ln785_214, i10 -1, i10 %trunc_ln746_150" [net_hls.cc:241]   --->   Operation 1433 'select' 'select_ln340_324' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln340_151 = zext i10 %select_ln340_324 to i11" [net_hls.cc:241]   --->   Operation 1434 'zext' 'zext_ln340_151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1435 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_151, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:241]   --->   Operation 1435 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_325)   --->   "%tmp_316 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 480, i32 482)" [net_hls.cc:242]   --->   Operation 1436 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_325)   --->   "%trunc_ln746_151 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_316, i7 0)" [net_hls.cc:242]   --->   Operation 1437 'bitconcatenate' 'trunc_ln746_151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_325)   --->   "%tmp_1129 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 483)" [net_hls.cc:242]   --->   Operation 1438 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_160 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 484, i32 490)" [net_hls.cc:242]   --->   Operation 1439 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1440 [1/1] (0.86ns)   --->   "%icmp_ln785_152 = icmp ne i7 %tmp_160, 0" [net_hls.cc:242]   --->   Operation 1440 'icmp' 'icmp_ln785_152' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_325)   --->   "%or_ln785_215 = or i1 %tmp_1129, %icmp_ln785_152" [net_hls.cc:242]   --->   Operation 1441 'or' 'or_ln785_215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1442 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_325 = select i1 %or_ln785_215, i10 -1, i10 %trunc_ln746_151" [net_hls.cc:242]   --->   Operation 1442 'select' 'select_ln340_325' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln340_152 = zext i10 %select_ln340_325 to i11" [net_hls.cc:242]   --->   Operation 1443 'zext' 'zext_ln340_152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1444 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_152, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:242]   --->   Operation 1444 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_326)   --->   "%tmp_317 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 480, i32 482)" [net_hls.cc:243]   --->   Operation 1445 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_326)   --->   "%trunc_ln746_152 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_317, i7 0)" [net_hls.cc:243]   --->   Operation 1446 'bitconcatenate' 'trunc_ln746_152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_326)   --->   "%tmp_1130 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 483)" [net_hls.cc:243]   --->   Operation 1447 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_161 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 484, i32 490)" [net_hls.cc:243]   --->   Operation 1448 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1449 [1/1] (0.86ns)   --->   "%icmp_ln785_153 = icmp ne i7 %tmp_161, 0" [net_hls.cc:243]   --->   Operation 1449 'icmp' 'icmp_ln785_153' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_326)   --->   "%or_ln785_216 = or i1 %tmp_1130, %icmp_ln785_153" [net_hls.cc:243]   --->   Operation 1450 'or' 'or_ln785_216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1451 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_326 = select i1 %or_ln785_216, i10 -1, i10 %trunc_ln746_152" [net_hls.cc:243]   --->   Operation 1451 'select' 'select_ln340_326' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln340_153 = zext i10 %select_ln340_326 to i11" [net_hls.cc:243]   --->   Operation 1452 'zext' 'zext_ln340_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1453 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_153, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:243]   --->   Operation 1453 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_327)   --->   "%tmp_318 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 480, i32 482)" [net_hls.cc:244]   --->   Operation 1454 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_327)   --->   "%trunc_ln746_153 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_318, i7 0)" [net_hls.cc:244]   --->   Operation 1455 'bitconcatenate' 'trunc_ln746_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_327)   --->   "%tmp_1131 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 483)" [net_hls.cc:244]   --->   Operation 1456 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_162 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 484, i32 490)" [net_hls.cc:244]   --->   Operation 1457 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1458 [1/1] (0.86ns)   --->   "%icmp_ln785_154 = icmp ne i7 %tmp_162, 0" [net_hls.cc:244]   --->   Operation 1458 'icmp' 'icmp_ln785_154' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_327)   --->   "%or_ln785_217 = or i1 %tmp_1131, %icmp_ln785_154" [net_hls.cc:244]   --->   Operation 1459 'or' 'or_ln785_217' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1460 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_327 = select i1 %or_ln785_217, i10 -1, i10 %trunc_ln746_153" [net_hls.cc:244]   --->   Operation 1460 'select' 'select_ln340_327' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln340_154 = zext i10 %select_ln340_327 to i11" [net_hls.cc:244]   --->   Operation 1461 'zext' 'zext_ln340_154' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1462 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_154, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:244]   --->   Operation 1462 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_328)   --->   "%tmp_319 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 496, i32 498)" [net_hls.cc:240]   --->   Operation 1463 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_328)   --->   "%trunc_ln746_154 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_319, i7 0)" [net_hls.cc:240]   --->   Operation 1464 'bitconcatenate' 'trunc_ln746_154' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_328)   --->   "%tmp_1132 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 499)" [net_hls.cc:240]   --->   Operation 1465 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_163 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 500, i32 506)" [net_hls.cc:240]   --->   Operation 1466 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1467 [1/1] (0.86ns)   --->   "%icmp_ln785_155 = icmp ne i7 %tmp_163, 0" [net_hls.cc:240]   --->   Operation 1467 'icmp' 'icmp_ln785_155' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_328)   --->   "%or_ln785_218 = or i1 %tmp_1132, %icmp_ln785_155" [net_hls.cc:240]   --->   Operation 1468 'or' 'or_ln785_218' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1469 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_328 = select i1 %or_ln785_218, i10 -1, i10 %trunc_ln746_154" [net_hls.cc:240]   --->   Operation 1469 'select' 'select_ln340_328' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln340_155 = zext i10 %select_ln340_328 to i11" [net_hls.cc:240]   --->   Operation 1470 'zext' 'zext_ln340_155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1471 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_155, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:240]   --->   Operation 1471 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_329)   --->   "%tmp_320 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_1_load, i32 496, i32 498)" [net_hls.cc:241]   --->   Operation 1472 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_329)   --->   "%trunc_ln746_155 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_320, i7 0)" [net_hls.cc:241]   --->   Operation 1473 'bitconcatenate' 'trunc_ln746_155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_329)   --->   "%tmp_1133 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_1_load, i32 499)" [net_hls.cc:241]   --->   Operation 1474 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_164 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_1_load, i32 500, i32 506)" [net_hls.cc:241]   --->   Operation 1475 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1476 [1/1] (0.86ns)   --->   "%icmp_ln785_156 = icmp ne i7 %tmp_164, 0" [net_hls.cc:241]   --->   Operation 1476 'icmp' 'icmp_ln785_156' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_329)   --->   "%or_ln785_219 = or i1 %tmp_1133, %icmp_ln785_156" [net_hls.cc:241]   --->   Operation 1477 'or' 'or_ln785_219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1478 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_329 = select i1 %or_ln785_219, i10 -1, i10 %trunc_ln746_155" [net_hls.cc:241]   --->   Operation 1478 'select' 'select_ln340_329' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln340_156 = zext i10 %select_ln340_329 to i11" [net_hls.cc:241]   --->   Operation 1479 'zext' 'zext_ln340_156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1480 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_156, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:241]   --->   Operation 1480 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_330)   --->   "%tmp_321 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_2_load, i32 496, i32 498)" [net_hls.cc:242]   --->   Operation 1481 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_330)   --->   "%trunc_ln746_156 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_321, i7 0)" [net_hls.cc:242]   --->   Operation 1482 'bitconcatenate' 'trunc_ln746_156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_330)   --->   "%tmp_1134 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_2_load, i32 499)" [net_hls.cc:242]   --->   Operation 1483 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_165 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_2_load, i32 500, i32 506)" [net_hls.cc:242]   --->   Operation 1484 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1485 [1/1] (0.86ns)   --->   "%icmp_ln785_157 = icmp ne i7 %tmp_165, 0" [net_hls.cc:242]   --->   Operation 1485 'icmp' 'icmp_ln785_157' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_330)   --->   "%or_ln785_220 = or i1 %tmp_1134, %icmp_ln785_157" [net_hls.cc:242]   --->   Operation 1486 'or' 'or_ln785_220' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1487 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_330 = select i1 %or_ln785_220, i10 -1, i10 %trunc_ln746_156" [net_hls.cc:242]   --->   Operation 1487 'select' 'select_ln340_330' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln340_157 = zext i10 %select_ln340_330 to i11" [net_hls.cc:242]   --->   Operation 1488 'zext' 'zext_ln340_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1489 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_157, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:242]   --->   Operation 1489 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_331)   --->   "%tmp_322 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_3_load, i32 496, i32 498)" [net_hls.cc:243]   --->   Operation 1490 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_331)   --->   "%trunc_ln746_157 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_322, i7 0)" [net_hls.cc:243]   --->   Operation 1491 'bitconcatenate' 'trunc_ln746_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_331)   --->   "%tmp_1135 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_3_load, i32 499)" [net_hls.cc:243]   --->   Operation 1492 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_166 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_3_load, i32 500, i32 506)" [net_hls.cc:243]   --->   Operation 1493 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1494 [1/1] (0.86ns)   --->   "%icmp_ln785_158 = icmp ne i7 %tmp_166, 0" [net_hls.cc:243]   --->   Operation 1494 'icmp' 'icmp_ln785_158' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_331)   --->   "%or_ln785_221 = or i1 %tmp_1135, %icmp_ln785_158" [net_hls.cc:243]   --->   Operation 1495 'or' 'or_ln785_221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1496 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_331 = select i1 %or_ln785_221, i10 -1, i10 %trunc_ln746_157" [net_hls.cc:243]   --->   Operation 1496 'select' 'select_ln340_331' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln340_158 = zext i10 %select_ln340_331 to i11" [net_hls.cc:243]   --->   Operation 1497 'zext' 'zext_ln340_158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1498 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_158, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:243]   --->   Operation 1498 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_332)   --->   "%tmp_323 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_4_load, i32 496, i32 498)" [net_hls.cc:244]   --->   Operation 1499 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_332)   --->   "%trunc_ln746_158 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_323, i7 0)" [net_hls.cc:244]   --->   Operation 1500 'bitconcatenate' 'trunc_ln746_158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_332)   --->   "%tmp_1136 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_4_load, i32 499)" [net_hls.cc:244]   --->   Operation 1501 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_167 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_4_load, i32 500, i32 506)" [net_hls.cc:244]   --->   Operation 1502 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1503 [1/1] (0.86ns)   --->   "%icmp_ln785_159 = icmp ne i7 %tmp_167, 0" [net_hls.cc:244]   --->   Operation 1503 'icmp' 'icmp_ln785_159' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_332)   --->   "%or_ln785_222 = or i1 %tmp_1136, %icmp_ln785_159" [net_hls.cc:244]   --->   Operation 1504 'or' 'or_ln785_222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1505 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_332 = select i1 %or_ln785_222, i10 -1, i10 %trunc_ln746_158" [net_hls.cc:244]   --->   Operation 1505 'select' 'select_ln340_332' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln340_159 = zext i10 %select_ln340_332 to i11" [net_hls.cc:244]   --->   Operation 1506 'zext' 'zext_ln340_159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1507 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_159, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:244]   --->   Operation 1507 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_12 : Operation 1508 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:246]   --->   Operation 1508 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read on port 'weight_3x3_index' [46]  (0 ns)
	'call' operation ('call_ln220', net_hls.cc:220) to 'load_weight_3x3_from' [51]  (1.9 ns)

 <State 2>: 1.13ns
The critical path consists of the following:
	wire read on port 'weights_all_index' [44]  (0 ns)
	'add' operation ('add_ln647', net_hls.cc:233) [55]  (1.13 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('weights_all_V_addr', net_hls.cc:233) [57]  (0 ns)
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [58]  (2.62 ns)

 <State 10>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', net_hls.cc:231) [61]  (0 ns)
	'icmp' operation ('icmp_ln231', net_hls.cc:231) [62]  (0.884 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus read on port 'conv_weight_3x3_all_V' (net_hls.cc:233) [69]  (2.62 ns)
	'store' operation ('store_ln233', net_hls.cc:233) of variable 'DATA[2].V', net_hls.cc:233 on local variable 'DATA[7].V' [76]  (0 ns)

 <State 12>: 2.12ns
The critical path consists of the following:
	'load' operation ('DATA_7_V_load', net_hls.cc:240) on local variable 'DATA[7].V' [91]  (0 ns)
	'icmp' operation ('icmp_ln785', net_hls.cc:240) [100]  (0.863 ns)
	'or' operation ('or_ln785', net_hls.cc:240) [101]  (0 ns)
	'select' operation ('select_ln340', net_hls.cc:240) [102]  (0.47 ns)
	'store' operation ('store_ln240', net_hls.cc:240) of variable 'zext_ln340', net_hls.cc:240 on array 'relu_shiftx_buf_V_0' [104]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
