#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d56ce379d80 .scope module, "tb_conv2d" "tb_conv2d" 2 3;
 .timescale -9 -12;
P_0x5d56ce3a9780 .param/l "ADDR_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x5d56ce3a97c0 .param/l "BATCH_SIZE" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x5d56ce3a9800 .param/l "DATA_WIDTH" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x5d56ce3a9840 .param/l "INPUT_MEM_SIZE" 0 2 20, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>;
P_0x5d56ce3a9880 .param/l "IN_CHANNELS" 0 2 6, +C4<00000000000000000000000000000010>;
P_0x5d56ce3a98c0 .param/l "IN_HEIGHT" 0 2 8, +C4<00000000000000000000000000000100>;
P_0x5d56ce3a9900 .param/l "IN_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x5d56ce3a9940 .param/l "KERNEL_SIZE" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x5d56ce3a9980 .param/l "OUTPUT_MEM_SIZE" 0 2 21, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100>;
P_0x5d56ce3a99c0 .param/l "OUT_CHANNELS" 0 2 7, +C4<00000000000000000000000000000001>;
P_0x5d56ce3a9a00 .param/l "OUT_HEIGHT" 0 2 16, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5d56ce3a9a40 .param/l "OUT_WIDTH" 0 2 17, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5d56ce3a9a80 .param/l "PADDING" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x5d56ce3a9ac0 .param/l "STRIDE" 0 2 11, +C4<00000000000000000000000000000010>;
L_0x5d56ce3fedd0 .functor AND 1, v0x5d56ce3fa0e0_0, L_0x5d56ce3fa4e0, C4<1>, C4<1>;
v0x5d56ce3fc7c0_0 .net *"_ivl_0", 127 0, L_0x5d56ce400960;  1 drivers
v0x5d56ce3fc8c0_0 .net *"_ivl_10", 7 0, L_0x5d56ce410b00;  1 drivers
v0x5d56ce3fc9a0_0 .net *"_ivl_12", 31 0, L_0x5d56ce410ba0;  1 drivers
L_0x7dbf0266e0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d56ce3fca60_0 .net *"_ivl_15", 23 0, L_0x7dbf0266e0a8;  1 drivers
L_0x7dbf0266e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d56ce3fcb40_0 .net/2u *"_ivl_16", 31 0, L_0x7dbf0266e0f0;  1 drivers
v0x5d56ce3fcc70_0 .net *"_ivl_18", 31 0, L_0x5d56ce410ce0;  1 drivers
L_0x7dbf0266e018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d56ce3fcd50_0 .net *"_ivl_3", 111 0, L_0x7dbf0266e018;  1 drivers
L_0x7dbf0266e060 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5d56ce3fce30_0 .net/2u *"_ivl_4", 127 0, L_0x7dbf0266e060;  1 drivers
v0x5d56ce3fcf10_0 .net *"_ivl_6", 0 0, L_0x5d56ce3fa4e0;  1 drivers
v0x5d56ce3fcfd0_0 .net *"_ivl_9", 0 0, L_0x5d56ce3fedd0;  1 drivers
v0x5d56ce3fd090 .array "bias", 0 0, 7 0;
v0x5d56ce3fd170_0 .var "clk", 0 0;
v0x5d56ce3fd210_0 .var "counting", 0 0;
v0x5d56ce3fd2b0_0 .var/i "cycle_count", 31 0;
v0x5d56ce3fd390_0 .net "done", 0 0, v0x5d56ce3f9ca0_0;  1 drivers
v0x5d56ce3fd460_0 .var/real "execution_time_us", 0 0;
v0x5d56ce3fd500_0 .var/i "f", 31 0;
v0x5d56ce3fd5e0_0 .var/i "i", 31 0;
v0x5d56ce3fd6c0_0 .net "input_addr", 15 0, v0x5d56ce3f9e40_0;  1 drivers
v0x5d56ce3fd7b0_0 .net "input_data", 7 0, L_0x5d56ce410e70;  1 drivers
v0x5d56ce3fd880_0 .net "input_en", 0 0, v0x5d56ce3fa0e0_0;  1 drivers
v0x5d56ce3fd950 .array "input_mem", 31 0, 7 0;
v0x5d56ce3fd9f0_0 .net "output_addr", 15 0, v0x5d56ce3fb840_0;  1 drivers
v0x5d56ce3fdac0_0 .net "output_data", 7 0, v0x5d56ce3fb920_0;  1 drivers
v0x5d56ce3fdb90_0 .net "output_en", 0 0, v0x5d56ce3fba00_0;  1 drivers
v0x5d56ce3fdc60 .array "output_mem", 3 0, 7 0;
v0x5d56ce3fdd00_0 .net "output_we", 0 0, v0x5d56ce3fbac0_0;  1 drivers
v0x5d56ce3fddd0_0 .var "rst", 0 0;
v0x5d56ce3fdea0_0 .var "start", 0 0;
v0x5d56ce3fdf70_0 .net "valid", 0 0, v0x5d56ce3fbde0_0;  1 drivers
v0x5d56ce3fe040 .array "weights", 7 0, 7 0;
E_0x5d56ce36a2f0 .event anyedge, v0x5d56ce3f9ca0_0;
L_0x5d56ce400960 .concat [ 16 112 0 0], v0x5d56ce3f9e40_0, L_0x7dbf0266e018;
L_0x5d56ce3fa4e0 .cmp/gt 128, L_0x7dbf0266e060, L_0x5d56ce400960;
L_0x5d56ce410b00 .array/port v0x5d56ce3fd950, v0x5d56ce3f9e40_0;
L_0x5d56ce410ba0 .concat [ 8 24 0 0], L_0x5d56ce410b00, L_0x7dbf0266e0a8;
L_0x5d56ce410ce0 .functor MUXZ 32, L_0x7dbf0266e0f0, L_0x5d56ce410ba0, L_0x5d56ce3fedd0, C4<>;
L_0x5d56ce410e70 .part L_0x5d56ce410ce0, 0, 8;
S_0x5d56ce37af90 .scope module, "uut" "conv2d" 2 57, 3 1 0, S_0x5d56ce379d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "valid";
    .port_info 5 /OUTPUT 16 "input_addr";
    .port_info 6 /INPUT 8 "input_data";
    .port_info 7 /OUTPUT 1 "input_en";
    .port_info 8 /OUTPUT 16 "output_addr";
    .port_info 9 /OUTPUT 8 "output_data";
    .port_info 10 /OUTPUT 1 "output_we";
    .port_info 11 /OUTPUT 1 "output_en";
P_0x5d56ce3de5a0 .param/l "ADDR_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5d56ce3de5e0 .param/l "BATCH_SIZE" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x5d56ce3de620 .param/l "COMPUTE_CONV" 1 3 56, C4<0101>;
P_0x5d56ce3de660 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x5d56ce3de6a0 .param/l "DONE_ST" 1 3 59, C4<1000>;
P_0x5d56ce3de6e0 .param/l "IDLE" 1 3 51, C4<0000>;
P_0x5d56ce3de720 .param/l "INIT_WINDOW" 1 3 52, C4<0001>;
P_0x5d56ce3de760 .param/l "IN_CHANNELS" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x5d56ce3de7a0 .param/l "IN_HEIGHT" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5d56ce3de7e0 .param/l "IN_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_0x5d56ce3de820 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x5d56ce3de860 .param/l "MAX_CHANNELS" 1 3 36, +C4<00000000000000000000000000001000>;
P_0x5d56ce3de8a0 .param/l "OUT_CHANNELS" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x5d56ce3de8e0 .param/l "OUT_HEIGHT" 1 3 33, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5d56ce3de920 .param/l "OUT_WIDTH" 1 3 34, +C4<0000000000000000000000000000000000000000000000000000000000000000010>;
P_0x5d56ce3de960 .param/l "PADDING" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x5d56ce3de9a0 .param/l "READ_BIAS" 1 3 53, C4<0010>;
P_0x5d56ce3de9e0 .param/l "READ_INPUT" 1 3 55, C4<0100>;
P_0x5d56ce3dea20 .param/l "SLIDE_WINDOW" 1 3 54, C4<0011>;
P_0x5d56ce3dea60 .param/l "STORE_RESULT" 1 3 57, C4<0110>;
P_0x5d56ce3deaa0 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5d56ce3deae0 .param/l "WEIGHT_SIZE" 1 3 35, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x5d56ce3deb20 .param/l "WRITE_OUTPUT" 1 3 58, C4<0111>;
v0x5d56ce3d5080_0 .net/s *"_ivl_1", 15 0, L_0x5d56ce3fe0e0;  1 drivers
v0x5d56ce3d5ee0_0 .net/s *"_ivl_12", 15 0, L_0x5d56ce3fe4d0;  1 drivers
v0x5d56ce3d7a40_0 .net/s *"_ivl_17", 15 0, L_0x5d56ce3fe780;  1 drivers
v0x5d56ce3d7ea0_0 .net/s *"_ivl_20", 15 0, L_0x5d56ce3fe820;  1 drivers
v0x5d56ce3d9ed0_0 .net/s *"_ivl_25", 15 0, L_0x5d56ce3feab0;  1 drivers
v0x5d56ce3c2c50_0 .net/s *"_ivl_28", 15 0, L_0x5d56ce3febb0;  1 drivers
v0x5d56ce3f8c70_0 .net/s *"_ivl_33", 15 0, L_0x5d56ce3fee40;  1 drivers
v0x5d56ce3f8d50_0 .net/s *"_ivl_36", 15 0, L_0x5d56ce3feee0;  1 drivers
v0x5d56ce3f8e30_0 .net/s *"_ivl_4", 15 0, L_0x5d56ce3fe1e0;  1 drivers
v0x5d56ce3f8fa0_0 .net/s *"_ivl_41", 15 0, L_0x5d56ce3ff1d0;  1 drivers
v0x5d56ce3f9080_0 .net/s *"_ivl_44", 15 0, L_0x5d56ce3ff300;  1 drivers
v0x5d56ce3f9160_0 .net/s *"_ivl_49", 15 0, L_0x5d56ce3ff610;  1 drivers
v0x5d56ce3f9240_0 .net/s *"_ivl_52", 15 0, L_0x5d56ce3ff6b0;  1 drivers
v0x5d56ce3f9320_0 .net/s *"_ivl_57", 15 0, L_0x5d56ce3ff930;  1 drivers
v0x5d56ce3f9400_0 .net/s *"_ivl_60", 15 0, L_0x5d56ce3ffa90;  1 drivers
v0x5d56ce3f94e0_0 .net/s *"_ivl_9", 15 0, L_0x5d56ce3fe400;  1 drivers
v0x5d56ce3f95c0_0 .var/s "accumulator", 15 0;
v0x5d56ce3f96a0_0 .var "batch_idx", 7 0;
v0x5d56ce3f9780 .array/s "bias", 0 0, 7 0;
v0x5d56ce3f9860_0 .var/s "bias_val", 7 0;
v0x5d56ce3f9940_0 .net "clk", 0 0, v0x5d56ce3fd170_0;  1 drivers
v0x5d56ce3f9a00_0 .var "computed_input_addr", 15 0;
v0x5d56ce3f9ae0_0 .var "computed_output_addr", 15 0;
v0x5d56ce3f9bc0_0 .var "computed_weight_addr", 15 0;
v0x5d56ce3f9ca0_0 .var "done", 0 0;
v0x5d56ce3f9d60_0 .var "in_ch_idx", 7 0;
v0x5d56ce3f9e40_0 .var "input_addr", 15 0;
v0x5d56ce3f9f20_0 .var/s "input_col", 15 0;
v0x5d56ce3fa000_0 .net "input_data", 7 0, L_0x5d56ce410e70;  alias, 1 drivers
v0x5d56ce3fa0e0_0 .var "input_en", 0 0;
v0x5d56ce3fa1a0_0 .var/s "input_row", 15 0;
v0x5d56ce3fa280_0 .var/s "input_val", 7 0;
v0x5d56ce3fa360_0 .var "input_valid", 0 0;
v0x5d56ce3fa420 .array/s "input_vals", 7 0, 7 0;
v0x5d56ce3fa5e0_0 .var "kernel_col", 7 0;
v0x5d56ce3fa6c0_0 .var "kernel_row", 7 0;
v0x5d56ce3fa7a0_0 .net/s "mac_ch0", 15 0, L_0x5d56ce3fe2e0;  1 drivers
v0x5d56ce3fa880_0 .net/s "mac_ch1", 15 0, L_0x5d56ce3fe5d0;  1 drivers
v0x5d56ce3fa960_0 .net/s "mac_ch2", 15 0, L_0x5d56ce3fe940;  1 drivers
v0x5d56ce3faa40_0 .net/s "mac_ch3", 15 0, L_0x5d56ce3fecb0;  1 drivers
v0x5d56ce3fab20_0 .net/s "mac_ch4", 15 0, L_0x5d56ce3ff060;  1 drivers
v0x5d56ce3fac00_0 .net/s "mac_ch5", 15 0, L_0x5d56ce3ff400;  1 drivers
v0x5d56ce3face0_0 .net/s "mac_ch6", 15 0, L_0x5d56ce3ff570;  1 drivers
v0x5d56ce3fadc0_0 .net/s "mac_ch7", 15 0, L_0x5d56ce3ffb90;  1 drivers
v0x5d56ce3faea0_0 .var/s "mac_result", 15 0;
v0x5d56ce3faf80_0 .net/s "mac_sum_01", 15 0, L_0x5d56ce3ffdd0;  1 drivers
v0x5d56ce3fb060_0 .net/s "mac_sum_0123", 15 0, L_0x5d56ce4004a0;  1 drivers
v0x5d56ce3fb140_0 .net/s "mac_sum_23", 15 0, L_0x5d56ce3fff10;  1 drivers
v0x5d56ce3fb220_0 .net/s "mac_sum_45", 15 0, L_0x5d56ce400130;  1 drivers
v0x5d56ce3fb300_0 .net/s "mac_sum_4567", 15 0, L_0x5d56ce4005e0;  1 drivers
v0x5d56ce3fb3e0_0 .net/s "mac_sum_67", 15 0, L_0x5d56ce400270;  1 drivers
v0x5d56ce3fb4c0_0 .net/s "mac_sum_final", 15 0, L_0x5d56ce400820;  1 drivers
v0x5d56ce3fb5a0_0 .var "out_ch_idx", 7 0;
v0x5d56ce3fb680_0 .var "out_col", 7 0;
v0x5d56ce3fb760_0 .var "out_row", 7 0;
v0x5d56ce3fb840_0 .var "output_addr", 15 0;
v0x5d56ce3fb920_0 .var "output_data", 7 0;
v0x5d56ce3fba00_0 .var "output_en", 0 0;
v0x5d56ce3fbac0_0 .var "output_we", 0 0;
v0x5d56ce3fbb80_0 .net "rst", 0 0, v0x5d56ce3fddd0_0;  1 drivers
v0x5d56ce3fbc40_0 .net "start", 0 0, v0x5d56ce3fdea0_0;  1 drivers
v0x5d56ce3fbd00_0 .var "state", 3 0;
v0x5d56ce3fbde0_0 .var "valid", 0 0;
v0x5d56ce3fbea0 .array/s "weight_vals", 7 0, 7 0;
v0x5d56ce3fc0b0 .array/s "weights", 7 0, 7 0;
v0x5d56ce3fc580_0 .var "within_bounds", 0 0;
E_0x5d56ce3dc740 .event posedge, v0x5d56ce3f9940_0;
E_0x5d56ce3dcbc0/0 .event anyedge, v0x5d56ce3fb760_0, v0x5d56ce3fa6c0_0, v0x5d56ce3fb680_0, v0x5d56ce3fa5e0_0;
E_0x5d56ce3dcbc0/1 .event anyedge, v0x5d56ce3fa1a0_0, v0x5d56ce3f9f20_0, v0x5d56ce3f96a0_0, v0x5d56ce3f9d60_0;
E_0x5d56ce3dcbc0/2 .event anyedge, v0x5d56ce3fb5a0_0;
E_0x5d56ce3dcbc0 .event/or E_0x5d56ce3dcbc0/0, E_0x5d56ce3dcbc0/1, E_0x5d56ce3dcbc0/2;
E_0x5d56ce3dcd70/0 .event anyedge, v0x5d56ce3fa7a0_0, v0x5d56ce3faf80_0, v0x5d56ce3fa960_0, v0x5d56ce3fb060_0;
E_0x5d56ce3dcd70/1 .event anyedge, v0x5d56ce3fab20_0, v0x5d56ce3fb220_0, v0x5d56ce3face0_0, v0x5d56ce3fb4c0_0;
E_0x5d56ce3dcd70 .event/or E_0x5d56ce3dcd70/0, E_0x5d56ce3dcd70/1;
v0x5d56ce3fa420_0 .array/port v0x5d56ce3fa420, 0;
L_0x5d56ce3fe0e0 .extend/s 16, v0x5d56ce3fa420_0;
v0x5d56ce3fbea0_0 .array/port v0x5d56ce3fbea0, 0;
L_0x5d56ce3fe1e0 .extend/s 16, v0x5d56ce3fbea0_0;
L_0x5d56ce3fe2e0 .arith/mult 16, L_0x5d56ce3fe0e0, L_0x5d56ce3fe1e0;
v0x5d56ce3fa420_1 .array/port v0x5d56ce3fa420, 1;
L_0x5d56ce3fe400 .extend/s 16, v0x5d56ce3fa420_1;
v0x5d56ce3fbea0_1 .array/port v0x5d56ce3fbea0, 1;
L_0x5d56ce3fe4d0 .extend/s 16, v0x5d56ce3fbea0_1;
L_0x5d56ce3fe5d0 .arith/mult 16, L_0x5d56ce3fe400, L_0x5d56ce3fe4d0;
v0x5d56ce3fa420_2 .array/port v0x5d56ce3fa420, 2;
L_0x5d56ce3fe780 .extend/s 16, v0x5d56ce3fa420_2;
v0x5d56ce3fbea0_2 .array/port v0x5d56ce3fbea0, 2;
L_0x5d56ce3fe820 .extend/s 16, v0x5d56ce3fbea0_2;
L_0x5d56ce3fe940 .arith/mult 16, L_0x5d56ce3fe780, L_0x5d56ce3fe820;
v0x5d56ce3fa420_3 .array/port v0x5d56ce3fa420, 3;
L_0x5d56ce3feab0 .extend/s 16, v0x5d56ce3fa420_3;
v0x5d56ce3fbea0_3 .array/port v0x5d56ce3fbea0, 3;
L_0x5d56ce3febb0 .extend/s 16, v0x5d56ce3fbea0_3;
L_0x5d56ce3fecb0 .arith/mult 16, L_0x5d56ce3feab0, L_0x5d56ce3febb0;
v0x5d56ce3fa420_4 .array/port v0x5d56ce3fa420, 4;
L_0x5d56ce3fee40 .extend/s 16, v0x5d56ce3fa420_4;
v0x5d56ce3fbea0_4 .array/port v0x5d56ce3fbea0, 4;
L_0x5d56ce3feee0 .extend/s 16, v0x5d56ce3fbea0_4;
L_0x5d56ce3ff060 .arith/mult 16, L_0x5d56ce3fee40, L_0x5d56ce3feee0;
v0x5d56ce3fa420_5 .array/port v0x5d56ce3fa420, 5;
L_0x5d56ce3ff1d0 .extend/s 16, v0x5d56ce3fa420_5;
v0x5d56ce3fbea0_5 .array/port v0x5d56ce3fbea0, 5;
L_0x5d56ce3ff300 .extend/s 16, v0x5d56ce3fbea0_5;
L_0x5d56ce3ff400 .arith/mult 16, L_0x5d56ce3ff1d0, L_0x5d56ce3ff300;
v0x5d56ce3fa420_6 .array/port v0x5d56ce3fa420, 6;
L_0x5d56ce3ff610 .extend/s 16, v0x5d56ce3fa420_6;
v0x5d56ce3fbea0_6 .array/port v0x5d56ce3fbea0, 6;
L_0x5d56ce3ff6b0 .extend/s 16, v0x5d56ce3fbea0_6;
L_0x5d56ce3ff570 .arith/mult 16, L_0x5d56ce3ff610, L_0x5d56ce3ff6b0;
v0x5d56ce3fa420_7 .array/port v0x5d56ce3fa420, 7;
L_0x5d56ce3ff930 .extend/s 16, v0x5d56ce3fa420_7;
v0x5d56ce3fbea0_7 .array/port v0x5d56ce3fbea0, 7;
L_0x5d56ce3ffa90 .extend/s 16, v0x5d56ce3fbea0_7;
L_0x5d56ce3ffb90 .arith/mult 16, L_0x5d56ce3ff930, L_0x5d56ce3ffa90;
L_0x5d56ce3ffdd0 .arith/sum 16, L_0x5d56ce3fe2e0, L_0x5d56ce3fe5d0;
L_0x5d56ce3fff10 .arith/sum 16, L_0x5d56ce3fe940, L_0x5d56ce3fecb0;
L_0x5d56ce400130 .arith/sum 16, L_0x5d56ce3ff060, L_0x5d56ce3ff400;
L_0x5d56ce400270 .arith/sum 16, L_0x5d56ce3ff570, L_0x5d56ce3ffb90;
L_0x5d56ce4004a0 .arith/sum 16, L_0x5d56ce3ffdd0, L_0x5d56ce3fff10;
L_0x5d56ce4005e0 .arith/sum 16, L_0x5d56ce400130, L_0x5d56ce400270;
L_0x5d56ce400820 .arith/sum 16, L_0x5d56ce4004a0, L_0x5d56ce4005e0;
    .scope S_0x5d56ce37af90;
T_0 ;
    %wait E_0x5d56ce3dc740;
    %load/vec4 v0x5d56ce3fbb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 45 "$readmemh", "weights.txt", v0x5d56ce3fc0b0 {0 0 0};
    %vpi_call 3 46 "$readmemh", "bias.txt", v0x5d56ce3f9780 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d56ce37af90;
T_1 ;
    %wait E_0x5d56ce3dcd70;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0x5d56ce3faf80_0;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5d56ce3fa7a0_0;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5d56ce3faf80_0;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5d56ce3faf80_0;
    %load/vec4 v0x5d56ce3fa960_0;
    %add;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5d56ce3fb060_0;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5d56ce3fb060_0;
    %load/vec4 v0x5d56ce3fab20_0;
    %add;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5d56ce3fb060_0;
    %load/vec4 v0x5d56ce3fb220_0;
    %add;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5d56ce3fb060_0;
    %load/vec4 v0x5d56ce3fb220_0;
    %add;
    %load/vec4 v0x5d56ce3face0_0;
    %add;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5d56ce3fb4c0_0;
    %store/vec4 v0x5d56ce3faea0_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d56ce37af90;
T_2 ;
    %wait E_0x5d56ce3dcbc0;
    %load/vec4 v0x5d56ce3fb760_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5d56ce3fa6c0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5d56ce3fa1a0_0, 0, 16;
    %load/vec4 v0x5d56ce3fb680_0;
    %pad/s 32;
    %muli 2, 0, 32;
    %load/vec4 v0x5d56ce3fa5e0_0;
    %pad/s 32;
    %add;
    %subi 0, 0, 32;
    %pad/s 16;
    %store/vec4 v0x5d56ce3f9f20_0, 0, 16;
    %load/vec4 v0x5d56ce3fa1a0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.2, 5;
    %load/vec4 v0x5d56ce3fa1a0_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.1, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5d56ce3f9f20_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x5d56ce3f9f20_0;
    %pad/s 32;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %store/vec4 v0x5d56ce3fc580_0, 0, 1;
    %load/vec4 v0x5d56ce3f96a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5d56ce3f9d60_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %load/vec4 v0x5d56ce3fa1a0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5d56ce3f9f20_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5d56ce3f9a00_0, 0, 16;
    %load/vec4 v0x5d56ce3fb5a0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x5d56ce3f9d60_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x5d56ce3fa6c0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x5d56ce3fa5e0_0;
    %pad/u 32;
    %add;
    %pad/u 16;
    %store/vec4 v0x5d56ce3f9bc0_0, 0, 16;
    %load/vec4 v0x5d56ce3f96a0_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %load/vec4 v0x5d56ce3fb5a0_0;
    %pad/u 67;
    %muli 4, 0, 67;
    %add;
    %load/vec4 v0x5d56ce3fb760_0;
    %pad/u 67;
    %muli 2, 0, 67;
    %add;
    %load/vec4 v0x5d56ce3fb680_0;
    %pad/u 67;
    %add;
    %pad/u 16;
    %store/vec4 v0x5d56ce3f9ae0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d56ce37af90;
T_3 ;
    %wait E_0x5d56ce3dc740;
    %load/vec4 v0x5d56ce3fbb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3f9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fbde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3f96a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3f9d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d56ce3f95c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fa0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fbac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5d56ce3fbd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3f9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fbde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fa0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fbac0_0, 0;
    %load/vec4 v0x5d56ce3fbc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3f96a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb680_0, 0;
T_3.13 ;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3f9d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa5e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %ix/getv 4, v0x5d56ce3fb5a0_0;
    %load/vec4a v0x5d56ce3f9780, 4;
    %assign/vec4 v0x5d56ce3f9860_0, 0;
    %ix/getv 4, v0x5d56ce3fb5a0_0;
    %load/vec4a v0x5d56ce3f9780, 4;
    %pad/s 16;
    %assign/vec4 v0x5d56ce3f95c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5d56ce3fc580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5d56ce3f9a00_0;
    %assign/vec4 v0x5d56ce3f9e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3fa0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3fa360_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fa0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fa360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa280_0, 0;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fa0e0_0, 0;
    %load/vec4 v0x5d56ce3fa360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x5d56ce3fa000_0;
    %ix/getv 3, v0x5d56ce3f9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv 3, v0x5d56ce3f9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fa420, 0, 4;
T_3.18 ;
    %ix/getv 4, v0x5d56ce3f9bc0_0;
    %load/vec4a v0x5d56ce3fc0b0, 4;
    %ix/getv 3, v0x5d56ce3f9d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fbea0, 0, 4;
    %load/vec4 v0x5d56ce3f9d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x5d56ce3f9d60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3f9d60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.20 ;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5d56ce3f95c0_0;
    %load/vec4 v0x5d56ce3faea0_0;
    %add;
    %assign/vec4 v0x5d56ce3f95c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3f9d60_0, 0;
    %load/vec4 v0x5d56ce3fa5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa5e0_0, 0;
    %load/vec4 v0x5d56ce3fa6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fa6c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x5d56ce3fa6c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3fa6c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.24 ;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x5d56ce3fa5e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3fa5e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.22 ;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5d56ce3f9ae0_0;
    %assign/vec4 v0x5d56ce3fb840_0, 0;
    %load/vec4 v0x5d56ce3f95c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5d56ce3fb920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3fba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3fbac0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d56ce3fbac0_0, 0;
    %load/vec4 v0x5d56ce3fb680_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb680_0, 0;
    %load/vec4 v0x5d56ce3fb760_0;
    %pad/u 67;
    %cmpi/e 1, 0, 67;
    %jmp/0xz  T_3.27, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb760_0, 0;
    %load/vec4 v0x5d56ce3fb5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d56ce3fb5a0_0, 0;
    %load/vec4 v0x5d56ce3f96a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x5d56ce3f96a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3f96a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x5d56ce3fb5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3fb5a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.30 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x5d56ce3fb760_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3fb760_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.28 ;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x5d56ce3fb680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5d56ce3fb680_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.26 ;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3f9ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d56ce3fbde0_0, 0;
    %load/vec4 v0x5d56ce3fbc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d56ce3fbd00_0, 0;
T_3.33 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5d56ce379d80;
T_4 ;
    %wait E_0x5d56ce3dc740;
    %load/vec4 v0x5d56ce3fdb90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v0x5d56ce3fdd00_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x5d56ce3fd9f0_0;
    %pad/u 198;
    %cmpi/u 4, 0, 198;
    %flag_get/vec4 5;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5d56ce3fdac0_0;
    %ix/getv 3, v0x5d56ce3fd9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d56ce3fdc60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d56ce379d80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fd170_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5d56ce3fd170_0;
    %inv;
    %store/vec4 v0x5d56ce3fd170_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5d56ce379d80;
T_6 ;
    %wait E_0x5d56ce3dc740;
    %load/vec4 v0x5d56ce3fddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d56ce3fd2b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d56ce3fd210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x5d56ce3fd390_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5d56ce3fd2b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5d56ce3fd2b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d56ce379d80;
T_7 ;
    %vpi_call 2 100 "$readmemh", "weights.txt", v0x5d56ce3fe040 {0 0 0};
    %vpi_call 2 101 "$readmemh", "bias.txt", v0x5d56ce3fd090 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d56ce3fddd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fdea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fd210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d56ce3fd2b0_0, 0, 32;
    %vpi_call 2 109 "$readmemh", "input_data.txt", v0x5d56ce3fd950 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d56ce3fd5e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5d56ce3fd5e0_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5d56ce3fd5e0_0;
    %store/vec4a v0x5d56ce3fdc60, 4, 0;
    %load/vec4 v0x5d56ce3fd5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d56ce3fd5e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fddd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 117 "$readmemh", "input_data.txt", v0x5d56ce3fd950 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d56ce3dc740;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d56ce3fdea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d56ce3fd210_0, 0, 1;
    %wait E_0x5d56ce3dc740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fdea0_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x5d56ce3fd390_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x5d56ce36a2f0;
    %jmp T_7.4;
T_7.5 ;
    %vpi_func 2 129 "$fopen" 32, "verilog_output.txt", "w" {0 0 0};
    %store/vec4 v0x5d56ce3fd500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d56ce3fd5e0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x5d56ce3fd5e0_0;
    %pad/s 198;
    %cmpi/s 4, 0, 198;
    %jmp/0xz T_7.7, 5;
    %vpi_call 2 131 "$fwrite", v0x5d56ce3fd500_0, "%d\012", &A<v0x5d56ce3fdc60, v0x5d56ce3fd5e0_0 > {0 0 0};
    %load/vec4 v0x5d56ce3fd5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d56ce3fd5e0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %vpi_call 2 133 "$fclose", v0x5d56ce3fd500_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d56ce3fd210_0, 0, 1;
    %wait E_0x5d56ce3dc740;
    %load/vec4 v0x5d56ce3fd2b0_0;
    %cvt/rv/s;
    %pushi/real 1342177280, 4069; load=10.0000
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x5d56ce3fd460_0;
    %vpi_call 2 140 "$display", "Output Tensor:" {0 0 0};
    %vpi_call 2 141 "$display", "  [[[[%0d, %0d],", &A<v0x5d56ce3fdc60, 0>, &A<v0x5d56ce3fdc60, 1> {0 0 0};
    %vpi_call 2 142 "$display", "      [%0d, %0d]]]]", &A<v0x5d56ce3fdc60, 2>, &A<v0x5d56ce3fdc60, 3> {0 0 0};
    %vpi_call 2 144 "$display", "Execution Time: %.2f \302\265s", v0x5d56ce3fd460_0 {0 0 0};
    %vpi_call 2 145 "$display", "Clock Cycles: %0d", v0x5d56ce3fd2b0_0 {0 0 0};
    %vpi_call 2 146 "$display", "Clock Frequency: 100 MHz" {0 0 0};
    %pushi/real 1073741824, 4071; load=32.0000
    %load/vec4 v0x5d56ce3fd2b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 147 "$display", "Operations per cycle: %.2f", W<0,r> {0 1 0};
    %vpi_call 2 149 "$display", "Total MAC operations: %0d", 67'sb0000000000000000000000000000000000000000000000000000000000000100000 {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5d56ce379d80;
T_8 ;
    %delay 100000000, 0;
    %vpi_call 2 158 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "conv2d_tb.v";
    "conv2d.v";
