
SUBG2_REC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800c970  0800c970  0000d970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce8c  0800ce8c  0000e788  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ce8c  0800ce8c  0000de8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce94  0800ce94  0000e788  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ce94  0800ce94  0000de94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ce9c  0800ce9c  0000de9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000788  20000000  0800cea0  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  20000788  0800d628  0000e788  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000cc0  0800d628  0000ecc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e788  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018037  00000000  00000000  0000e7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046f3  00000000  00000000  000267ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001790  00000000  00000000  0002aee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a5  00000000  00000000  0002c678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bb2a  00000000  00000000  0002d81d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bbe3  00000000  00000000  00059347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbfbf  00000000  00000000  00074f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00170ee9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fa4  00000000  00000000  00170f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00177ed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000788 	.word	0x20000788
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c954 	.word	0x0800c954

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000078c 	.word	0x2000078c
 80001cc:	0800c954 	.word	0x0800c954

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000eda:	2300      	movs	r3, #0
 8000edc:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000ede:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <BSP_SPI1_Init+0x54>)
 8000ee0:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <BSP_SPI1_Init+0x58>)
 8000ee2:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000ee4:	4b12      	ldr	r3, [pc, #72]	@ (8000f30 <BSP_SPI1_Init+0x5c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	1c5a      	adds	r2, r3, #1
 8000eea:	4911      	ldr	r1, [pc, #68]	@ (8000f30 <BSP_SPI1_Init+0x5c>)
 8000eec:	600a      	str	r2, [r1, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d114      	bne.n	8000f1c <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000ef2:	480d      	ldr	r0, [pc, #52]	@ (8000f28 <BSP_SPI1_Init+0x54>)
 8000ef4:	f005 fb7e 	bl	80065f4 <HAL_SPI_GetState>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d10e      	bne.n	8000f1c <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000efe:	480a      	ldr	r0, [pc, #40]	@ (8000f28 <BSP_SPI1_Init+0x54>)
 8000f00:	f000 f8a2 	bl	8001048 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d108      	bne.n	8000f1c <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000f0a:	4807      	ldr	r0, [pc, #28]	@ (8000f28 <BSP_SPI1_Init+0x54>)
 8000f0c:	f000 f85a 	bl	8000fc4 <MX_SPI1_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d002      	beq.n	8000f1c <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000f16:	f06f 0307 	mvn.w	r3, #7
 8000f1a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200007a4 	.word	0x200007a4
 8000f2c:	40013000 	.word	0x40013000
 8000f30:	20000808 	.word	0x20000808

08000f34 <BSP_SPI1_DeInit>:
  * @brief  DeInitializes SPI HAL.
  * @retval None
  * @retval BSP status
  */
int32_t BSP_SPI1_DeInit(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 8000f3a:	f06f 0307 	mvn.w	r3, #7
 8000f3e:	607b      	str	r3, [r7, #4]
  if (SPI1InitCounter > 0)
 8000f40:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <BSP_SPI1_DeInit+0x48>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d013      	beq.n	8000f70 <BSP_SPI1_DeInit+0x3c>
  {
    if (--SPI1InitCounter == 0)
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <BSP_SPI1_DeInit+0x48>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f7c <BSP_SPI1_DeInit+0x48>)
 8000f50:	6013      	str	r3, [r2, #0]
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <BSP_SPI1_DeInit+0x48>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d10a      	bne.n	8000f70 <BSP_SPI1_DeInit+0x3c>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
      SPI1_MspDeInit(&hspi1);
 8000f5a:	4809      	ldr	r0, [pc, #36]	@ (8000f80 <BSP_SPI1_DeInit+0x4c>)
 8000f5c:	f000 f8de 	bl	800111c <SPI1_MspDeInit>
#endif
      /* DeInit the SPI*/
      if (HAL_SPI_DeInit(&hspi1) == HAL_OK)
 8000f60:	4807      	ldr	r0, [pc, #28]	@ (8000f80 <BSP_SPI1_DeInit+0x4c>)
 8000f62:	f004 ffe2 	bl	8005f2a <HAL_SPI_DeInit>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d101      	bne.n	8000f70 <BSP_SPI1_DeInit+0x3c>
      {
        ret = BSP_ERROR_NONE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8000f70:	687b      	ldr	r3, [r7, #4]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000808 	.word	0x20000808
 8000f80:	200007a4 	.word	0x200007a4

08000f84 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	4613      	mov	r3, r2
 8000f90:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f9c:	9200      	str	r2, [sp, #0]
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	68f9      	ldr	r1, [r7, #12]
 8000fa2:	4807      	ldr	r0, [pc, #28]	@ (8000fc0 <BSP_SPI1_SendRecv+0x3c>)
 8000fa4:	f004 fffd 	bl	8005fa2 <HAL_SPI_TransmitReceive>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8000fae:	f06f 0305 	mvn.w	r3, #5
 8000fb2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8000fb4:	697b      	ldr	r3, [r7, #20]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200007a4 	.word	0x200007a4

08000fc4 <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4a1c      	ldr	r2, [pc, #112]	@ (8001044 <MX_SPI1_Init+0x80>)
 8000fd4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fdc:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fea:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ffe:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2218      	movs	r2, #24
 8001004:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2200      	movs	r2, #0
 8001010:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2200      	movs	r2, #0
 8001016:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2207      	movs	r2, #7
 800101c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2208      	movs	r2, #8
 8001028:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f004 feda 	bl	8005de4 <HAL_SPI_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800103a:	7bfb      	ldrb	r3, [r7, #15]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40013000 	.word	0x40013000

08001048 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	@ 0x28
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001050:	4b30      	ldr	r3, [pc, #192]	@ (8001114 <SPI1_MspInit+0xcc>)
 8001052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001054:	4a2f      	ldr	r2, [pc, #188]	@ (8001114 <SPI1_MspInit+0xcc>)
 8001056:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800105a:	6613      	str	r3, [r2, #96]	@ 0x60
 800105c:	4b2d      	ldr	r3, [pc, #180]	@ (8001114 <SPI1_MspInit+0xcc>)
 800105e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001060:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001068:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <SPI1_MspInit+0xcc>)
 800106a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106c:	4a29      	ldr	r2, [pc, #164]	@ (8001114 <SPI1_MspInit+0xcc>)
 800106e:	f043 0301 	orr.w	r3, r3, #1
 8001072:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001074:	4b27      	ldr	r3, [pc, #156]	@ (8001114 <SPI1_MspInit+0xcc>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001078:	f003 0301 	and.w	r3, r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001080:	4b24      	ldr	r3, [pc, #144]	@ (8001114 <SPI1_MspInit+0xcc>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001084:	4a23      	ldr	r2, [pc, #140]	@ (8001114 <SPI1_MspInit+0xcc>)
 8001086:	f043 0302 	orr.w	r3, r3, #2
 800108a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800108c:	4b21      	ldr	r3, [pc, #132]	@ (8001114 <SPI1_MspInit+0xcc>)
 800108e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001098:	2340      	movs	r3, #64	@ 0x40
 800109a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109c:	2302      	movs	r3, #2
 800109e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a4:	2303      	movs	r3, #3
 80010a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80010a8:	2305      	movs	r3, #5
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4619      	mov	r1, r3
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b6:	f003 f8a5 	bl	8004204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80010ba:	2380      	movs	r3, #128	@ 0x80
 80010bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c6:	2303      	movs	r3, #3
 80010c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80010ca:	2305      	movs	r3, #5
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d8:	f003 f894 	bl	8004204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 80010dc:	2308      	movs	r3, #8
 80010de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 80010ec:	2305      	movs	r3, #5
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4619      	mov	r1, r3
 80010f6:	4808      	ldr	r0, [pc, #32]	@ (8001118 <SPI1_MspInit+0xd0>)
 80010f8:	f003 f884 	bl	8004204 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2100      	movs	r1, #0
 8001100:	2023      	movs	r0, #35	@ 0x23
 8001102:	f002 ff9c 	bl	800403e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001106:	2023      	movs	r0, #35	@ 0x23
 8001108:	f002 ffb5 	bl	8004076 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	@ 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40021000 	.word	0x40021000
 8001118:	48000400 	.word	0x48000400

0800111c <SPI1_MspDeInit>:

static void SPI1_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001124:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <SPI1_MspDeInit+0x40>)
 8001126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001128:	4a0c      	ldr	r2, [pc, #48]	@ (800115c <SPI1_MspDeInit+0x40>)
 800112a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800112e:	6613      	str	r3, [r2, #96]	@ 0x60
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    HAL_GPIO_DeInit(BUS_SPI1_MISO_GPIO_PORT, BUS_SPI1_MISO_GPIO_PIN);
 8001130:	2140      	movs	r1, #64	@ 0x40
 8001132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001136:	f003 fa0f 	bl	8004558 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MOSI_GPIO_PORT, BUS_SPI1_MOSI_GPIO_PIN);
 800113a:	2180      	movs	r1, #128	@ 0x80
 800113c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001140:	f003 fa0a 	bl	8004558 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_SCK_GPIO_PORT, BUS_SPI1_SCK_GPIO_PIN);
 8001144:	2108      	movs	r1, #8
 8001146:	4806      	ldr	r0, [pc, #24]	@ (8001160 <SPI1_MspDeInit+0x44>)
 8001148:	f003 fa06 	bl	8004558 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 800114c:	2023      	movs	r0, #35	@ 0x23
 800114e:	f002 ffa0 	bl	8004092 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40021000 	.word	0x40021000
 8001160:	48000400 	.word	0x48000400

08001164 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	f107 030c 	add.w	r3, r7, #12
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117a:	4b41      	ldr	r3, [pc, #260]	@ (8001280 <MX_GPIO_Init+0x11c>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a40      	ldr	r2, [pc, #256]	@ (8001280 <MX_GPIO_Init+0x11c>)
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b3e      	ldr	r3, [pc, #248]	@ (8001280 <MX_GPIO_Init+0x11c>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0304 	and.w	r3, r3, #4
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	4b3b      	ldr	r3, [pc, #236]	@ (8001280 <MX_GPIO_Init+0x11c>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	4a3a      	ldr	r2, [pc, #232]	@ (8001280 <MX_GPIO_Init+0x11c>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <MX_GPIO_Init+0x11c>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <MX_GPIO_Init+0x11c>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4a34      	ldr	r2, [pc, #208]	@ (8001280 <MX_GPIO_Init+0x11c>)
 80011b0:	f043 0302 	orr.w	r3, r3, #2
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4b32      	ldr	r3, [pc, #200]	@ (8001280 <MX_GPIO_Init+0x11c>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_8, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80011c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011cc:	f003 fab8 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	482b      	ldr	r0, [pc, #172]	@ (8001284 <MX_GPIO_Init+0x120>)
 80011d6:	f003 fab3 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2110      	movs	r1, #16
 80011de:	482a      	ldr	r0, [pc, #168]	@ (8001288 <MX_GPIO_Init+0x124>)
 80011e0:	f003 faae 	bl	8004740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011e4:	2301      	movs	r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f2:	f107 030c 	add.w	r3, r7, #12
 80011f6:	4619      	mov	r1, r3
 80011f8:	4822      	ldr	r0, [pc, #136]	@ (8001284 <MX_GPIO_Init+0x120>)
 80011fa:	f003 f803 	bl	8004204 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 80011fe:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001202:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4619      	mov	r1, r3
 8001216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121a:	f002 fff3 	bl	8004204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800121e:	2380      	movs	r3, #128	@ 0x80
 8001220:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001222:	2301      	movs	r3, #1
 8001224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	4813      	ldr	r0, [pc, #76]	@ (8001284 <MX_GPIO_Init+0x120>)
 8001236:	f002 ffe5 	bl	8004204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800123a:	2310      	movs	r3, #16
 800123c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123e:	2301      	movs	r3, #1
 8001240:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	4619      	mov	r1, r3
 8001250:	480d      	ldr	r0, [pc, #52]	@ (8001288 <MX_GPIO_Init+0x124>)
 8001252:	f002 ffd7 	bl	8004204 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	2006      	movs	r0, #6
 800125c:	f002 feef 	bl	800403e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001260:	2006      	movs	r0, #6
 8001262:	f002 ff08 	bl	8004076 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	2028      	movs	r0, #40	@ 0x28
 800126c:	f002 fee7 	bl	800403e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001270:	2028      	movs	r0, #40	@ 0x28
 8001272:	f002 ff00 	bl	8004076 <HAL_NVIC_EnableIRQ>

}
 8001276:	bf00      	nop
 8001278:	3720      	adds	r7, #32
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000
 8001284:	48000800 	.word	0x48000800
 8001288:	48000400 	.word	0x48000400

0800128c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800128c:	b5b0      	push	{r4, r5, r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001292:	f002 fd3d 	bl	8003d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001296:	f000 f81f 	bl	80012d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129a:	f7ff ff63 	bl	8001164 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800129e:	f000 f9bd 	bl	800161c <MX_USART2_UART_Init>
  MX_X_CUBE_SUBG2_Init();
 80012a2:	f006 f8da 	bl	800745a <MX_X_CUBE_SUBG2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t BUFFER_Tx[] = "Initialization completed\r\n";
 80012a6:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <main+0x44>)
 80012a8:	1d3c      	adds	r4, r7, #4
 80012aa:	461d      	mov	r5, r3
 80012ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012b4:	c403      	stmia	r4!, {r0, r1}
 80012b6:	8022      	strh	r2, [r4, #0]
 80012b8:	3402      	adds	r4, #2
 80012ba:	0c13      	lsrs	r3, r2, #16
 80012bc:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart2, BUFFER_Tx, sizeof(BUFFER_Tx) - 1, 100);
 80012be:	1d39      	adds	r1, r7, #4
 80012c0:	2364      	movs	r3, #100	@ 0x64
 80012c2:	221a      	movs	r2, #26
 80012c4:	4803      	ldr	r0, [pc, #12]	@ (80012d4 <main+0x48>)
 80012c6:	f005 fb6b 	bl	80069a0 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_SUBG2_Process();
 80012ca:	f006 f8cd 	bl	8007468 <MX_X_CUBE_SUBG2_Process>
 80012ce:	e7fc      	b.n	80012ca <main+0x3e>
 80012d0:	0800c970 	.word	0x0800c970
 80012d4:	20000810 	.word	0x20000810

080012d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b096      	sub	sp, #88	@ 0x58
 80012dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	2244      	movs	r2, #68	@ 0x44
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f007 f828 	bl	800833c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ec:	463b      	mov	r3, r7
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012fe:	f003 fa5f 	bl	80047c0 <HAL_PWREx_ControlVoltageScaling>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001308:	f000 f838 	bl	800137c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800130c:	2310      	movs	r3, #16
 800130e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001310:	2301      	movs	r3, #1
 8001312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001318:	2360      	movs	r3, #96	@ 0x60
 800131a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800131c:	2302      	movs	r3, #2
 800131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001320:	2301      	movs	r3, #1
 8001322:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001324:	2301      	movs	r3, #1
 8001326:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001328:	2328      	movs	r3, #40	@ 0x28
 800132a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800132c:	2307      	movs	r3, #7
 800132e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001330:	2302      	movs	r3, #2
 8001332:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001334:	2302      	movs	r3, #2
 8001336:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4618      	mov	r0, r3
 800133e:	f003 fa95 	bl	800486c <HAL_RCC_OscConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001348:	f000 f818 	bl	800137c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134c:	230f      	movs	r3, #15
 800134e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001350:	2303      	movs	r3, #3
 8001352:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001360:	463b      	mov	r3, r7
 8001362:	2104      	movs	r1, #4
 8001364:	4618      	mov	r0, r3
 8001366:	f003 fe5d 	bl	8005024 <HAL_RCC_ClockConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001370:	f000 f804 	bl	800137c <Error_Handler>
  }
}
 8001374:	bf00      	nop
 8001376:	3758      	adds	r7, #88	@ 0x58
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001380:	b672      	cpsid	i
}
 8001382:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <Error_Handler+0x8>

08001388 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138e:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <HAL_MspInit+0x44>)
 8001390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001392:	4a0e      	ldr	r2, [pc, #56]	@ (80013cc <HAL_MspInit+0x44>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6613      	str	r3, [r2, #96]	@ 0x60
 800139a:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <HAL_MspInit+0x44>)
 800139c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_MspInit+0x44>)
 80013a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013aa:	4a08      	ldr	r2, [pc, #32]	@ (80013cc <HAL_MspInit+0x44>)
 80013ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b2:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_MspInit+0x44>)
 80013b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d4:	bf00      	nop
 80013d6:	e7fd      	b.n	80013d4 <NMI_Handler+0x4>

080013d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <HardFault_Handler+0x4>

080013e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <MemManage_Handler+0x4>

080013e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <BusFault_Handler+0x4>

080013f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f4:	bf00      	nop
 80013f6:	e7fd      	b.n	80013f4 <UsageFault_Handler+0x4>

080013f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001426:	f002 fcc7 	bl	8003db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001434:	4802      	ldr	r0, [pc, #8]	@ (8001440 <EXTI0_IRQHandler+0x10>)
 8001436:	f002 feb5 	bl	80041a4 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000008 	.word	0x20000008

08001444 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001448:	4802      	ldr	r0, [pc, #8]	@ (8001454 <SPI1_IRQHandler+0x10>)
 800144a:	f004 ffc9 	bl	80063e0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	200007a4 	.word	0x200007a4

08001458 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <EXTI15_10_IRQHandler+0x10>)
 800145e:	f002 fea1 	bl	80041a4 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000018 	.word	0x20000018

0800146c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return 1;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <_kill>:

int _kill(int pid, int sig)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001486:	f006 ffa7 	bl	80083d8 <__errno>
 800148a:	4603      	mov	r3, r0
 800148c:	2216      	movs	r2, #22
 800148e:	601a      	str	r2, [r3, #0]
  return -1;
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_exit>:

void _exit (int status)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ffe7 	bl	800147c <_kill>
  while (1) {}    /* Make sure we hang here */
 80014ae:	bf00      	nop
 80014b0:	e7fd      	b.n	80014ae <_exit+0x12>

080014b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	60f8      	str	r0, [r7, #12]
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014be:	2300      	movs	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
 80014c2:	e00a      	b.n	80014da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014c4:	f3af 8000 	nop.w
 80014c8:	4601      	mov	r1, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	60ba      	str	r2, [r7, #8]
 80014d0:	b2ca      	uxtb	r2, r1
 80014d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	3301      	adds	r3, #1
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	429a      	cmp	r2, r3
 80014e0:	dbf0      	blt.n	80014c4 <_read+0x12>
  }

  return len;
 80014e2:	687b      	ldr	r3, [r7, #4]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	e009      	b.n	8001512 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	1c5a      	adds	r2, r3, #1
 8001502:	60ba      	str	r2, [r7, #8]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3301      	adds	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	429a      	cmp	r2, r3
 8001518:	dbf1      	blt.n	80014fe <_write+0x12>
  }
  return len;
 800151a:	687b      	ldr	r3, [r7, #4]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <_close>:

int _close(int file)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800152c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800154c:	605a      	str	r2, [r3, #4]
  return 0;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <_isatty>:

int _isatty(int file)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001572:	b480      	push	{r7}
 8001574:	b085      	sub	sp, #20
 8001576:	af00      	add	r7, sp, #0
 8001578:	60f8      	str	r0, [r7, #12]
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001594:	4a14      	ldr	r2, [pc, #80]	@ (80015e8 <_sbrk+0x5c>)
 8001596:	4b15      	ldr	r3, [pc, #84]	@ (80015ec <_sbrk+0x60>)
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a0:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <_sbrk+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015a8:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <_sbrk+0x64>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <_sbrk+0x68>)
 80015ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <_sbrk+0x64>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d207      	bcs.n	80015cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015bc:	f006 ff0c 	bl	80083d8 <__errno>
 80015c0:	4603      	mov	r3, r0
 80015c2:	220c      	movs	r2, #12
 80015c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ca:	e009      	b.n	80015e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015cc:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d2:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <_sbrk+0x64>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	4a05      	ldr	r2, [pc, #20]	@ (80015f0 <_sbrk+0x64>)
 80015dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015de:	68fb      	ldr	r3, [r7, #12]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20018000 	.word	0x20018000
 80015ec:	00000400 	.word	0x00000400
 80015f0:	2000080c 	.word	0x2000080c
 80015f4:	20000cc0 	.word	0x20000cc0

080015f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <SystemInit+0x20>)
 80015fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001602:	4a05      	ldr	r2, [pc, #20]	@ (8001618 <SystemInit+0x20>)
 8001604:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001608:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001622:	4a15      	ldr	r2, [pc, #84]	@ (8001678 <MX_USART2_UART_Init+0x5c>)
 8001624:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001626:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001628:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800162c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001636:	2200      	movs	r2, #0
 8001638:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 800163c:	2200      	movs	r2, #0
 800163e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001642:	220c      	movs	r2, #12
 8001644:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001646:	4b0b      	ldr	r3, [pc, #44]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800164c:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001654:	2200      	movs	r2, #0
 8001656:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 800165a:	2200      	movs	r2, #0
 800165c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800165e:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_USART2_UART_Init+0x58>)
 8001660:	f005 f950 	bl	8006904 <HAL_UART_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800166a:	f7ff fe87 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000810 	.word	0x20000810
 8001678:	40004400 	.word	0x40004400

0800167c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b0ac      	sub	sp, #176	@ 0xb0
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	2288      	movs	r2, #136	@ 0x88
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f006 fe4d 	bl	800833c <memset>
  if(uartHandle->Instance==USART2)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a21      	ldr	r2, [pc, #132]	@ (800172c <HAL_UART_MspInit+0xb0>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d13b      	bne.n	8001724 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 fed7 	bl	800546c <HAL_RCCEx_PeriphCLKConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016c4:	f7ff fe5a 	bl	800137c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016c8:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016cc:	4a18      	ldr	r2, [pc, #96]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016d4:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016dc:	613b      	str	r3, [r7, #16]
 80016de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e4:	4a12      	ldr	r2, [pc, #72]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ec:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <HAL_UART_MspInit+0xb4>)
 80016ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016f8:	230c      	movs	r3, #12
 80016fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fe:	2302      	movs	r3, #2
 8001700:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170a:	2303      	movs	r3, #3
 800170c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001710:	2307      	movs	r3, #7
 8001712:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001716:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800171a:	4619      	mov	r1, r3
 800171c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001720:	f002 fd70 	bl	8004204 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001724:	bf00      	nop
 8001726:	37b0      	adds	r7, #176	@ 0xb0
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40004400 	.word	0x40004400
 8001730:	40021000 	.word	0x40021000

08001734 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001734:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800176c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001738:	f7ff ff5e 	bl	80015f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800173c:	480c      	ldr	r0, [pc, #48]	@ (8001770 <LoopForever+0x6>)
  ldr r1, =_edata
 800173e:	490d      	ldr	r1, [pc, #52]	@ (8001774 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001740:	4a0d      	ldr	r2, [pc, #52]	@ (8001778 <LoopForever+0xe>)
  movs r3, #0
 8001742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001744:	e002      	b.n	800174c <LoopCopyDataInit>

08001746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174a:	3304      	adds	r3, #4

0800174c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800174c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001750:	d3f9      	bcc.n	8001746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001752:	4a0a      	ldr	r2, [pc, #40]	@ (800177c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001754:	4c0a      	ldr	r4, [pc, #40]	@ (8001780 <LoopForever+0x16>)
  movs r3, #0
 8001756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001758:	e001      	b.n	800175e <LoopFillZerobss>

0800175a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800175c:	3204      	adds	r2, #4

0800175e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001760:	d3fb      	bcc.n	800175a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001762:	f006 fe3f 	bl	80083e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001766:	f7ff fd91 	bl	800128c <main>

0800176a <LoopForever>:

LoopForever:
    b LoopForever
 800176a:	e7fe      	b.n	800176a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800176c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001774:	20000788 	.word	0x20000788
  ldr r2, =_sidata
 8001778:	0800cea0 	.word	0x0800cea0
  ldr r2, =_sbss
 800177c:	20000788 	.word	0x20000788
  ldr r4, =_ebss
 8001780:	20000cc0 	.word	0x20000cc0

08001784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC1_2_IRQHandler>
	...

08001788 <S2LPCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref S2LPCmd.
 * @retval None.
 */
void S2LPCmdStrobeCommand(S2LPCmd xCommandCode)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  s_assert_param(IS_S2LP_CMD(xCommandCode));

  *(uint8_t*)&g_xStatus = S2LPSpiCommandStrobes((uint8_t) xCommandCode);
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	4618      	mov	r0, r3
 8001796:	f001 fe7d 	bl	8003494 <S2LP_SendCommand>
 800179a:	4603      	mov	r3, r0
 800179c:	461a      	mov	r2, r3
 800179e:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <S2LPCmdStrobeCommand+0x24>)
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	701a      	strb	r2, [r3, #0]
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	2000089c 	.word	0x2000089c

080017b0 <S2LPFifoReadNumberBytesRxFifo>:
 * @brief  Return the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t S2LPFifoReadNumberBytesRxFifo(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
  uint8_t tmp;
  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(RX_FIFO_STATUS_ADDR, 1, &tmp);
 80017b6:	1dfb      	adds	r3, r7, #7
 80017b8:	461a      	mov	r2, r3
 80017ba:	2101      	movs	r1, #1
 80017bc:	2090      	movs	r0, #144	@ 0x90
 80017be:	f001 fe45 	bl	800344c <S2LP_ReadRegister>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <S2LPFifoReadNumberBytesRxFifo+0x28>)
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
  return tmp;
 80017cc:	79fb      	ldrb	r3, [r7, #7]

}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	2000089c 	.word	0x2000089c

080017dc <S2LPGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified S2LP GPIO.
 * @retval None.
 */
void S2LPGpioInit(SGpioInit* pxGpioInitStruct)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  s_assert_param(IS_S2LP_GPIO(pxGpioInitStruct->xS2LPGpioPin));
  s_assert_param(IS_S2LP_GPIO_MODE(pxGpioInitStruct->xS2LPGpioMode));
  s_assert_param(IS_S2LP_GPIO_IO(pxGpioInitStruct->xS2LPGpioIO));

  tmp = ((uint8_t)(pxGpioInitStruct->xS2LPGpioMode) | (uint8_t)(pxGpioInitStruct->xS2LPGpioIO));
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	785a      	ldrb	r2, [r3, #1]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	789b      	ldrb	r3, [r3, #2]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	73fb      	strb	r3, [r7, #15]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(pxGpioInitStruct->xS2LPGpioPin, 1, &tmp);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	f107 020f 	add.w	r2, r7, #15
 80017fa:	2101      	movs	r1, #1
 80017fc:	4618      	mov	r0, r3
 80017fe:	f001 fe01 	bl	8003404 <S2LP_WriteRegister>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <S2LPGpioInit+0x38>)
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	701a      	strb	r2, [r3, #0]

}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	2000089c 	.word	0x2000089c

08001818 <S2LPGpioIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref S2LPIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void S2LPGpioIrqDeInit(S2LPIrqs* pxIrqInit)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint8_t tmp[4] = {0x00,0x00,0x00,0x00};
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]

  if(pxIrqInit!=NULL) {
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <S2LPGpioIrqDeInit+0x1c>
    *pxIrqInit = (*(S2LPIrqs*)&tmp);
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6013      	str	r3, [r2, #0]
  }

  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(IRQ_MASK3_ADDR, 4, tmp);
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	461a      	mov	r2, r3
 800183a:	2104      	movs	r1, #4
 800183c:	2050      	movs	r0, #80	@ 0x50
 800183e:	f001 fde1 	bl	8003404 <S2LP_WriteRegister>
 8001842:	4603      	mov	r3, r0
 8001844:	461a      	mov	r2, r3
 8001846:	4b03      	ldr	r3, [pc, #12]	@ (8001854 <S2LPGpioIrqDeInit+0x3c>)
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	701a      	strb	r2, [r3, #0]
}
 800184c:	bf00      	nop
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	2000089c 	.word	0x2000089c

08001858 <S2LPGpioIrqConfig>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void S2LPGpioIrqConfig(IrqList xIrq, SFunctionalState xNewState)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	70fb      	strb	r3, [r7, #3]
  uint8_t tmpBuffer[4];
  uint32_t tempValue = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]

  s_assert_param(IS_S2LP_IRQ_LIST(xIrq));
  s_assert_param(IS_SFUNCTIONAL_STATE(xNewState));

  S2LPSpiReadRegisters(IRQ_MASK3_ADDR, 4, tmpBuffer);
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	461a      	mov	r2, r3
 800186e:	2104      	movs	r1, #4
 8001870:	2050      	movs	r0, #80	@ 0x50
 8001872:	f001 fdeb 	bl	800344c <S2LP_ReadRegister>

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++) {
 8001876:	2300      	movs	r3, #0
 8001878:	74fb      	strb	r3, [r7, #19]
 800187a:	e011      	b.n	80018a0 <S2LPGpioIrqConfig+0x48>
    tempValue += ((uint32_t)tmpBuffer[i])<<(8*(3-i));
 800187c:	7cfb      	ldrb	r3, [r7, #19]
 800187e:	3318      	adds	r3, #24
 8001880:	443b      	add	r3, r7
 8001882:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001886:	461a      	mov	r2, r3
 8001888:	7cfb      	ldrb	r3, [r7, #19]
 800188a:	f1c3 0303 	rsb	r3, r3, #3
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	4413      	add	r3, r2
 8001898:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++) {
 800189a:	7cfb      	ldrb	r3, [r7, #19]
 800189c:	3301      	adds	r3, #1
 800189e:	74fb      	strb	r3, [r7, #19]
 80018a0:	7cfb      	ldrb	r3, [r7, #19]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d9ea      	bls.n	800187c <S2LPGpioIrqConfig+0x24>
  }

  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE) {
 80018a6:	78fb      	ldrb	r3, [r7, #3]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d105      	bne.n	80018b8 <S2LPGpioIrqConfig+0x60>
    tempValue &= (~xIrq);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	4013      	ands	r3, r2
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	e003      	b.n	80018c0 <S2LPGpioIrqConfig+0x68>
  }
  else {
    tempValue |= (xIrq);
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4313      	orrs	r3, r2
 80018be:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++) {
 80018c0:	2300      	movs	r3, #0
 80018c2:	74bb      	strb	r3, [r7, #18]
 80018c4:	e00e      	b.n	80018e4 <S2LPGpioIrqConfig+0x8c>
    tmpBuffer[j] = (uint8_t)(tempValue>>(8*(3-j)));
 80018c6:	7cbb      	ldrb	r3, [r7, #18]
 80018c8:	f1c3 0303 	rsb	r3, r3, #3
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	40da      	lsrs	r2, r3
 80018d2:	7cbb      	ldrb	r3, [r7, #18]
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	3318      	adds	r3, #24
 80018d8:	443b      	add	r3, r7
 80018da:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t j=0; j<4; j++) {
 80018de:	7cbb      	ldrb	r3, [r7, #18]
 80018e0:	3301      	adds	r3, #1
 80018e2:	74bb      	strb	r3, [r7, #18]
 80018e4:	7cbb      	ldrb	r3, [r7, #18]
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d9ed      	bls.n	80018c6 <S2LPGpioIrqConfig+0x6e>
  }

  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(IRQ_MASK3_ADDR, 4, tmpBuffer);
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	461a      	mov	r2, r3
 80018f0:	2104      	movs	r1, #4
 80018f2:	2050      	movs	r0, #80	@ 0x50
 80018f4:	f001 fd86 	bl	8003404 <S2LP_WriteRegister>
 80018f8:	4603      	mov	r3, r0
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b03      	ldr	r3, [pc, #12]	@ (800190c <S2LPGpioIrqConfig+0xb4>)
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	701a      	strb	r2, [r3, #0]

}
 8001902:	bf00      	nop
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	2000089c 	.word	0x2000089c

08001910 <S2LPGpioIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void S2LPGpioIrqGetStatus(S2LPIrqs* pxIrqStatus)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint8_t tmp[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	617b      	str	r3, [r7, #20]

  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(IRQ_STATUS3_ADDR, 4, tmp);
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	461a      	mov	r2, r3
 8001922:	2104      	movs	r1, #4
 8001924:	20fa      	movs	r0, #250	@ 0xfa
 8001926:	f001 fd91 	bl	800344c <S2LP_ReadRegister>
 800192a:	4603      	mov	r3, r0
 800192c:	461a      	mov	r2, r3
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <S2LPGpioIrqGetStatus+0x58>)
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	701a      	strb	r2, [r3, #0]



  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++) {
 8001934:	2300      	movs	r3, #0
 8001936:	74fb      	strb	r3, [r7, #19]
 8001938:	e00e      	b.n	8001958 <S2LPGpioIrqGetStatus+0x48>
    *pIrqPointer = tmp[3-i];
 800193a:	7cfb      	ldrb	r3, [r7, #19]
 800193c:	f1c3 0303 	rsb	r3, r3, #3
 8001940:	3318      	adds	r3, #24
 8001942:	443b      	add	r3, r7
 8001944:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	3301      	adds	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++) {
 8001952:	7cfb      	ldrb	r3, [r7, #19]
 8001954:	3301      	adds	r3, #1
 8001956:	74fb      	strb	r3, [r7, #19]
 8001958:	7cfb      	ldrb	r3, [r7, #19]
 800195a:	2b03      	cmp	r3, #3
 800195c:	d9ed      	bls.n	800193a <S2LPGpioIrqGetStatus+0x2a>
  }
}
 800195e:	bf00      	nop
 8001960:	bf00      	nop
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000089c 	.word	0x2000089c

0800196c <S2LPGpioIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void S2LPGpioIrqClearStatus(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
  uint8_t tmp[4];
  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(IRQ_STATUS3_ADDR, 4, tmp);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	461a      	mov	r2, r3
 8001976:	2104      	movs	r1, #4
 8001978:	20fa      	movs	r0, #250	@ 0xfa
 800197a:	f001 fd67 	bl	800344c <S2LP_ReadRegister>
 800197e:	4603      	mov	r3, r0
 8001980:	461a      	mov	r2, r3
 8001982:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <S2LPGpioIrqClearStatus+0x24>)
 8001984:	b2d2      	uxtb	r2, r2
 8001986:	701a      	strb	r2, [r3, #0]

}
 8001988:	bf00      	nop
 800198a:	3708      	adds	r7, #8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	2000089c 	.word	0x2000089c

08001994 <S2LPPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void S2LPPktCommonFilterOnCrc(SFunctionalState xNewState)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  s_assert_param(IS_SFUNCTIONAL_STATE(xNewState));

  S2LPSpiReadRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmp);
 800199e:	f107 030f 	add.w	r3, r7, #15
 80019a2:	461a      	mov	r2, r3
 80019a4:	2101      	movs	r1, #1
 80019a6:	2040      	movs	r0, #64	@ 0x40
 80019a8:	f001 fd50 	bl	800344c <S2LP_ReadRegister>
  if(xNewState == S_ENABLE) {
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d105      	bne.n	80019be <S2LPPktCommonFilterOnCrc+0x2a>
    tmp |= CRC_FLT_REGMASK;
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	73fb      	strb	r3, [r7, #15]
 80019bc:	e004      	b.n	80019c8 <S2LPPktCommonFilterOnCrc+0x34>
  }
  else {
    tmp &= ~CRC_FLT_REGMASK;
 80019be:	7bfb      	ldrb	r3, [r7, #15]
 80019c0:	f023 0301 	bic.w	r3, r3, #1
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	73fb      	strb	r3, [r7, #15]
  }
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmp);
 80019c8:	f107 030f 	add.w	r3, r7, #15
 80019cc:	461a      	mov	r2, r3
 80019ce:	2101      	movs	r1, #1
 80019d0:	2040      	movs	r0, #64	@ 0x40
 80019d2:	f001 fd17 	bl	8003404 <S2LP_WriteRegister>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461a      	mov	r2, r3
 80019da:	4b03      	ldr	r3, [pc, #12]	@ (80019e8 <S2LPPktCommonFilterOnCrc+0x54>)
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	701a      	strb	r2, [r3, #0]

}
 80019e0:	bf00      	nop
 80019e2:	3710      	adds	r7, #16
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	2000089c 	.word	0x2000089c

080019ec <S2LPGetReceivedDestinationAddress>:
* @brief  Get the received destination address.
* @param  None.
* @retval uint8_t the last received destination address.
*/
uint8_t S2LPGetReceivedDestinationAddress(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  uint8_t tmp;
  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(RX_ADDRE_FIELD0_ADDR, 1, &tmp);
 80019f2:	1dfb      	adds	r3, r7, #7
 80019f4:	461a      	mov	r2, r3
 80019f6:	2101      	movs	r1, #1
 80019f8:	20ab      	movs	r0, #171	@ 0xab
 80019fa:	f001 fd27 	bl	800344c <S2LP_ReadRegister>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <S2LPGetReceivedDestinationAddress+0x28>)
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	701a      	strb	r2, [r3, #0]
  return tmp;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000089c 	.word	0x2000089c

08001a18 <S2LPSetRxSourceReferenceAddress>:
* @brief  Set the SOURCE_REFERENCEK.
* @param  address Source address to be used as a reference .
* @retval None.
*/
void S2LPSetRxSourceReferenceAddress(uint8_t address)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PCKT_FLT_GOALS3_ADDR, 1, &address);
 8001a22:	1dfb      	adds	r3, r7, #7
 8001a24:	461a      	mov	r2, r3
 8001a26:	2101      	movs	r1, #1
 8001a28:	2042      	movs	r0, #66	@ 0x42
 8001a2a:	f001 fceb 	bl	8003404 <S2LP_WriteRegister>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b03      	ldr	r3, [pc, #12]	@ (8001a40 <S2LPSetRxSourceReferenceAddress+0x28>)
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	701a      	strb	r2, [r3, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	2000089c 	.word	0x2000089c

08001a44 <S2LPPktBasicInit>:
 * @param  pxPktBasicInit Basic packet init structure.
 *         This parameter is a pointer to @ref PktBasicInit.
 * @retval None.
 */
void S2LPPktBasicInit(PktBasicInit* pxPktBasicInit)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint8_t tmpBuffer[6];
  uint8_t _wasWMBus = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	73fb      	strb	r3, [r7, #15]
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicInit->xAddressField));
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicInit->xFec));
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicInit->xDataWhitening));

  /* Check if previouse configuration was WMBUS */
  if(S2LPPktWMbusGetSubmode() != WMBUS_SUBMODE_NOT_CONFIGURED)
 8001a50:	f000 f98c 	bl	8001d6c <S2LPPktWMbusGetSubmode>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <S2LPPktBasicInit+0x1a>
    _wasWMBus = 1;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	73fb      	strb	r3, [r7, #15]

  S2LPPktWMbusSetSubmode(WMBUS_SUBMODE_NOT_CONFIGURED);
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f000 f974 	bl	8001d4c <S2LPPktWMbusSetSubmode>

  /* Always set the automatic packet filtering */
  S2LPSpiReadRegisters(PROTOCOL1_ADDR, 1, &tmpBuffer[0]);
 8001a64:	f107 0308 	add.w	r3, r7, #8
 8001a68:	461a      	mov	r2, r3
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	203a      	movs	r0, #58	@ 0x3a
 8001a6e:	f001 fced 	bl	800344c <S2LP_ReadRegister>
  tmpBuffer[0] |= AUTO_PCKT_FLT_REGMASK;
 8001a72:	7a3b      	ldrb	r3, [r7, #8]
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	723b      	strb	r3, [r7, #8]
  S2LPSpiWriteRegisters(PROTOCOL1_ADDR, 1, &tmpBuffer[0]);
 8001a7c:	f107 0308 	add.w	r3, r7, #8
 8001a80:	461a      	mov	r2, r3
 8001a82:	2101      	movs	r1, #1
 8001a84:	203a      	movs	r0, #58	@ 0x3a
 8001a86:	f001 fcbd 	bl	8003404 <S2LP_WriteRegister>

  tmpBuffer[0] = ((pxPktBasicInit->xSyncLength)<<2) | (uint8_t)((pxPktBasicInit->xPreambleLength)>>8);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	789b      	ldrb	r3, [r3, #2]
 8001a8e:	b25b      	sxtb	r3, r3
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	b25a      	sxtb	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	b25b      	sxtb	r3, r3
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	723b      	strb	r3, [r7, #8]
  tmpBuffer[1] = (uint8_t)(pxPktBasicInit->xPreambleLength);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	727b      	strb	r3, [r7, #9]
  tmpBuffer[2] = (((uint8_t)pxPktBasicInit->xAddressField)<<3);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7adb      	ldrb	r3, [r3, #11]
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	72bb      	strb	r3, [r7, #10]

  if((pxPktBasicInit->cExtendedPktLenField)==S_ENABLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	7a5b      	ldrb	r3, [r3, #9]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d104      	bne.n	8001aca <S2LPPktBasicInit+0x86>
  {
    tmpBuffer[2]|=0x80;
 8001ac0:	7abb      	ldrb	r3, [r7, #10]
 8001ac2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	72bb      	strb	r3, [r7, #10]
  }

  S2LPSpiReadRegisters(PCKTCTRL3_ADDR, 1, &tmpBuffer[3]);
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	3303      	adds	r3, #3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	202e      	movs	r0, #46	@ 0x2e
 8001ad6:	f001 fcb9 	bl	800344c <S2LP_ReadRegister>
  tmpBuffer[3] &= ~(PCKT_FRMT_REGMASK | RX_MODE_REGMASK);
 8001ada:	7afb      	ldrb	r3, [r7, #11]
 8001adc:	f003 030f 	and.w	r3, r3, #15
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	72fb      	strb	r3, [r7, #11]
  tmpBuffer[3] |= PKT_FORMAT_BASIC_CODE;
 8001ae4:	7afb      	ldrb	r3, [r7, #11]
 8001ae6:	72fb      	strb	r3, [r7, #11]

  S2LPSpiReadRegisters(PCKTCTRL2_ADDR, 2, &tmpBuffer[4]);
 8001ae8:	f107 0308 	add.w	r3, r7, #8
 8001aec:	3304      	adds	r3, #4
 8001aee:	461a      	mov	r2, r3
 8001af0:	2102      	movs	r1, #2
 8001af2:	202f      	movs	r0, #47	@ 0x2f
 8001af4:	f001 fcaa 	bl	800344c <S2LP_ReadRegister>

  if(pxPktBasicInit->xFixVarLength == S_ENABLE) {
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	7a1b      	ldrb	r3, [r3, #8]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d105      	bne.n	8001b0c <S2LPPktBasicInit+0xc8>
     tmpBuffer[4] |= FIX_VAR_LEN_REGMASK;
 8001b00:	7b3b      	ldrb	r3, [r7, #12]
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	733b      	strb	r3, [r7, #12]
 8001b0a:	e004      	b.n	8001b16 <S2LPPktBasicInit+0xd2>
  }
  else {
     tmpBuffer[4] &= ~FIX_VAR_LEN_REGMASK;
 8001b0c:	7b3b      	ldrb	r3, [r7, #12]
 8001b0e:	f023 0301 	bic.w	r3, r3, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	733b      	strb	r3, [r7, #12]
  }
  tmpBuffer[4] &= ~(MANCHESTER_EN_REGMASK | MBUS_3OF6_EN_REGMASK);
 8001b16:	7b3b      	ldrb	r3, [r7, #12]
 8001b18:	f023 0306 	bic.w	r3, r3, #6
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	733b      	strb	r3, [r7, #12]

  tmpBuffer[5] &= ~(CRC_MODE_REGMASK | TXSOURCE_REGMASK);
 8001b20:	7b7b      	ldrb	r3, [r7, #13]
 8001b22:	f003 0313 	and.w	r3, r3, #19
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	737b      	strb	r3, [r7, #13]
  tmpBuffer[5] |= (uint8_t)pxPktBasicInit->xCrcMode;
 8001b2a:	7b7a      	ldrb	r2, [r7, #13]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	7a9b      	ldrb	r3, [r3, #10]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	737b      	strb	r3, [r7, #13]

  if(pxPktBasicInit->xDataWhitening == S_ENABLE) {
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	7b5b      	ldrb	r3, [r3, #13]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d105      	bne.n	8001b4a <S2LPPktBasicInit+0x106>
     tmpBuffer[5] |= WHIT_EN_REGMASK;
 8001b3e:	7b7b      	ldrb	r3, [r7, #13]
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	737b      	strb	r3, [r7, #13]
 8001b48:	e004      	b.n	8001b54 <S2LPPktBasicInit+0x110>
  }
  else {
     tmpBuffer[5] &= ~WHIT_EN_REGMASK;
 8001b4a:	7b7b      	ldrb	r3, [r7, #13]
 8001b4c:	f023 0310 	bic.w	r3, r3, #16
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	737b      	strb	r3, [r7, #13]
  }

  if(pxPktBasicInit->xFec == S_ENABLE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	7b1b      	ldrb	r3, [r3, #12]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d105      	bne.n	8001b68 <S2LPPktBasicInit+0x124>
  {
     tmpBuffer[5] |= FEC_EN_REGMASK;
 8001b5c:	7b7b      	ldrb	r3, [r7, #13]
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	737b      	strb	r3, [r7, #13]
 8001b66:	e004      	b.n	8001b72 <S2LPPktBasicInit+0x12e>
  }
  else {
     tmpBuffer[5] &= ~FEC_EN_REGMASK;
 8001b68:	7b7b      	ldrb	r3, [r7, #13]
 8001b6a:	f023 0301 	bic.w	r3, r3, #1
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	737b      	strb	r3, [r7, #13]
  }

  S2LPSpiWriteRegisters(PCKTCTRL6_ADDR, 6, tmpBuffer);
 8001b72:	f107 0308 	add.w	r3, r7, #8
 8001b76:	461a      	mov	r2, r3
 8001b78:	2106      	movs	r1, #6
 8001b7a:	202b      	movs	r0, #43	@ 0x2b
 8001b7c:	f001 fc42 	bl	8003404 <S2LP_WriteRegister>

  /* SYNC word */
  for(uint8_t i=0 ; i<4 ; i++) {
 8001b80:	2300      	movs	r3, #0
 8001b82:	73bb      	strb	r3, [r7, #14]
 8001b84:	e00d      	b.n	8001ba2 <S2LPPktBasicInit+0x15e>
    tmpBuffer[i] = (uint8_t)(pxPktBasicInit->lSyncWords>>(8*i));
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685a      	ldr	r2, [r3, #4]
 8001b8a:	7bbb      	ldrb	r3, [r7, #14]
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	40da      	lsrs	r2, r3
 8001b90:	7bbb      	ldrb	r3, [r7, #14]
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	3310      	adds	r3, #16
 8001b96:	443b      	add	r3, r7
 8001b98:	f803 2c08 	strb.w	r2, [r3, #-8]
  for(uint8_t i=0 ; i<4 ; i++) {
 8001b9c:	7bbb      	ldrb	r3, [r7, #14]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	73bb      	strb	r3, [r7, #14]
 8001ba2:	7bbb      	ldrb	r3, [r7, #14]
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d9ee      	bls.n	8001b86 <S2LPPktBasicInit+0x142>
  }
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(SYNC3_ADDR, 4, tmpBuffer);
 8001ba8:	f107 0308 	add.w	r3, r7, #8
 8001bac:	461a      	mov	r2, r3
 8001bae:	2104      	movs	r1, #4
 8001bb0:	2033      	movs	r0, #51	@ 0x33
 8001bb2:	f001 fc27 	bl	8003404 <S2LP_WriteRegister>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <S2LPPktBasicInit+0x1c8>)
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	701a      	strb	r2, [r3, #0]

  /* Sets CRC check bit */
  if(pxPktBasicInit->xCrcMode == PKT_NO_CRC) {
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7a9b      	ldrb	r3, [r3, #10]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d103      	bne.n	8001bd0 <S2LPPktBasicInit+0x18c>
    S2LPPktBasicFilterOnCrc(S_DISABLE);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f7ff fee3 	bl	8001994 <S2LPPktCommonFilterOnCrc>
 8001bce:	e002      	b.n	8001bd6 <S2LPPktBasicInit+0x192>
  }
  else {
    S2LPPktBasicFilterOnCrc(S_ENABLE);
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	f7ff fedf 	bl	8001994 <S2LPPktCommonFilterOnCrc>
  }

  /* Reset CONST_MAP register if previous configuration
   * was not Packet Basic. For example, switching from
   * Packet WMBUS to Basic */
  if(_wasWMBus){
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d012      	beq.n	8001c02 <S2LPPktBasicInit+0x1be>
    S2LPSpiReadRegisters(MOD1_ADDR, 1, tmpBuffer);
 8001bdc:	f107 0308 	add.w	r3, r7, #8
 8001be0:	461a      	mov	r2, r3
 8001be2:	2101      	movs	r1, #1
 8001be4:	2011      	movs	r0, #17
 8001be6:	f001 fc31 	bl	800344c <S2LP_ReadRegister>
    tmpBuffer[0] &= ~G4FSK_CONST_MAP_REGMASK;
 8001bea:	7a3b      	ldrb	r3, [r7, #8]
 8001bec:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	723b      	strb	r3, [r7, #8]
    S2LPSpiWriteRegisters(MOD1_ADDR, 1, tmpBuffer);
 8001bf4:	f107 0308 	add.w	r3, r7, #8
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	2011      	movs	r0, #17
 8001bfe:	f001 fc01 	bl	8003404 <S2LP_WriteRegister>
  }
}
 8001c02:	bf00      	nop
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	2000089c 	.word	0x2000089c

08001c10 <S2LPPktBasicAddressesInit>:
 * @param  pxPktBasicAddresses Basic packet addresses init structure.
 *         This parameter is a pointer to @ref PktBasicAddresses.
 * @retval None.
 */
void S2LPPktBasicAddressesInit(PktBasicAddressesInit* pxPktBasicAddresses)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnMyAddress));
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SFUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnBroadcastAddress));

  /* Reads the PCKT_FLT_OPTIONS ragister */
  S2LPSpiReadRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmpBuffer[0]);
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	2101      	movs	r1, #1
 8001c20:	2040      	movs	r0, #64	@ 0x40
 8001c22:	f001 fc13 	bl	800344c <S2LP_ReadRegister>

  /* Enables or disables filtering on my address */
  if(pxPktBasicAddresses->xFilterOnMyAddress == S_ENABLE) {
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d105      	bne.n	8001c3a <S2LPPktBasicAddressesInit+0x2a>
    tmpBuffer[0] |= DEST_VS_SOURCE_ADDR_REGMASK;
 8001c2e:	7b3b      	ldrb	r3, [r7, #12]
 8001c30:	f043 0302 	orr.w	r3, r3, #2
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	733b      	strb	r3, [r7, #12]
 8001c38:	e004      	b.n	8001c44 <S2LPPktBasicAddressesInit+0x34>
  }
  else {
    tmpBuffer[0] &= ~DEST_VS_SOURCE_ADDR_REGMASK;
 8001c3a:	7b3b      	ldrb	r3, [r7, #12]
 8001c3c:	f023 0302 	bic.w	r3, r3, #2
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	733b      	strb	r3, [r7, #12]
  }

  /* Enables or disables filtering on multicast address */
  if(pxPktBasicAddresses->xFilterOnMulticastAddress == S_ENABLE) {
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	789b      	ldrb	r3, [r3, #2]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d105      	bne.n	8001c58 <S2LPPktBasicAddressesInit+0x48>
    tmpBuffer[0] |= DEST_VS_MULTICAST_ADDR_REGMASK;
 8001c4c:	7b3b      	ldrb	r3, [r7, #12]
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	733b      	strb	r3, [r7, #12]
 8001c56:	e004      	b.n	8001c62 <S2LPPktBasicAddressesInit+0x52>
  }
  else {
    tmpBuffer[0] &= ~DEST_VS_MULTICAST_ADDR_REGMASK;
 8001c58:	7b3b      	ldrb	r3, [r7, #12]
 8001c5a:	f023 0304 	bic.w	r3, r3, #4
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	733b      	strb	r3, [r7, #12]
  }

  /* Enables or disables filtering on broadcast address */
  if(pxPktBasicAddresses->xFilterOnBroadcastAddress == S_ENABLE) {
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	791b      	ldrb	r3, [r3, #4]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d105      	bne.n	8001c76 <S2LPPktBasicAddressesInit+0x66>
    tmpBuffer[0] |= DEST_VS_BROADCAST_ADDR_REGMASK;
 8001c6a:	7b3b      	ldrb	r3, [r7, #12]
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	733b      	strb	r3, [r7, #12]
 8001c74:	e004      	b.n	8001c80 <S2LPPktBasicAddressesInit+0x70>
  }
  else {
    tmpBuffer[0] &= ~DEST_VS_BROADCAST_ADDR_REGMASK;
 8001c76:	7b3b      	ldrb	r3, [r7, #12]
 8001c78:	f023 0308 	bic.w	r3, r3, #8
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	733b      	strb	r3, [r7, #12]
  }

  S2LPSpiWriteRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmpBuffer[0]);
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	461a      	mov	r2, r3
 8001c86:	2101      	movs	r1, #1
 8001c88:	2040      	movs	r0, #64	@ 0x40
 8001c8a:	f001 fbbb 	bl	8003404 <S2LP_WriteRegister>

  /* Fills the array with the addresses passed in the structure */
  tmpBuffer[0] = pxPktBasicAddresses->cBroadcastAddress;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	795b      	ldrb	r3, [r3, #5]
 8001c92:	733b      	strb	r3, [r7, #12]
  tmpBuffer[1] = pxPktBasicAddresses->cMulticastAddress;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	78db      	ldrb	r3, [r3, #3]
 8001c98:	737b      	strb	r3, [r7, #13]
  tmpBuffer[2] = pxPktBasicAddresses->cMyAddress;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	785b      	ldrb	r3, [r3, #1]
 8001c9e:	73bb      	strb	r3, [r7, #14]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PCKT_FLT_GOALS2_ADDR, 3, tmpBuffer);
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	2103      	movs	r1, #3
 8001ca8:	2043      	movs	r0, #67	@ 0x43
 8001caa:	f001 fbab 	bl	8003404 <S2LP_WriteRegister>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4b03      	ldr	r3, [pc, #12]	@ (8001cc0 <S2LPPktBasicAddressesInit+0xb0>)
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	701a      	strb	r2, [r3, #0]
}
 8001cb8:	bf00      	nop
 8001cba:	3710      	adds	r7, #16
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	2000089c 	.word	0x2000089c

08001cc4 <S2LPPktBasicGetAddressField>:
 * @brief  Specify if the Address field for S2LP Basic packets is enabled or disabled.
 * @param  None.
 * @retval SFunctionalState Notifies if the address field is enabled or disabled.
 */
SFunctionalState S2LPPktBasicGetAddressField(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
  uint8_t tmp;

  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(PCKTCTRL4_ADDR, 1, &tmp);
 8001cca:	1dfb      	adds	r3, r7, #7
 8001ccc:	461a      	mov	r2, r3
 8001cce:	2101      	movs	r1, #1
 8001cd0:	202d      	movs	r0, #45	@ 0x2d
 8001cd2:	f001 fbbb 	bl	800344c <S2LP_ReadRegister>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <S2LPPktBasicGetAddressField+0x34>)
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	701a      	strb	r2, [r3, #0]
  if(tmp & ADDRESS_LEN_REGMASK) {
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	f003 0308 	and.w	r3, r3, #8
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <S2LPPktBasicGetAddressField+0x2a>
    return S_ENABLE;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <S2LPPktBasicGetAddressField+0x2c>
  }
  else {
    return S_DISABLE;
 8001cee:	2300      	movs	r3, #0
  }

}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	2000089c 	.word	0x2000089c

08001cfc <S2LPPktBasicSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter is an uint16_t.
 * @retval None.
 */
void S2LPPktBasicSetPayloadLength(uint16_t nPayloadLength)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	80fb      	strh	r3, [r7, #6]
  uint8_t tmpBuffer[2];

  if(S2LPPktBasicGetAddressField()) {
 8001d06:	f7ff ffdd 	bl	8001cc4 <S2LPPktBasicGetAddressField>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d002      	beq.n	8001d16 <S2LPPktBasicSetPayloadLength+0x1a>
    nPayloadLength++;
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	3301      	adds	r3, #1
 8001d14:	80fb      	strh	r3, [r7, #6]
  }
  tmpBuffer[0] = (uint8_t)(nPayloadLength>>8);
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	733b      	strb	r3, [r7, #12]
  tmpBuffer[1] = (uint8_t)nPayloadLength;
 8001d20:	88fb      	ldrh	r3, [r7, #6]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	737b      	strb	r3, [r7, #13]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PCKTLEN1_ADDR, 2, tmpBuffer);
 8001d26:	f107 030c 	add.w	r3, r7, #12
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	2102      	movs	r1, #2
 8001d2e:	2031      	movs	r0, #49	@ 0x31
 8001d30:	f001 fb68 	bl	8003404 <S2LP_WriteRegister>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	4b03      	ldr	r3, [pc, #12]	@ (8001d48 <S2LPPktBasicSetPayloadLength+0x4c>)
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	701a      	strb	r2, [r3, #0]
}
 8001d3e:	bf00      	nop
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000089c 	.word	0x2000089c

08001d4c <S2LPPktWMbusSetSubmode>:
* @brief  Set the W-MBus submode.
* @param  xWMbusSubmode This parameter of @ref WMbusSubmode .
* @retval None.
*/
void S2LPPktWMbusSetSubmode(WMbusSubmode xWMbusSubmode)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
  s_cWMbusSubmode = xWMbusSubmode;
 8001d56:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <S2LPPktWMbusSetSubmode+0x1c>)
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	7013      	strb	r3, [r2, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	20000898 	.word	0x20000898

08001d6c <S2LPPktWMbusGetSubmode>:
 * @brief  Return the WMBUS submode used.
 * @param  None.
 * @retval WMbusSubmode WMBUS submode.
 */
WMbusSubmode S2LPPktWMbusGetSubmode(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return s_cWMbusSubmode;
 8001d70:	4b03      	ldr	r3, [pc, #12]	@ (8001d80 <S2LPPktWMbusGetSubmode+0x14>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000898 	.word	0x20000898

08001d84 <S2LPRadioSetRssiThreshdBm>:
 * @brief  Set the RSSI threshold in dBm.
 * @param  rssiThrehsold in dBm.
 * @retval None.
 */
void S2LPRadioSetRssiThreshdBm(int32_t wRssiThrehsold)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint8_t tmp;
  s_assert_param(IS_RSSI_DBM(wRssiThrehsold));

  tmp = S2LPRadioRssidBmToReg(wRssiThrehsold);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	3b6e      	subs	r3, #110	@ 0x6e
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	73fb      	strb	r3, [r7, #15]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(RSSI_TH_ADDR, 1, &tmp);
 8001d96:	f107 030f 	add.w	r3, r7, #15
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	2018      	movs	r0, #24
 8001da0:	f001 fb30 	bl	8003404 <S2LP_WriteRegister>
 8001da4:	4603      	mov	r3, r0
 8001da6:	461a      	mov	r2, r3
 8001da8:	4b03      	ldr	r3, [pc, #12]	@ (8001db8 <S2LPRadioSetRssiThreshdBm+0x34>)
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	701a      	strb	r2, [r3, #0]
}
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000089c 	.word	0x2000089c

08001dbc <S2LPRadioSetSQIThreshold>:
* @brief  Set the SQI threshold.
* @param  SQI_LEVEL.
* @retval None.
*/
void S2LPRadioSetSQIThreshold(uint8_t cSQIThreshold)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  s_assert_param(IS_SQI_LVL_CHECK(cSQIThreshold));

  S2LPSpiReadRegisters(QI_ADDR, 1, &tmp);
 8001dc6:	f107 030f 	add.w	r3, r7, #15
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2101      	movs	r1, #1
 8001dce:	2037      	movs	r0, #55	@ 0x37
 8001dd0:	f001 fb3c 	bl	800344c <S2LP_ReadRegister>
  tmp &= ~SQI_TH_REGMASK;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
 8001dd6:	f003 031f 	and.w	r3, r3, #31
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)cSQIThreshold)<<5);
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	015b      	lsls	r3, r3, #5
 8001de4:	b25a      	sxtb	r2, r3
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	b25b      	sxtb	r3, r3
 8001dea:	4313      	orrs	r3, r2
 8001dec:	b25b      	sxtb	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	73fb      	strb	r3, [r7, #15]
  S2LPSpiWriteRegisters(QI_ADDR, 1, &tmp);
 8001df2:	f107 030f 	add.w	r3, r7, #15
 8001df6:	461a      	mov	r2, r3
 8001df8:	2101      	movs	r1, #1
 8001dfa:	2037      	movs	r0, #55	@ 0x37
 8001dfc:	f001 fb02 	bl	8003404 <S2LP_WriteRegister>
}
 8001e00:	bf00      	nop
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <S2LPRadioEnableSQI>:
* @brief  Set the SQI enable.
* @param  SQI_ENABLE.
* @retval None.
*/
void S2LPRadioEnableSQI(SFunctionalState xSQIEnable)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  s_assert_param(IS_SFUNCTIONAL_STATE(xSQIEnable));

  S2LPSpiReadRegisters(QI_ADDR, 1, &tmp);
 8001e12:	f107 030f 	add.w	r3, r7, #15
 8001e16:	461a      	mov	r2, r3
 8001e18:	2101      	movs	r1, #1
 8001e1a:	2037      	movs	r0, #55	@ 0x37
 8001e1c:	f001 fb16 	bl	800344c <S2LP_ReadRegister>
  tmp &= ~SQI_EN_REGMASK;
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	f023 0301 	bic.w	r3, r3, #1
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)xSQIEnable));
 8001e2a:	7bfa      	ldrb	r2, [r7, #15]
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	73fb      	strb	r3, [r7, #15]
  S2LPSpiWriteRegisters(QI_ADDR, 1, &tmp);
 8001e34:	f107 030f 	add.w	r3, r7, #15
 8001e38:	461a      	mov	r2, r3
 8001e3a:	2101      	movs	r1, #1
 8001e3c:	2037      	movs	r0, #55	@ 0x37
 8001e3e:	f001 fae1 	bl	8003404 <S2LP_WriteRegister>
}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
	...

08001e4c <S2LPRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void S2LPRadioSearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 8001e4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e50:	b0ae      	sub	sp, #184	@ 0xb8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8001e58:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001e5c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=s_lXtalFrequency;
 8001e60:	4ba6      	ldr	r3, [pc, #664]	@ (80020fc <S2LPRadioSearchDatarateME+0x2b0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>DIG_DOMAIN_XTAL_THRESH) {
 8001e68:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e6c:	4ba4      	ldr	r3, [pc, #656]	@ (8002100 <S2LPRadioSearchDatarateME+0x2b4>)
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d904      	bls.n	8001e7c <S2LPRadioSearchDatarateME+0x30>
    f_dig >>= 1;
 8001e72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001e76:	085b      	lsrs	r3, r3, #1
 8001e78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001e82:	e013      	b.n	8001eac <S2LPRadioSearchDatarateME+0x60>
    lDatarateTmp = S2LPRadioComputeDatarate(0xFFFF, uDrE);
 8001e84:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001e8e:	f000 fbc1 	bl	8002614 <S2LPRadioComputeDatarate>
 8001e92:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8001e96:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001e9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d909      	bls.n	8001eb6 <S2LPRadioSearchDatarateME+0x6a>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001ea2:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001eac:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001eb0:	2b0c      	cmp	r3, #12
 8001eb2:	d1e7      	bne.n	8001e84 <S2LPRadioSearchDatarateME+0x38>
 8001eb4:	e000      	b.n	8001eb8 <S2LPRadioSearchDatarateME+0x6c>
      break;
 8001eb6:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8001eb8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001ebc:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ec0:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 8001ec2:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d16b      	bne.n	8001fa2 <S2LPRadioSearchDatarateME+0x156>
    tgt=((uint64_t)lDatarate)<<32;
 8001eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ed2:	667a      	str	r2, [r7, #100]	@ 0x64
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001ede:	000b      	movs	r3, r1
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8001ee6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001eea:	2200      	movs	r2, #0
 8001eec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001eee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001ef0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001ef4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001ef8:	f7fe fe56 	bl	8000ba8 <__aeabi_uldivmod>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	b293      	uxth	r3, r2
 8001f02:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001f06:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8001f08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f10:	657a      	str	r2, [r7, #84]	@ 0x54
 8001f12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f1e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001f20:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001f24:	462b      	mov	r3, r5
 8001f26:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001f2a:	4642      	mov	r2, r8
 8001f2c:	fb02 f203 	mul.w	r2, r2, r3
 8001f30:	464b      	mov	r3, r9
 8001f32:	4621      	mov	r1, r4
 8001f34:	fb01 f303 	mul.w	r3, r1, r3
 8001f38:	4413      	add	r3, r2
 8001f3a:	4622      	mov	r2, r4
 8001f3c:	4641      	mov	r1, r8
 8001f3e:	fba2 1201 	umull	r1, r2, r2, r1
 8001f42:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f44:	460a      	mov	r2, r1
 8001f46:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001f48:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001f4a:	4413      	add	r3, r2
 8001f4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f4e:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001f52:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8001f56:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 8001f5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f5e:	2200      	movs	r2, #0
 8001f60:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f62:	647a      	str	r2, [r7, #68]	@ 0x44
 8001f64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	17da      	asrs	r2, r3, #31
 8001f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f70:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f72:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001f76:	462b      	mov	r3, r5
 8001f78:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001f7c:	4642      	mov	r2, r8
 8001f7e:	fb02 f203 	mul.w	r2, r2, r3
 8001f82:	464b      	mov	r3, r9
 8001f84:	4621      	mov	r1, r4
 8001f86:	fb01 f303 	mul.w	r3, r1, r3
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4622      	mov	r2, r4
 8001f8e:	4641      	mov	r1, r8
 8001f90:	fba2 ab01 	umull	sl, fp, r2, r1
 8001f94:	445b      	add	r3, fp
 8001f96:	469b      	mov	fp, r3
 8001f98:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001f9c:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001fa0:	e07d      	b.n	800209e <S2LPRadioSearchDatarateME+0x252>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 8001fa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	4698      	mov	r8, r3
 8001faa:	4691      	mov	r9, r2
 8001fac:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001fb0:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8001fb4:	f1a1 0320 	sub.w	r3, r1, #32
 8001fb8:	f1c1 0220 	rsb	r2, r1, #32
 8001fbc:	fa09 f501 	lsl.w	r5, r9, r1
 8001fc0:	fa08 f303 	lsl.w	r3, r8, r3
 8001fc4:	431d      	orrs	r5, r3
 8001fc6:	fa28 f202 	lsr.w	r2, r8, r2
 8001fca:	4315      	orrs	r5, r2
 8001fcc:	fa08 f401 	lsl.w	r4, r8, r1
 8001fd0:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 8001fd4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001fd8:	2200      	movs	r2, #0
 8001fda:	633b      	str	r3, [r7, #48]	@ 0x30
 8001fdc:	637a      	str	r2, [r7, #52]	@ 0x34
 8001fde:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001fe2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001fe6:	f7fe fddf 	bl	8000ba8 <__aeabi_uldivmod>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	b293      	uxth	r3, r2
 8001ff0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001ff4:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8001ff6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800200a:	17da      	asrs	r2, r3, #31
 800200c:	623b      	str	r3, [r7, #32]
 800200e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002010:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002014:	462b      	mov	r3, r5
 8002016:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800201a:	4642      	mov	r2, r8
 800201c:	fb02 f203 	mul.w	r2, r2, r3
 8002020:	464b      	mov	r3, r9
 8002022:	4621      	mov	r1, r4
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	4622      	mov	r2, r4
 800202c:	4641      	mov	r1, r8
 800202e:	fba2 1201 	umull	r1, r2, r2, r1
 8002032:	677a      	str	r2, [r7, #116]	@ 0x74
 8002034:	460a      	mov	r2, r1
 8002036:	673a      	str	r2, [r7, #112]	@ 0x70
 8002038:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800203a:	4413      	add	r3, r2
 800203c:	677b      	str	r3, [r7, #116]	@ 0x74
 800203e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8002042:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8002046:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 800204a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800204e:	2200      	movs	r2, #0
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	61fa      	str	r2, [r7, #28]
 8002054:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 800205e:	17da      	asrs	r2, r3, #31
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	617a      	str	r2, [r7, #20]
 8002064:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002068:	462b      	mov	r3, r5
 800206a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800206e:	4642      	mov	r2, r8
 8002070:	fb02 f203 	mul.w	r2, r2, r3
 8002074:	464b      	mov	r3, r9
 8002076:	4621      	mov	r1, r4
 8002078:	fb01 f303 	mul.w	r3, r1, r3
 800207c:	4413      	add	r3, r2
 800207e:	4622      	mov	r2, r4
 8002080:	4641      	mov	r1, r8
 8002082:	fba2 1201 	umull	r1, r2, r2, r1
 8002086:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002088:	460a      	mov	r2, r1
 800208a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800208c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800208e:	4413      	add	r3, r2
 8002090:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002092:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8002096:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 800209a:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 800209e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80020a2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80020a6:	1a84      	subs	r4, r0, r2
 80020a8:	60bc      	str	r4, [r7, #8]
 80020aa:	eb61 0303 	sbc.w	r3, r1, r3
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80020b4:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 80020b8:	1a84      	subs	r4, r0, r2
 80020ba:	603c      	str	r4, [r7, #0]
 80020bc:	eb61 0303 	sbc.w	r3, r1, r3
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80020c6:	4623      	mov	r3, r4
 80020c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80020cc:	4602      	mov	r2, r0
 80020ce:	4293      	cmp	r3, r2
 80020d0:	462b      	mov	r3, r5
 80020d2:	460a      	mov	r2, r1
 80020d4:	4193      	sbcs	r3, r2
 80020d6:	d205      	bcs.n	80020e4 <S2LPRadioSearchDatarateME+0x298>
 80020d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020dc:	881b      	ldrh	r3, [r3, #0]
 80020de:	3301      	adds	r3, #1
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	e002      	b.n	80020ea <S2LPRadioSearchDatarateME+0x29e>
 80020e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80020ee:	8013      	strh	r3, [r2, #0]

}
 80020f0:	bf00      	nop
 80020f2:	37b8      	adds	r7, #184	@ 0xb8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80020fa:	bf00      	nop
 80020fc:	20000004 	.word	0x20000004
 8002100:	01c9c380 	.word	0x01c9c380

08002104 <S2LPRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void S2LPRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8002104:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002108:	b0ae      	sub	sp, #184	@ 0xb8
 800210a:	af00      	add	r7, sp, #0
 800210c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8002110:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8002114:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint8_t uFDevE, tmp, bs = MIDDLE_BAND_FACTOR, refdiv = 1;
 8002118:	2308      	movs	r3, #8
 800211a:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 800211e:	2301      	movs	r3, #1
 8002120:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  s_assert_param(IS_F_DEV(lFDev, s_lXtalFrequency));

  S2LPSpiReadRegisters(SYNT3_ADDR, 1, &tmp);
 8002124:	f107 0393 	add.w	r3, r7, #147	@ 0x93
 8002128:	461a      	mov	r2, r3
 800212a:	2101      	movs	r1, #1
 800212c:	2005      	movs	r0, #5
 800212e:	f001 f98d 	bl	800344c <S2LP_ReadRegister>
  if((tmp&BS_REGMASK) == 0) {
 8002132:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002136:	f003 0310 	and.w	r3, r3, #16
 800213a:	2b00      	cmp	r3, #0
 800213c:	d102      	bne.n	8002144 <S2LPRadioSearchFreqDevME+0x40>
    bs = HIGH_BAND_FACTOR;
 800213e:	2304      	movs	r3, #4
 8002140:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
  }

  if(S2LPRadioGetRefDiv()) {
 8002144:	f000 fe2c 	bl	8002da0 <S2LPRadioGetRefDiv>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <S2LPRadioSearchFreqDevME+0x50>
    refdiv = 2;
 800214e:	2302      	movs	r3, #2
 8002150:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
  }

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002154:	2300      	movs	r3, #0
 8002156:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 800215a:	e015      	b.n	8002188 <S2LPRadioSearchFreqDevME+0x84>
    lFDevTmp = S2LPRadioComputeFreqDeviation(255, uFDevE, bs, refdiv);
 800215c:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 8002160:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8002164:	f897 10b7 	ldrb.w	r1, [r7, #183]	@ 0xb7
 8002168:	20ff      	movs	r0, #255	@ 0xff
 800216a:	f000 fae3 	bl	8002734 <S2LPRadioComputeFreqDeviation>
 800216e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lFDev<lFDevTmp)
 8002172:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8002176:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800217a:	429a      	cmp	r2, r3
 800217c:	d309      	bcc.n	8002192 <S2LPRadioSearchFreqDevME+0x8e>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 800217e:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8002182:	3301      	adds	r3, #1
 8002184:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8002188:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800218c:	2b0c      	cmp	r3, #12
 800218e:	d1e5      	bne.n	800215c <S2LPRadioSearchFreqDevME+0x58>
 8002190:	e000      	b.n	8002194 <S2LPRadioSearchFreqDevME+0x90>
      break;
 8002192:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8002194:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002198:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800219c:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 800219e:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d16f      	bne.n	8002286 <S2LPRadioSearchFreqDevME+0x182>
  {
    tgt=((uint64_t)lFDev)<<22;
 80021a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021aa:	2200      	movs	r2, #0
 80021ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80021ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80021b0:	f04f 0200 	mov.w	r2, #0
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80021bc:	4629      	mov	r1, r5
 80021be:	058b      	lsls	r3, r1, #22
 80021c0:	4621      	mov	r1, r4
 80021c2:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 80021c6:	4621      	mov	r1, r4
 80021c8:	058a      	lsls	r2, r1, #22
 80021ca:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM)=(uint32_t)(tgt/s_lXtalFrequency);
 80021ce:	4b87      	ldr	r3, [pc, #540]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2200      	movs	r2, #0
 80021d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80021d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80021d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80021dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80021e0:	f7fe fce2 	bl	8000ba8 <__aeabi_uldivmod>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	b2d3      	uxtb	r3, r2
 80021ea:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80021ee:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)s_lXtalFrequency*(*pcM);
 80021f0:	4b7e      	ldr	r3, [pc, #504]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2200      	movs	r2, #0
 80021f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80021f8:	657a      	str	r2, [r7, #84]	@ 0x54
 80021fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2200      	movs	r2, #0
 8002204:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002206:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002208:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800220c:	460b      	mov	r3, r1
 800220e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002212:	4622      	mov	r2, r4
 8002214:	fb02 f203 	mul.w	r2, r2, r3
 8002218:	e9c7 451e 	strd	r4, r5, [r7, #120]	@ 0x78
 800221c:	462b      	mov	r3, r5
 800221e:	4604      	mov	r4, r0
 8002220:	460d      	mov	r5, r1
 8002222:	4621      	mov	r1, r4
 8002224:	fb01 f303 	mul.w	r3, r1, r3
 8002228:	4413      	add	r3, r2
 800222a:	4622      	mov	r2, r4
 800222c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800222e:	fba2 ab01 	umull	sl, fp, r2, r1
 8002232:	445b      	add	r3, fp
 8002234:	469b      	mov	fp, r3
 8002236:	e9c7 ab2a 	strd	sl, fp, [r7, #168]	@ 0xa8
 800223a:	e9c7 ab2a 	strd	sl, fp, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)s_lXtalFrequency*((*pcM)+1);
 800223e:	4b6b      	ldr	r3, [pc, #428]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2200      	movs	r2, #0
 8002244:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002246:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002248:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	3301      	adds	r3, #1
 8002250:	17da      	asrs	r2, r3, #31
 8002252:	643b      	str	r3, [r7, #64]	@ 0x40
 8002254:	647a      	str	r2, [r7, #68]	@ 0x44
 8002256:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800225a:	462b      	mov	r3, r5
 800225c:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8002260:	4652      	mov	r2, sl
 8002262:	fb02 f203 	mul.w	r2, r2, r3
 8002266:	465b      	mov	r3, fp
 8002268:	4621      	mov	r1, r4
 800226a:	fb01 f303 	mul.w	r3, r1, r3
 800226e:	4413      	add	r3, r2
 8002270:	4622      	mov	r2, r4
 8002272:	4651      	mov	r1, sl
 8002274:	fba2 8901 	umull	r8, r9, r2, r1
 8002278:	444b      	add	r3, r9
 800227a:	4699      	mov	r9, r3
 800227c:	e9c7 8928 	strd	r8, r9, [r7, #160]	@ 0xa0
 8002280:	e9c7 8928 	strd	r8, r9, [r7, #160]	@ 0xa0
 8002284:	e083      	b.n	800238e <S2LPRadioSearchFreqDevME+0x28a>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8002286:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800228a:	2200      	movs	r2, #0
 800228c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800228e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002290:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8002294:	f1c3 0117 	rsb	r1, r3, #23
 8002298:	f1a1 0320 	sub.w	r3, r1, #32
 800229c:	f1c1 0220 	rsb	r2, r1, #32
 80022a0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80022a4:	4648      	mov	r0, r9
 80022a6:	fa00 f501 	lsl.w	r5, r0, r1
 80022aa:	4640      	mov	r0, r8
 80022ac:	fa00 f303 	lsl.w	r3, r0, r3
 80022b0:	431d      	orrs	r5, r3
 80022b2:	4643      	mov	r3, r8
 80022b4:	fa23 f202 	lsr.w	r2, r3, r2
 80022b8:	4315      	orrs	r5, r2
 80022ba:	4643      	mov	r3, r8
 80022bc:	408b      	lsls	r3, r1
 80022be:	461c      	mov	r4, r3
 80022c0:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM)=(uint32_t)(tgt/s_lXtalFrequency)-256;
 80022c4:	4b49      	ldr	r3, [pc, #292]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2200      	movs	r2, #0
 80022ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80022cc:	637a      	str	r2, [r7, #52]	@ 0x34
 80022ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80022d2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80022d6:	f7fe fc67 	bl	8000ba8 <__aeabi_uldivmod>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	b2d3      	uxtb	r3, r2
 80022e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80022e4:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)s_lXtalFrequency*((*pcM)+256);
 80022e6:	4b41      	ldr	r3, [pc, #260]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80022fa:	17da      	asrs	r2, r3, #31
 80022fc:	623b      	str	r3, [r7, #32]
 80022fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8002300:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002304:	462b      	mov	r3, r5
 8002306:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800230a:	4642      	mov	r2, r8
 800230c:	fb02 f203 	mul.w	r2, r2, r3
 8002310:	464b      	mov	r3, r9
 8002312:	4621      	mov	r1, r4
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	4413      	add	r3, r2
 800231a:	4622      	mov	r2, r4
 800231c:	4641      	mov	r1, r8
 800231e:	fba2 1201 	umull	r1, r2, r2, r1
 8002322:	677a      	str	r2, [r7, #116]	@ 0x74
 8002324:	460a      	mov	r2, r1
 8002326:	673a      	str	r2, [r7, #112]	@ 0x70
 8002328:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800232a:	4413      	add	r3, r2
 800232c:	677b      	str	r3, [r7, #116]	@ 0x74
 800232e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8002332:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8002336:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)s_lXtalFrequency*((*pcM)+1+256);
 800233a:	4b2c      	ldr	r3, [pc, #176]	@ (80023ec <S2LPRadioSearchFreqDevME+0x2e8>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2200      	movs	r2, #0
 8002340:	61bb      	str	r3, [r7, #24]
 8002342:	61fa      	str	r2, [r7, #28]
 8002344:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800234e:	17da      	asrs	r2, r3, #31
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	617a      	str	r2, [r7, #20]
 8002354:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002358:	462b      	mov	r3, r5
 800235a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800235e:	4642      	mov	r2, r8
 8002360:	fb02 f203 	mul.w	r2, r2, r3
 8002364:	464b      	mov	r3, r9
 8002366:	4621      	mov	r1, r4
 8002368:	fb01 f303 	mul.w	r3, r1, r3
 800236c:	4413      	add	r3, r2
 800236e:	4622      	mov	r2, r4
 8002370:	4641      	mov	r1, r8
 8002372:	fba2 1201 	umull	r1, r2, r2, r1
 8002376:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002378:	460a      	mov	r2, r1
 800237a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800237c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800237e:	4413      	add	r3, r2
 8002380:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002382:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8002386:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 800238a:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 800238e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002392:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002396:	1a84      	subs	r4, r0, r2
 8002398:	60bc      	str	r4, [r7, #8]
 800239a:	eb61 0303 	sbc.w	r3, r1, r3
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80023a4:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 80023a8:	1a84      	subs	r4, r0, r2
 80023aa:	603c      	str	r4, [r7, #0]
 80023ac:	eb61 0303 	sbc.w	r3, r1, r3
 80023b0:	607b      	str	r3, [r7, #4]
 80023b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023b6:	4623      	mov	r3, r4
 80023b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80023bc:	4602      	mov	r2, r0
 80023be:	4293      	cmp	r3, r2
 80023c0:	462b      	mov	r3, r5
 80023c2:	460a      	mov	r2, r1
 80023c4:	4193      	sbcs	r3, r2
 80023c6:	d205      	bcs.n	80023d4 <S2LPRadioSearchFreqDevME+0x2d0>
 80023c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	3301      	adds	r3, #1
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	e002      	b.n	80023da <S2LPRadioSearchFreqDevME+0x2d6>
 80023d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80023de:	7013      	strb	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	37b8      	adds	r7, #184	@ 0xb8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ea:	bf00      	nop
 80023ec:	20000004 	.word	0x20000004

080023f0 <S2LPRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void S2LPRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 80023f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023f4:	b092      	sub	sp, #72	@ 0x48
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80023fa:	6239      	str	r1, [r7, #32]
 80023fc:	61fa      	str	r2, [r7, #28]
  int8_t i, i_tmp;
  uint32_t f_dig=s_lXtalFrequency;
 80023fe:	4b80      	ldr	r3, [pc, #512]	@ (8002600 <S2LPRadioSearchChannelBwME+0x210>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	643b      	str	r3, [r7, #64]	@ 0x40
  int32_t chfltCalculation[3];


  if(f_dig>DIG_DOMAIN_XTAL_THRESH) {
 8002404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002406:	4a7f      	ldr	r2, [pc, #508]	@ (8002604 <S2LPRadioSearchChannelBwME+0x214>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d902      	bls.n	8002412 <S2LPRadioSearchChannelBwME+0x22>
    f_dig >>= 1;
 800240c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800240e:	085b      	lsrs	r3, r3, #1
 8002410:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  s_assert_param(IS_CH_BW(lBandwidth,f_dig));

  /* Search the channel filter bandwidth table index */
  for(i=0;i<90 && (lBandwidth<(uint32_t)(((uint64_t)s_vectnBandwidth26M[i]*f_dig)/260000));i++);
 8002412:	2300      	movs	r3, #0
 8002414:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002418:	e006      	b.n	8002428 <S2LPRadioSearchChannelBwME+0x38>
 800241a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800241e:	b2db      	uxtb	r3, r3
 8002420:	3301      	adds	r3, #1
 8002422:	b2db      	uxtb	r3, r3
 8002424:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002428:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800242c:	2b59      	cmp	r3, #89	@ 0x59
 800242e:	dc2b      	bgt.n	8002488 <S2LPRadioSearchChannelBwME+0x98>
 8002430:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002434:	4a74      	ldr	r2, [pc, #464]	@ (8002608 <S2LPRadioSearchChannelBwME+0x218>)
 8002436:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800243a:	b29b      	uxth	r3, r3
 800243c:	2200      	movs	r2, #0
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	617a      	str	r2, [r7, #20]
 8002442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002444:	2200      	movs	r2, #0
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	60fa      	str	r2, [r7, #12]
 800244a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800244e:	460b      	mov	r3, r1
 8002450:	68ba      	ldr	r2, [r7, #8]
 8002452:	fb02 f203 	mul.w	r2, r2, r3
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800245c:	4601      	mov	r1, r0
 800245e:	fb01 f303 	mul.w	r3, r1, r3
 8002462:	4413      	add	r3, r2
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	68b9      	ldr	r1, [r7, #8]
 8002468:	fba2 4501 	umull	r4, r5, r2, r1
 800246c:	442b      	add	r3, r5
 800246e:	461d      	mov	r5, r3
 8002470:	4a66      	ldr	r2, [pc, #408]	@ (800260c <S2LPRadioSearchChannelBwME+0x21c>)
 8002472:	f04f 0300 	mov.w	r3, #0
 8002476:	4620      	mov	r0, r4
 8002478:	4629      	mov	r1, r5
 800247a:	f7fe fb95 	bl	8000ba8 <__aeabi_uldivmod>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002484:	4293      	cmp	r3, r2
 8002486:	d3c8      	bcc.n	800241a <S2LPRadioSearchChannelBwME+0x2a>

  if(i!=0) {
 8002488:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 8095 	beq.w	80025bc <S2LPRadioSearchChannelBwME+0x1cc>
    /* Finds the index value with best approximation in i-1, i and i+1 elements */
    i_tmp = i;
 8002492:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002496:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    for(uint8_t j=0;j<3;j++) {
 800249a:	2300      	movs	r3, #0
 800249c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80024a0:	e051      	b.n	8002546 <S2LPRadioSearchChannelBwME+0x156>
      if(((i_tmp+j-1)>=0) && ((i_tmp+j-1)<=89)) {
 80024a2:	f997 2036 	ldrsb.w	r2, [r7, #54]	@ 0x36
 80024a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80024aa:	4413      	add	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	dd3a      	ble.n	8002526 <S2LPRadioSearchChannelBwME+0x136>
 80024b0:	f997 2036 	ldrsb.w	r2, [r7, #54]	@ 0x36
 80024b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80024b8:	4413      	add	r3, r2
 80024ba:	2b5a      	cmp	r3, #90	@ 0x5a
 80024bc:	dc33      	bgt.n	8002526 <S2LPRadioSearchChannelBwME+0x136>
        chfltCalculation[j] = (int32_t)lBandwidth - (int32_t)(((uint64_t)s_vectnBandwidth26M[i_tmp+j-1]*f_dig)/260000);
 80024be:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 80024c0:	f997 2036 	ldrsb.w	r2, [r7, #54]	@ 0x36
 80024c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80024c8:	4413      	add	r3, r2
 80024ca:	3b01      	subs	r3, #1
 80024cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002608 <S2LPRadioSearchChannelBwME+0x218>)
 80024ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	2200      	movs	r2, #0
 80024d6:	469a      	mov	sl, r3
 80024d8:	4693      	mov	fp, r2
 80024da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024dc:	2200      	movs	r2, #0
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024e6:	4603      	mov	r3, r0
 80024e8:	fb03 f20b 	mul.w	r2, r3, fp
 80024ec:	460b      	mov	r3, r1
 80024ee:	fb0a f303 	mul.w	r3, sl, r3
 80024f2:	4413      	add	r3, r2
 80024f4:	4602      	mov	r2, r0
 80024f6:	fbaa 8902 	umull	r8, r9, sl, r2
 80024fa:	444b      	add	r3, r9
 80024fc:	4699      	mov	r9, r3
 80024fe:	4a43      	ldr	r2, [pc, #268]	@ (800260c <S2LPRadioSearchChannelBwME+0x21c>)
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	4640      	mov	r0, r8
 8002506:	4649      	mov	r1, r9
 8002508:	f7fe fb4e 	bl	8000ba8 <__aeabi_uldivmod>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002514:	1aa2      	subs	r2, r4, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	3330      	adds	r3, #48	@ 0x30
 800251a:	f107 0118 	add.w	r1, r7, #24
 800251e:	440b      	add	r3, r1
 8002520:	f843 2c20 	str.w	r2, [r3, #-32]
 8002524:	e00a      	b.n	800253c <S2LPRadioSearchChannelBwME+0x14c>
      }
      else {
        chfltCalculation[j] = 0x7FFFFFFF;
 8002526:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	3330      	adds	r3, #48	@ 0x30
 800252e:	f107 0218 	add.w	r2, r7, #24
 8002532:	4413      	add	r3, r2
 8002534:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002538:	f843 2c20 	str.w	r2, [r3, #-32]
    for(uint8_t j=0;j<3;j++) {
 800253c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002540:	3301      	adds	r3, #1
 8002542:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002546:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800254a:	2b02      	cmp	r3, #2
 800254c:	d9a9      	bls.n	80024a2 <S2LPRadioSearchChannelBwME+0xb2>
      }
    }
    uint32_t chfltDelta = 0xFFFFFFFF;
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	63bb      	str	r3, [r7, #56]	@ 0x38

    for(uint8_t j=0;j<3;j++) {
 8002554:	2300      	movs	r3, #0
 8002556:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800255a:	e02b      	b.n	80025b4 <S2LPRadioSearchChannelBwME+0x1c4>
      if(S_ABS(chfltCalculation[j])<chfltDelta) {
 800255c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	3330      	adds	r3, #48	@ 0x30
 8002564:	f107 0218 	add.w	r2, r7, #24
 8002568:	4413      	add	r3, r2
 800256a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800256e:	2b00      	cmp	r3, #0
 8002570:	bfb8      	it	lt
 8002572:	425b      	neglt	r3, r3
 8002574:	461a      	mov	r2, r3
 8002576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002578:	4293      	cmp	r3, r2
 800257a:	d916      	bls.n	80025aa <S2LPRadioSearchChannelBwME+0x1ba>
        chfltDelta = S_ABS(chfltCalculation[j]);
 800257c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	3330      	adds	r3, #48	@ 0x30
 8002584:	f107 0218 	add.w	r2, r7, #24
 8002588:	4413      	add	r3, r2
 800258a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800258e:	2b00      	cmp	r3, #0
 8002590:	bfb8      	it	lt
 8002592:	425b      	neglt	r3, r3
 8002594:	63bb      	str	r3, [r7, #56]	@ 0x38
        i=i_tmp+j-1;
 8002596:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800259a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800259e:	4413      	add	r3, r2
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	3b01      	subs	r3, #1
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    for(uint8_t j=0;j<3;j++) {
 80025aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80025ae:	3301      	adds	r3, #1
 80025b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80025b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d9cf      	bls.n	800255c <S2LPRadioSearchChannelBwME+0x16c>
      }
    }
  }
  (*pcE) = (uint8_t)(i/9);
 80025bc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80025c0:	4a13      	ldr	r2, [pc, #76]	@ (8002610 <S2LPRadioSearchChannelBwME+0x220>)
 80025c2:	fb82 1203 	smull	r1, r2, r2, r3
 80025c6:	1052      	asrs	r2, r2, #1
 80025c8:	17db      	asrs	r3, r3, #31
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	b25b      	sxtb	r3, r3
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 80025d4:	f997 2047 	ldrsb.w	r2, [r7, #71]	@ 0x47
 80025d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <S2LPRadioSearchChannelBwME+0x220>)
 80025da:	fb83 1302 	smull	r1, r3, r3, r2
 80025de:	1059      	asrs	r1, r3, #1
 80025e0:	17d3      	asrs	r3, r2, #31
 80025e2:	1ac9      	subs	r1, r1, r3
 80025e4:	460b      	mov	r3, r1
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	440b      	add	r3, r1
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	b25b      	sxtb	r3, r3
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	701a      	strb	r2, [r3, #0]

}
 80025f4:	bf00      	nop
 80025f6:	3748      	adds	r7, #72	@ 0x48
 80025f8:	46bd      	mov	sp, r7
 80025fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025fe:	bf00      	nop
 8002600:	20000004 	.word	0x20000004
 8002604:	01c9c380 	.word	0x01c9c380
 8002608:	0800ca20 	.word	0x0800ca20
 800260c:	0003f7a0 	.word	0x0003f7a0
 8002610:	38e38e39 	.word	0x38e38e39

08002614 <S2LPRadioComputeDatarate>:
* @param  pcM the mantissa value.
* @param  pcE the exponent value.
* @retval the datarate.
*/
uint32_t S2LPRadioComputeDatarate(uint16_t cM, uint8_t cE)
{
 8002614:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002618:	b091      	sub	sp, #68	@ 0x44
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	460a      	mov	r2, r1
 8002620:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002622:	4613      	mov	r3, r2
 8002624:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=s_lXtalFrequency;
 8002628:	4b40      	ldr	r3, [pc, #256]	@ (800272c <S2LPRadioComputeDatarate+0x118>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>DIG_DOMAIN_XTAL_THRESH) {
 800262e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002630:	4b3f      	ldr	r3, [pc, #252]	@ (8002730 <S2LPRadioComputeDatarate+0x11c>)
 8002632:	429a      	cmp	r2, r3
 8002634:	d902      	bls.n	800263c <S2LPRadioComputeDatarate+0x28>
    f_dig >>= 1;
 8002636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002638:	085b      	lsrs	r3, r3, #1
 800263a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 800263c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002640:	2b00      	cmp	r3, #0
 8002642:	d128      	bne.n	8002696 <S2LPRadioComputeDatarate+0x82>
    dr=((uint64_t)f_dig*cM);
 8002644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002646:	2200      	movs	r2, #0
 8002648:	61bb      	str	r3, [r7, #24]
 800264a:	61fa      	str	r2, [r7, #28]
 800264c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800264e:	2200      	movs	r2, #0
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	617a      	str	r2, [r7, #20]
 8002654:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002658:	462b      	mov	r3, r5
 800265a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800265e:	4642      	mov	r2, r8
 8002660:	fb02 f203 	mul.w	r2, r2, r3
 8002664:	464b      	mov	r3, r9
 8002666:	4621      	mov	r1, r4
 8002668:	fb01 f303 	mul.w	r3, r1, r3
 800266c:	4413      	add	r3, r2
 800266e:	4622      	mov	r2, r4
 8002670:	4641      	mov	r1, r8
 8002672:	fba2 ab01 	umull	sl, fp, r2, r1
 8002676:	445b      	add	r3, fp
 8002678:	469b      	mov	fp, r3
 800267a:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 800267e:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 8002682:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	000a      	movs	r2, r1
 8002690:	2300      	movs	r3, #0
 8002692:	4613      	mov	r3, r2
 8002694:	e043      	b.n	800271e <S2LPRadioComputeDatarate+0x10a>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 8002696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002698:	2200      	movs	r2, #0
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	60fa      	str	r2, [r7, #12]
 800269e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80026a0:	2200      	movs	r2, #0
 80026a2:	603b      	str	r3, [r7, #0]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80026aa:	460b      	mov	r3, r1
 80026ac:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 80026b0:	623b      	str	r3, [r7, #32]
 80026b2:	4613      	mov	r3, r2
 80026b4:	f143 0300 	adc.w	r3, r3, #0
 80026b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026be:	460b      	mov	r3, r1
 80026c0:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 80026c4:	4652      	mov	r2, sl
 80026c6:	fb02 f203 	mul.w	r2, r2, r3
 80026ca:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 80026ce:	465b      	mov	r3, fp
 80026d0:	4682      	mov	sl, r0
 80026d2:	468b      	mov	fp, r1
 80026d4:	4651      	mov	r1, sl
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	4413      	add	r3, r2
 80026dc:	4652      	mov	r2, sl
 80026de:	6a39      	ldr	r1, [r7, #32]
 80026e0:	fba2 4501 	umull	r4, r5, r2, r1
 80026e4:	442b      	add	r3, r5
 80026e6:	461d      	mov	r5, r3
 80026e8:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 80026ec:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 80026f0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80026f4:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 80026f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80026fc:	f1c1 0420 	rsb	r4, r1, #32
 8002700:	f1a1 0020 	sub.w	r0, r1, #32
 8002704:	fa22 f801 	lsr.w	r8, r2, r1
 8002708:	fa03 f404 	lsl.w	r4, r3, r4
 800270c:	ea48 0804 	orr.w	r8, r8, r4
 8002710:	fa23 f000 	lsr.w	r0, r3, r0
 8002714:	ea48 0800 	orr.w	r8, r8, r0
 8002718:	fa23 f901 	lsr.w	r9, r3, r1
 800271c:	4643      	mov	r3, r8
}
 800271e:	4618      	mov	r0, r3
 8002720:	3744      	adds	r7, #68	@ 0x44
 8002722:	46bd      	mov	sp, r7
 8002724:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20000004 	.word	0x20000004
 8002730:	01c9c380 	.word	0x01c9c380

08002734 <S2LPRadioComputeFreqDeviation>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
uint32_t S2LPRadioComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 8002734:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002738:	b08c      	sub	sp, #48	@ 0x30
 800273a:	af00      	add	r7, sp, #0
 800273c:	461e      	mov	r6, r3
 800273e:	4603      	mov	r3, r0
 8002740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002744:	460b      	mov	r3, r1
 8002746:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800274a:	4613      	mov	r3, r2
 800274c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002750:	4633      	mov	r3, r6
 8002752:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=s_lXtalFrequency;
 8002756:	4b36      	ldr	r3, [pc, #216]	@ (8002830 <S2LPRadioComputeFreqDeviation+0xfc>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 800275c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002760:	2b00      	cmp	r3, #0
 8002762:	d127      	bne.n	80027b4 <S2LPRadioComputeFreqDeviation+0x80>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 8002764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002766:	2200      	movs	r2, #0
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	617a      	str	r2, [r7, #20]
 800276c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002770:	2200      	movs	r2, #0
 8002772:	60bb      	str	r3, [r7, #8]
 8002774:	60fa      	str	r2, [r7, #12]
 8002776:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800277a:	462b      	mov	r3, r5
 800277c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002780:	4642      	mov	r2, r8
 8002782:	fb02 f203 	mul.w	r2, r2, r3
 8002786:	464b      	mov	r3, r9
 8002788:	4621      	mov	r1, r4
 800278a:	fb01 f303 	mul.w	r3, r1, r3
 800278e:	4413      	add	r3, r2
 8002790:	4622      	mov	r2, r4
 8002792:	4641      	mov	r1, r8
 8002794:	fba2 ab01 	umull	sl, fp, r2, r1
 8002798:	445b      	add	r3, fp
 800279a:	469b      	mov	fp, r3
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	f04f 0300 	mov.w	r3, #0
 80027a4:	ea4f 529a 	mov.w	r2, sl, lsr #22
 80027a8:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 80027ac:	ea4f 539b 	mov.w	r3, fp, lsr #22
 80027b0:	4613      	mov	r3, r2
 80027b2:	e036      	b.n	8002822 <S2LPRadioComputeFreqDeviation+0xee>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 80027b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b6:	2200      	movs	r2, #0
 80027b8:	603b      	str	r3, [r7, #0]
 80027ba:	607a      	str	r2, [r7, #4]
 80027bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80027c4:	17da      	asrs	r2, r3, #31
 80027c6:	61bb      	str	r3, [r7, #24]
 80027c8:	61fa      	str	r2, [r7, #28]
 80027ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80027ce:	460b      	mov	r3, r1
 80027d0:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80027d4:	4652      	mov	r2, sl
 80027d6:	fb02 f203 	mul.w	r2, r2, r3
 80027da:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 80027de:	465b      	mov	r3, fp
 80027e0:	4682      	mov	sl, r0
 80027e2:	468b      	mov	fp, r1
 80027e4:	4651      	mov	r1, sl
 80027e6:	fb01 f303 	mul.w	r3, r1, r3
 80027ea:	4413      	add	r3, r2
 80027ec:	4652      	mov	r2, sl
 80027ee:	69b9      	ldr	r1, [r7, #24]
 80027f0:	fba2 4501 	umull	r4, r5, r2, r1
 80027f4:	442b      	add	r3, r5
 80027f6:	461d      	mov	r5, r3
 80027f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027fc:	f1c3 0317 	rsb	r3, r3, #23
 8002800:	f1c3 0120 	rsb	r1, r3, #32
 8002804:	f1a3 0220 	sub.w	r2, r3, #32
 8002808:	fa24 f803 	lsr.w	r8, r4, r3
 800280c:	fa05 f101 	lsl.w	r1, r5, r1
 8002810:	ea48 0801 	orr.w	r8, r8, r1
 8002814:	fa25 f202 	lsr.w	r2, r5, r2
 8002818:	ea48 0802 	orr.w	r8, r8, r2
 800281c:	fa25 f903 	lsr.w	r9, r5, r3
 8002820:	4643      	mov	r3, r8
}
 8002822:	4618      	mov	r0, r3
 8002824:	3730      	adds	r7, #48	@ 0x30
 8002826:	46bd      	mov	sp, r7
 8002828:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	20000004 	.word	0x20000004

08002834 <S2LPRadioComputeSynthWord>:
* @param  frequency Target frequency value expressed in Hz.
* @param  refdiv reference divider value value (it can be only 1 or 2).
* @retval uint32_t SYNTH_WORD.
*/
uint32_t S2LPRadioComputeSynthWord(uint32_t frequency, uint8_t refdiv)
{
 8002834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002838:	b0a0      	sub	sp, #128	@ 0x80
 800283a:	af00      	add	r7, sp, #0
 800283c:	6578      	str	r0, [r7, #84]	@ 0x54
 800283e:	460b      	mov	r3, r1
 8002840:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  uint8_t band;

  if(IS_FREQUENCY_BAND_HIGH(frequency)) {
 8002844:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002846:	4b59      	ldr	r3, [pc, #356]	@ (80029ac <S2LPRadioComputeSynthWord+0x178>)
 8002848:	429a      	cmp	r2, r3
 800284a:	d907      	bls.n	800285c <S2LPRadioComputeSynthWord+0x28>
 800284c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800284e:	4b58      	ldr	r3, [pc, #352]	@ (80029b0 <S2LPRadioComputeSynthWord+0x17c>)
 8002850:	429a      	cmp	r2, r3
 8002852:	d803      	bhi.n	800285c <S2LPRadioComputeSynthWord+0x28>
    band = HIGH_BAND_FACTOR;
 8002854:	2304      	movs	r3, #4
 8002856:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800285a:	e002      	b.n	8002862 <S2LPRadioComputeSynthWord+0x2e>
  }
  else {
    band = MIDDLE_BAND_FACTOR;
 800285c:	2308      	movs	r3, #8
 800285e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)frequency)<<19)*(band*refdiv);
 8002862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002864:	2200      	movs	r2, #0
 8002866:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002868:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800286a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800286e:	460b      	mov	r3, r1
 8002870:	0b5d      	lsrs	r5, r3, #13
 8002872:	460b      	mov	r3, r1
 8002874:	04dc      	lsls	r4, r3, #19
 8002876:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800287a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800287e:	fb02 f303 	mul.w	r3, r2, r3
 8002882:	17da      	asrs	r2, r3, #31
 8002884:	469a      	mov	sl, r3
 8002886:	4693      	mov	fp, r2
 8002888:	fb0a f205 	mul.w	r2, sl, r5
 800288c:	fb04 f30b 	mul.w	r3, r4, fp
 8002890:	4413      	add	r3, r2
 8002892:	fba4 890a 	umull	r8, r9, r4, sl
 8002896:	444b      	add	r3, r9
 8002898:	4699      	mov	r9, r3
 800289a:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 800289e:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
  synth=(uint32_t)(tgt/s_lXtalFrequency);
 80028a2:	4b44      	ldr	r3, [pc, #272]	@ (80029b4 <S2LPRadioComputeSynthWord+0x180>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2200      	movs	r2, #0
 80028a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80028aa:	637a      	str	r2, [r7, #52]	@ 0x34
 80028ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80028b0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80028b4:	f7fe f978 	bl	8000ba8 <__aeabi_uldivmod>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4613      	mov	r3, r2
 80028be:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tgt1 = (uint64_t)s_lXtalFrequency*(synth);
 80028c0:	4b3c      	ldr	r3, [pc, #240]	@ (80029b4 <S2LPRadioComputeSynthWord+0x180>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2200      	movs	r2, #0
 80028c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80028cc:	2200      	movs	r2, #0
 80028ce:	623b      	str	r3, [r7, #32]
 80028d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80028d2:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80028d6:	462b      	mov	r3, r5
 80028d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028dc:	4642      	mov	r2, r8
 80028de:	fb02 f203 	mul.w	r2, r2, r3
 80028e2:	464b      	mov	r3, r9
 80028e4:	4621      	mov	r1, r4
 80028e6:	fb01 f303 	mul.w	r3, r1, r3
 80028ea:	4413      	add	r3, r2
 80028ec:	4622      	mov	r2, r4
 80028ee:	4641      	mov	r1, r8
 80028f0:	fba2 1201 	umull	r1, r2, r2, r1
 80028f4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80028f6:	460a      	mov	r2, r1
 80028f8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80028fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028fc:	4413      	add	r3, r2
 80028fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002900:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002904:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
 8002908:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
  tgt2 = (uint64_t)s_lXtalFrequency*(synth+1);
 800290c:	4b29      	ldr	r3, [pc, #164]	@ (80029b4 <S2LPRadioComputeSynthWord+0x180>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2200      	movs	r2, #0
 8002912:	61bb      	str	r3, [r7, #24]
 8002914:	61fa      	str	r2, [r7, #28]
 8002916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002918:	3301      	adds	r3, #1
 800291a:	2200      	movs	r2, #0
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	617a      	str	r2, [r7, #20]
 8002920:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002924:	462b      	mov	r3, r5
 8002926:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800292a:	4642      	mov	r2, r8
 800292c:	fb02 f203 	mul.w	r2, r2, r3
 8002930:	464b      	mov	r3, r9
 8002932:	4621      	mov	r1, r4
 8002934:	fb01 f303 	mul.w	r3, r1, r3
 8002938:	4413      	add	r3, r2
 800293a:	4622      	mov	r2, r4
 800293c:	4641      	mov	r1, r8
 800293e:	fba2 1201 	umull	r1, r2, r2, r1
 8002942:	647a      	str	r2, [r7, #68]	@ 0x44
 8002944:	460a      	mov	r2, r1
 8002946:	643a      	str	r2, [r7, #64]	@ 0x40
 8002948:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800294a:	4413      	add	r3, r2
 800294c:	647b      	str	r3, [r7, #68]	@ 0x44
 800294e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8002952:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 8002956:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);  
 800295a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800295e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002962:	1a84      	subs	r4, r0, r2
 8002964:	60bc      	str	r4, [r7, #8]
 8002966:	eb61 0303 	sbc.w	r3, r1, r3
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002970:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002974:	1a84      	subs	r4, r0, r2
 8002976:	603c      	str	r4, [r7, #0]
 8002978:	eb61 0303 	sbc.w	r3, r1, r3
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002982:	4623      	mov	r3, r4
 8002984:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002988:	4602      	mov	r2, r0
 800298a:	4293      	cmp	r3, r2
 800298c:	462b      	mov	r3, r5
 800298e:	460a      	mov	r2, r1
 8002990:	4193      	sbcs	r3, r2
 8002992:	d202      	bcs.n	800299a <S2LPRadioComputeSynthWord+0x166>
 8002994:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002996:	3301      	adds	r3, #1
 8002998:	e000      	b.n	800299c <S2LPRadioComputeSynthWord+0x168>
 800299a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800299c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  return synth;
 800299e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3780      	adds	r7, #128	@ 0x80
 80029a4:	46bd      	mov	sp, r7
 80029a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029aa:	bf00      	nop
 80029ac:	313a3bdf 	.word	0x313a3bdf
 80029b0:	3ef14800 	.word	0x3ef14800
 80029b4:	20000004 	.word	0x20000004

080029b8 <S2LPRadioComputeIF>:
* @param  pcAnaIf pointer to the register of analog IF.
* @param  pcDigIf pointer to the returned of digital IF.
* @retval None.
*/
void S2LPRadioComputeIF(uint32_t nIF, uint8_t* pcAnaIf, uint8_t* pcDigIf)
{
 80029b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029bc:	b090      	sub	sp, #64	@ 0x40
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6378      	str	r0, [r7, #52]	@ 0x34
 80029c2:	6339      	str	r1, [r7, #48]	@ 0x30
 80029c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
  uint32_t f_dig=s_lXtalFrequency;
 80029c6:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <S2LPRadioComputeIF+0xe4>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if(f_dig>DIG_DOMAIN_XTAL_THRESH) {
 80029cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029ce:	4b34      	ldr	r3, [pc, #208]	@ (8002aa0 <S2LPRadioComputeIF+0xe8>)
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d902      	bls.n	80029da <S2LPRadioComputeIF+0x22>
    f_dig >>= 1;
 80029d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d6:	085b      	lsrs	r3, r3, #1
 80029d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  (*pcAnaIf)=(uint8_t)((((uint64_t)nIF)<<13)*3/s_lXtalFrequency-100);
 80029da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029dc:	2200      	movs	r2, #0
 80029de:	623b      	str	r3, [r7, #32]
 80029e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80029e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80029e6:	1891      	adds	r1, r2, r2
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	415b      	adcs	r3, r3
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029f2:	6a39      	ldr	r1, [r7, #32]
 80029f4:	1854      	adds	r4, r2, r1
 80029f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029f8:	eb43 0101 	adc.w	r1, r3, r1
 80029fc:	460d      	mov	r5, r1
 80029fe:	f04f 0200 	mov.w	r2, #0
 8002a02:	f04f 0300 	mov.w	r3, #0
 8002a06:	036b      	lsls	r3, r5, #13
 8002a08:	ea43 43d4 	orr.w	r3, r3, r4, lsr #19
 8002a0c:	0362      	lsls	r2, r4, #13
 8002a0e:	4614      	mov	r4, r2
 8002a10:	461d      	mov	r5, r3
 8002a12:	4620      	mov	r0, r4
 8002a14:	4629      	mov	r1, r5
 8002a16:	4b21      	ldr	r3, [pc, #132]	@ (8002a9c <S2LPRadioComputeIF+0xe4>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	61fa      	str	r2, [r7, #28]
 8002a20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a24:	f7fe f8c0 	bl	8000ba8 <__aeabi_uldivmod>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	b2d3      	uxtb	r3, r2
 8002a2e:	3b64      	subs	r3, #100	@ 0x64
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a34:	701a      	strb	r2, [r3, #0]
  (*pcDigIf)=(uint8_t)((((uint64_t)nIF)<<13)*3/f_dig-100);
 8002a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a38:	2200      	movs	r2, #0
 8002a3a:	469a      	mov	sl, r3
 8002a3c:	4693      	mov	fp, r2
 8002a3e:	4652      	mov	r2, sl
 8002a40:	465b      	mov	r3, fp
 8002a42:	1891      	adds	r1, r2, r2
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	415b      	adcs	r3, r3
 8002a48:	607b      	str	r3, [r7, #4]
 8002a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a4e:	eb12 080a 	adds.w	r8, r2, sl
 8002a52:	eb43 090b 	adc.w	r9, r3, fp
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	ea4f 3349 	mov.w	r3, r9, lsl #13
 8002a62:	ea43 43d8 	orr.w	r3, r3, r8, lsr #19
 8002a66:	ea4f 3248 	mov.w	r2, r8, lsl #13
 8002a6a:	4690      	mov	r8, r2
 8002a6c:	4699      	mov	r9, r3
 8002a6e:	4640      	mov	r0, r8
 8002a70:	4649      	mov	r1, r9
 8002a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a74:	2200      	movs	r2, #0
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	617a      	str	r2, [r7, #20]
 8002a7a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a7e:	f7fe f893 	bl	8000ba8 <__aeabi_uldivmod>
 8002a82:	4602      	mov	r2, r0
 8002a84:	460b      	mov	r3, r1
 8002a86:	b2d3      	uxtb	r3, r2
 8002a88:	3b64      	subs	r3, #100	@ 0x64
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a8e:	701a      	strb	r2, [r3, #0]
}
 8002a90:	bf00      	nop
 8002a92:	3740      	adds	r7, #64	@ 0x40
 8002a94:	46bd      	mov	sp, r7
 8002a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000004 	.word	0x20000004
 8002aa0:	01c9c380 	.word	0x01c9c380

08002aa4 <S2LPRadioSearchWCP>:
*         <li> Middle Band: from 387 MHz to 470 MHz </li>
* @param  refdiv reference divider value value (it can be only 1 or 2).
* @retval uint8_t Charge pump word.
*/
void S2LPRadioSearchWCP(uint8_t* cp_isel, uint8_t* pfd_split, uint32_t lFc, uint8_t refdiv)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b089      	sub	sp, #36	@ 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	70fb      	strb	r3, [r7, #3]
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = MIDDLE_BAND_FACTOR;
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	77fb      	strb	r3, [r7, #31]

  s_assert_param(IS_FREQUENCY_BAND(lFc));

  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc)) {
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a20      	ldr	r2, [pc, #128]	@ (8002b3c <S2LPRadioSearchWCP+0x98>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d905      	bls.n	8002aca <S2LPRadioSearchWCP+0x26>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b40 <S2LPRadioSearchWCP+0x9c>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d801      	bhi.n	8002aca <S2LPRadioSearchWCP+0x26>
    BFactor = HIGH_BAND_FACTOR;
 8002ac6:	2304      	movs	r3, #4
 8002ac8:	77fb      	strb	r3, [r7, #31]
  }

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 8002aca:	7ffa      	ldrb	r2, [r7, #31]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	fb02 f303 	mul.w	r3, r2, r3
 8002ad2:	61bb      	str	r3, [r7, #24]

  /* Calculated the reference frequency clock */
  lFRef = s_lXtalFrequency/refdiv;
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <S2LPRadioSearchWCP+0xa0>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ade:	617b      	str	r3, [r7, #20]

  /* Set the correct charge pump word */
  if(vcofreq>=VCO_CENTER_FREQ) {
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	4a19      	ldr	r2, [pc, #100]	@ (8002b48 <S2LPRadioSearchWCP+0xa4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d911      	bls.n	8002b0c <S2LPRadioSearchWCP+0x68>
    if(lFRef>DIG_DOMAIN_XTAL_THRESH) {
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	4a18      	ldr	r2, [pc, #96]	@ (8002b4c <S2LPRadioSearchWCP+0xa8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d906      	bls.n	8002afe <S2LPRadioSearchWCP+0x5a>
      *cp_isel = 0x02;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2202      	movs	r2, #2
 8002af4:	701a      	strb	r2, [r3, #0]
      *pfd_split = 0;
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
      *cp_isel = 0x02;
      *pfd_split = 1;
    }
  }

}
 8002afc:	e017      	b.n	8002b2e <S2LPRadioSearchWCP+0x8a>
      *cp_isel = 0x01;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2201      	movs	r2, #1
 8002b02:	701a      	strb	r2, [r3, #0]
      *pfd_split = 1;
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2201      	movs	r2, #1
 8002b08:	701a      	strb	r2, [r3, #0]
}
 8002b0a:	e010      	b.n	8002b2e <S2LPRadioSearchWCP+0x8a>
    if(lFRef>DIG_DOMAIN_XTAL_THRESH) {
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002b4c <S2LPRadioSearchWCP+0xa8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d906      	bls.n	8002b22 <S2LPRadioSearchWCP+0x7e>
      *cp_isel = 0x03;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2203      	movs	r2, #3
 8002b18:	701a      	strb	r2, [r3, #0]
      *pfd_split = 0;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]
}
 8002b20:	e005      	b.n	8002b2e <S2LPRadioSearchWCP+0x8a>
      *cp_isel = 0x02;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2202      	movs	r2, #2
 8002b26:	701a      	strb	r2, [r3, #0]
      *pfd_split = 1;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	701a      	strb	r2, [r3, #0]
}
 8002b2e:	bf00      	nop
 8002b30:	3724      	adds	r7, #36	@ 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	313a3bdf 	.word	0x313a3bdf
 8002b40:	3ef14800 	.word	0x3ef14800
 8002b44:	20000004 	.word	0x20000004
 8002b48:	d693a3ff 	.word	0xd693a3ff
 8002b4c:	01c9c380 	.word	0x01c9c380

08002b50 <S2LPRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of S2LP.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t S2LPRadioInit(SRadioInit* pxSRadioInitStruct)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_MODULATION(pxSRadioInitStruct->xModulationSelect));
  s_assert_param(IS_DATARATE(pxSRadioInitStruct->lDatarate,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));

  /* Configure the digital, ADC, SMPS reference clock divider */
  xState = S2LPRadioGetDigDiv();
 8002b58:	f000 f96a 	bl	8002e30 <S2LPRadioGetDigDiv>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	77fb      	strb	r3, [r7, #31]

  if(((s_lXtalFrequency<DIG_DOMAIN_XTAL_THRESH) && (xState==S_ENABLE)) || ((s_lXtalFrequency>DIG_DOMAIN_XTAL_THRESH) && (xState==S_DISABLE))) 
 8002b60:	4b8a      	ldr	r3, [pc, #552]	@ (8002d8c <S2LPRadioInit+0x23c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a8a      	ldr	r2, [pc, #552]	@ (8002d90 <S2LPRadioInit+0x240>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d802      	bhi.n	8002b70 <S2LPRadioInit+0x20>
 8002b6a:	7ffb      	ldrb	r3, [r7, #31]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d007      	beq.n	8002b80 <S2LPRadioInit+0x30>
 8002b70:	4b86      	ldr	r3, [pc, #536]	@ (8002d8c <S2LPRadioInit+0x23c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a87      	ldr	r2, [pc, #540]	@ (8002d94 <S2LPRadioInit+0x244>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d93d      	bls.n	8002bf6 <S2LPRadioInit+0xa6>
 8002b7a:	7ffb      	ldrb	r3, [r7, #31]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d13a      	bne.n	8002bf6 <S2LPRadioInit+0xa6>
  {
    S2LPSpiCommandStrobes(CMD_STANDBY);
 8002b80:	2063      	movs	r0, #99	@ 0x63
 8002b82:	f000 fc87 	bl	8003494 <S2LP_SendCommand>
    do{
      for(volatile uint8_t i=0; i!=0xFF; i++);
 8002b86:	2300      	movs	r3, #0
 8002b88:	73fb      	strb	r3, [r7, #15]
 8002b8a:	e004      	b.n	8002b96 <S2LPRadioInit+0x46>
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	3301      	adds	r3, #1
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	73fb      	strb	r3, [r7, #15]
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2bff      	cmp	r3, #255	@ 0xff
 8002b9c:	d1f6      	bne.n	8002b8c <S2LPRadioInit+0x3c>
      S2LPRefreshStatus();      // add a timer expiration callback
 8002b9e:	f000 fbdd 	bl	800335c <S2LPRefreshStatus>
    }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8002ba2:	4b7d      	ldr	r3, [pc, #500]	@ (8002d98 <S2LPRadioInit+0x248>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d1ea      	bne.n	8002b86 <S2LPRadioInit+0x36>

    xState = (SFunctionalState)!xState;
 8002bb0:	7ffb      	ldrb	r3, [r7, #31]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	bf0c      	ite	eq
 8002bb6:	2301      	moveq	r3, #1
 8002bb8:	2300      	movne	r3, #0
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	77fb      	strb	r3, [r7, #31]
    S2LPRadioSetDigDiv(xState);
 8002bbe:	7ffb      	ldrb	r3, [r7, #31]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 f909 	bl	8002dd8 <S2LPRadioSetDigDiv>

    S2LPSpiCommandStrobes(CMD_READY);
 8002bc6:	2062      	movs	r0, #98	@ 0x62
 8002bc8:	f000 fc64 	bl	8003494 <S2LP_SendCommand>

    do{
      for(volatile uint8_t i=0; i!=0xFF; i++);
 8002bcc:	2300      	movs	r3, #0
 8002bce:	73bb      	strb	r3, [r7, #14]
 8002bd0:	e004      	b.n	8002bdc <S2LPRadioInit+0x8c>
 8002bd2:	7bbb      	ldrb	r3, [r7, #14]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	73bb      	strb	r3, [r7, #14]
 8002bdc:	7bbb      	ldrb	r3, [r7, #14]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2bff      	cmp	r3, #255	@ 0xff
 8002be2:	d1f6      	bne.n	8002bd2 <S2LPRadioInit+0x82>
      S2LPRefreshStatus();      // add a timer expiration callback
 8002be4:	f000 fbba 	bl	800335c <S2LPRefreshStatus>
    }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8002be8:	4b6b      	ldr	r3, [pc, #428]	@ (8002d98 <S2LPRadioInit+0x248>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1ea      	bne.n	8002bcc <S2LPRadioInit+0x7c>
  else {
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }

  /* Intermediate Frequency setting */
  S2LPRadioComputeIF(300000, &tmpBuffer[0], &tmpBuffer[1]);
 8002bf6:	f107 0318 	add.w	r3, r7, #24
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	f107 0318 	add.w	r3, r7, #24
 8002c00:	4619      	mov	r1, r3
 8002c02:	4866      	ldr	r0, [pc, #408]	@ (8002d9c <S2LPRadioInit+0x24c>)
 8002c04:	f7ff fed8 	bl	80029b8 <S2LPRadioComputeIF>
  S2LPSpiWriteRegisters(IF_OFFSET_ANA_ADDR, 2, tmpBuffer);
 8002c08:	f107 0318 	add.w	r3, r7, #24
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	2102      	movs	r1, #2
 8002c10:	2009      	movs	r0, #9
 8002c12:	f000 fbf7 	bl	8003404 <S2LP_WriteRegister>

  /* Calculates the datarate register values */
  S2LPRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &dr_m, &dr_e);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f107 0216 	add.w	r2, r7, #22
 8002c1e:	f107 0110 	add.w	r1, r7, #16
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff f912 	bl	8001e4c <S2LPRadioSearchDatarateME>
  tmpBuffer[0] = (uint8_t)(dr_m>>8);
 8002c28:	8a3b      	ldrh	r3, [r7, #16]
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	763b      	strb	r3, [r7, #24]
  tmpBuffer[1] = (uint8_t)dr_m;
 8002c32:	8a3b      	ldrh	r3, [r7, #16]
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	767b      	strb	r3, [r7, #25]
  tmpBuffer[2] = (uint8_t)(pxSRadioInitStruct->xModulationSelect | dr_e);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	791a      	ldrb	r2, [r3, #4]
 8002c3c:	7dbb      	ldrb	r3, [r7, #22]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	76bb      	strb	r3, [r7, #26]

  /* Calculates the frequency deviation register values */
  S2LPRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &fdev_m, &fdev_e);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f107 0214 	add.w	r2, r7, #20
 8002c4c:	f107 0115 	add.w	r1, r7, #21
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fa57 	bl	8002104 <S2LPRadioSearchFreqDevME>
  S2LPSpiReadRegisters(MOD1_ADDR, 1, &tmpBuffer[3]);
 8002c56:	f107 0318 	add.w	r3, r7, #24
 8002c5a:	3303      	adds	r3, #3
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	2101      	movs	r1, #1
 8002c60:	2011      	movs	r0, #17
 8002c62:	f000 fbf3 	bl	800344c <S2LP_ReadRegister>
  tmpBuffer[3] &= ~FDEV_E_REGMASK;
 8002c66:	7efb      	ldrb	r3, [r7, #27]
 8002c68:	f023 030f 	bic.w	r3, r3, #15
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	76fb      	strb	r3, [r7, #27]
  tmpBuffer[3] |= fdev_e;
 8002c70:	7efa      	ldrb	r2, [r7, #27]
 8002c72:	7d3b      	ldrb	r3, [r7, #20]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	76fb      	strb	r3, [r7, #27]
  tmpBuffer[4] = fdev_m;
 8002c7a:	7d7b      	ldrb	r3, [r7, #21]
 8002c7c:	773b      	strb	r3, [r7, #28]

  /* Calculates the channel filter register values */
  S2LPRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bw_m, &bw_e);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	f107 0212 	add.w	r2, r7, #18
 8002c86:	f107 0113 	add.w	r1, r7, #19
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff fbb0 	bl	80023f0 <S2LPRadioSearchChannelBwME>
  tmpBuffer[5] = (bw_m<<4) | bw_e;
 8002c90:	7cfb      	ldrb	r3, [r7, #19]
 8002c92:	b25b      	sxtb	r3, r3
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	b25a      	sxtb	r2, r3
 8002c98:	7cbb      	ldrb	r3, [r7, #18]
 8002c9a:	b25b      	sxtb	r3, r3
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	b25b      	sxtb	r3, r3
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	777b      	strb	r3, [r7, #29]

  /* Configures the radio registers */
  S2LPSpiWriteRegisters(MOD4_ADDR, 6, tmpBuffer);
 8002ca4:	f107 0318 	add.w	r3, r7, #24
 8002ca8:	461a      	mov	r2, r3
 8002caa:	2106      	movs	r1, #6
 8002cac:	200e      	movs	r0, #14
 8002cae:	f000 fba9 	bl	8003404 <S2LP_WriteRegister>

  S2LPSpiReadRegisters(PA_POWER0_ADDR, 3, &tmpBuffer[0]);
 8002cb2:	f107 0318 	add.w	r3, r7, #24
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2103      	movs	r1, #3
 8002cba:	2062      	movs	r0, #98	@ 0x62
 8002cbc:	f000 fbc6 	bl	800344c <S2LP_ReadRegister>

  /* if OOK is selected enable the PA_FC else enable it */
  if((pxSRadioInitStruct->xModulationSelect)!=MOD_ASK_OOK)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	791b      	ldrb	r3, [r3, #4]
 8002cc4:	2b50      	cmp	r3, #80	@ 0x50
 8002cc6:	d00a      	beq.n	8002cde <S2LPRadioInit+0x18e>
  {
    tmpBuffer[0] &= 0x7F;
 8002cc8:	7e3b      	ldrb	r3, [r7, #24]
 8002cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	763b      	strb	r3, [r7, #24]
    tmpBuffer[1] &= 0xFD;
 8002cd2:	7e7b      	ldrb	r3, [r7, #25]
 8002cd4:	f023 0302 	bic.w	r3, r3, #2
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	767b      	strb	r3, [r7, #25]
 8002cdc:	e009      	b.n	8002cf2 <S2LPRadioInit+0x1a2>
  }
  else
  {
    tmpBuffer[0] |= 0x80;
 8002cde:	7e3b      	ldrb	r3, [r7, #24]
 8002ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	763b      	strb	r3, [r7, #24]
    tmpBuffer[1] |= 0x02;
 8002ce8:	7e7b      	ldrb	r3, [r7, #25]
 8002cea:	f043 0302 	orr.w	r3, r3, #2
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	767b      	strb	r3, [r7, #25]
  }


  tmpBuffer[2]&=0xFC;
 8002cf2:	7ebb      	ldrb	r3, [r7, #26]
 8002cf4:	f023 0303 	bic.w	r3, r3, #3
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	76bb      	strb	r3, [r7, #26]

  /* Bessel filter config */
  if(pxSRadioInitStruct->lDatarate<16000)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8002d04:	d202      	bcs.n	8002d0c <S2LPRadioInit+0x1bc>
  {
    tmpBuffer[2]|=0x00;
 8002d06:	7ebb      	ldrb	r3, [r7, #26]
 8002d08:	76bb      	strb	r3, [r7, #26]
 8002d0a:	e01b      	b.n	8002d44 <S2LPRadioInit+0x1f4>
  }
  else if(pxSRadioInitStruct->lDatarate<32000)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002d14:	d205      	bcs.n	8002d22 <S2LPRadioInit+0x1d2>
  {
    tmpBuffer[2]|=0x01;
 8002d16:	7ebb      	ldrb	r3, [r7, #26]
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	76bb      	strb	r3, [r7, #26]
 8002d20:	e010      	b.n	8002d44 <S2LPRadioInit+0x1f4>
  }
  else if(pxSRadioInitStruct->lDatarate<62500)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d805      	bhi.n	8002d3a <S2LPRadioInit+0x1ea>
  {
    tmpBuffer[2]|=0x02;
 8002d2e:	7ebb      	ldrb	r3, [r7, #26]
 8002d30:	f043 0302 	orr.w	r3, r3, #2
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	76bb      	strb	r3, [r7, #26]
 8002d38:	e004      	b.n	8002d44 <S2LPRadioInit+0x1f4>
  }
  else
  {
    tmpBuffer[2]|=0x03;
 8002d3a:	7ebb      	ldrb	r3, [r7, #26]
 8002d3c:	f043 0303 	orr.w	r3, r3, #3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	76bb      	strb	r3, [r7, #26]
  }

  S2LPSpiWriteRegisters(PA_POWER0_ADDR, 3, &tmpBuffer[0]);
 8002d44:	f107 0318 	add.w	r3, r7, #24
 8002d48:	461a      	mov	r2, r3
 8002d4a:	2103      	movs	r1, #3
 8002d4c:	2062      	movs	r0, #98	@ 0x62
 8002d4e:	f000 fb59 	bl	8003404 <S2LP_WriteRegister>

  /* Enable the freeze option of the AFC on the SYNC word */
  S2LPSpiReadRegisters(AFC2_ADDR, 1, &tmp8);
 8002d52:	f107 0317 	add.w	r3, r7, #23
 8002d56:	461a      	mov	r2, r3
 8002d58:	2101      	movs	r1, #1
 8002d5a:	2014      	movs	r0, #20
 8002d5c:	f000 fb76 	bl	800344c <S2LP_ReadRegister>
  tmp8 |= AFC_FREEZE_ON_SYNC_REGMASK; S2LPSpiWriteRegisters(AFC2_ADDR, 1, &tmp8);
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	75fb      	strb	r3, [r7, #23]
 8002d6a:	f107 0317 	add.w	r3, r7, #23
 8002d6e:	461a      	mov	r2, r3
 8002d70:	2101      	movs	r1, #1
 8002d72:	2014      	movs	r0, #20
 8002d74:	f000 fb46 	bl	8003404 <S2LP_WriteRegister>

  return S2LPRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 f873 	bl	8002e68 <S2LPRadioSetFrequencyBase>
 8002d82:	4603      	mov	r3, r0

}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3720      	adds	r7, #32
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000004 	.word	0x20000004
 8002d90:	01c9c37f 	.word	0x01c9c37f
 8002d94:	01c9c380 	.word	0x01c9c380
 8002d98:	2000089c 	.word	0x2000089c
 8002d9c:	000493e0 	.word	0x000493e0

08002da0 <S2LPRadioGetRefDiv>:
* @brief  To know if the reference deivider is enabled or disabled.
* @param  None.
* @retval SFunctionalState SET (enabled) or RESET (disabled).
*/
SFunctionalState S2LPRadioGetRefDiv(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
  uint8_t tmp;

  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(XO_RCO_CONF0_ADDR, 1, &tmp);
 8002da6:	1dfb      	adds	r3, r7, #7
 8002da8:	461a      	mov	r2, r3
 8002daa:	2101      	movs	r1, #1
 8002dac:	206d      	movs	r0, #109	@ 0x6d
 8002dae:	f000 fb4d 	bl	800344c <S2LP_ReadRegister>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461a      	mov	r2, r3
 8002db6:	4b07      	ldr	r3, [pc, #28]	@ (8002dd4 <S2LPRadioGetRefDiv+0x34>)
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	701a      	strb	r2, [r3, #0]

  if(tmp & REFDIV_REGMASK) {
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <S2LPRadioGetRefDiv+0x2a>
    return S_ENABLE;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e000      	b.n	8002dcc <S2LPRadioGetRefDiv+0x2c>
  } else {
    return S_DISABLE;
 8002dca:	2300      	movs	r3, #0
  }
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	2000089c 	.word	0x2000089c

08002dd8 <S2LPRadioSetDigDiv>:
* @brief  Set the digital divider .
* @param  xNewState S_DISABLE to disable the digital divider and S_ENABLE to enable it.
* @retval None.
*/
void S2LPRadioSetDigDiv(SFunctionalState xNewState)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;

  s_assert_param(IS_SFUNCTIONAL_STATE(xNewState));

  S2LPSpiReadRegisters(XO_RCO_CONF1_ADDR, 1, &tmp);
 8002de2:	f107 030f 	add.w	r3, r7, #15
 8002de6:	461a      	mov	r2, r3
 8002de8:	2101      	movs	r1, #1
 8002dea:	206c      	movs	r0, #108	@ 0x6c
 8002dec:	f000 fb2e 	bl	800344c <S2LP_ReadRegister>

  if(xNewState == S_ENABLE) {
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d105      	bne.n	8002e02 <S2LPRadioSetDigDiv+0x2a>
    tmp &= ~PD_CLKDIV_REGMASK;
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	f023 0310 	bic.w	r3, r3, #16
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	73fb      	strb	r3, [r7, #15]
 8002e00:	e004      	b.n	8002e0c <S2LPRadioSetDigDiv+0x34>
  } else {
    tmp |= PD_CLKDIV_REGMASK;
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	f043 0310 	orr.w	r3, r3, #16
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	73fb      	strb	r3, [r7, #15]
  }
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(XO_RCO_CONF1_ADDR, 1, &tmp);
 8002e0c:	f107 030f 	add.w	r3, r7, #15
 8002e10:	461a      	mov	r2, r3
 8002e12:	2101      	movs	r1, #1
 8002e14:	206c      	movs	r0, #108	@ 0x6c
 8002e16:	f000 faf5 	bl	8003404 <S2LP_WriteRegister>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b03      	ldr	r3, [pc, #12]	@ (8002e2c <S2LPRadioSetDigDiv+0x54>)
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	701a      	strb	r2, [r3, #0]
}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2000089c 	.word	0x2000089c

08002e30 <S2LPRadioGetDigDiv>:
/**
* @brief  Get the digital divider .
* @retval SFunctionalState S_DISABLE to disable the digital divider and S_ENABLE to enable it.
*/
SFunctionalState S2LPRadioGetDigDiv(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
  uint8_t tmp;

  *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(XO_RCO_CONF1_ADDR, 1, &tmp);
 8002e36:	1dfb      	adds	r3, r7, #7
 8002e38:	461a      	mov	r2, r3
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	206c      	movs	r0, #108	@ 0x6c
 8002e3e:	f000 fb05 	bl	800344c <S2LP_ReadRegister>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461a      	mov	r2, r3
 8002e46:	4b07      	ldr	r3, [pc, #28]	@ (8002e64 <S2LPRadioGetDigDiv+0x34>)
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	701a      	strb	r2, [r3, #0]

  if(tmp & PD_CLKDIV_REGMASK) {
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 0310 	and.w	r3, r3, #16
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <S2LPRadioGetDigDiv+0x2a>
    return S_DISABLE;
 8002e56:	2300      	movs	r3, #0
 8002e58:	e000      	b.n	8002e5c <S2LPRadioGetDigDiv+0x2c>
  } else {
    return S_ENABLE;
 8002e5a:	2301      	movs	r3, #1
  }
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	2000089c 	.word	0x2000089c

08002e68 <S2LPRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t S2LPRadioSetFrequencyBase(uint32_t lFBase)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b088      	sub	sp, #32
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp32;
  uint8_t tmpBuffer[4], cp_isel, bs = 1, pfd_split, tmp, cRefDiv;
 8002e70:	2301      	movs	r3, #1
 8002e72:	77fb      	strb	r3, [r7, #31]

  s_assert_param(IS_FREQUENCY_BAND(lFBase));

  tmp32 = S2LPRadioComputeSynthWord(lFBase, ((uint8_t)S2LPRadioGetRefDiv()+1));
 8002e74:	f7ff ff94 	bl	8002da0 <S2LPRadioGetRefDiv>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	4619      	mov	r1, r3
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7ff fcd7 	bl	8002834 <S2LPRadioComputeSynthWord>
 8002e86:	61b8      	str	r0, [r7, #24]

  if(IS_FREQUENCY_BAND_HIGH(lFBase)) {
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a31      	ldr	r2, [pc, #196]	@ (8002f50 <S2LPRadioSetFrequencyBase+0xe8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d905      	bls.n	8002e9c <S2LPRadioSetFrequencyBase+0x34>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a30      	ldr	r2, [pc, #192]	@ (8002f54 <S2LPRadioSetFrequencyBase+0xec>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d801      	bhi.n	8002e9c <S2LPRadioSetFrequencyBase+0x34>
    bs = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	77fb      	strb	r3, [r7, #31]
  }

  cRefDiv = (uint8_t)S2LPRadioGetRefDiv() + 1;
 8002e9c:	f7ff ff80 	bl	8002da0 <S2LPRadioGetRefDiv>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	75fb      	strb	r3, [r7, #23]

  /* Search the VCO charge pump word and set the corresponding register */
  S2LPRadioSearchWCP(&cp_isel, &pfd_split, lFBase, cRefDiv);
 8002ea6:	7dfb      	ldrb	r3, [r7, #23]
 8002ea8:	f107 010e 	add.w	r1, r7, #14
 8002eac:	f107 000f 	add.w	r0, r7, #15
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	f7ff fdf7 	bl	8002aa4 <S2LPRadioSearchWCP>

  S2LPSpiReadRegisters(SYNTH_CONFIG2_ADDR, 1, &tmp);
 8002eb6:	f107 030d 	add.w	r3, r7, #13
 8002eba:	461a      	mov	r2, r3
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	2065      	movs	r0, #101	@ 0x65
 8002ec0:	f000 fac4 	bl	800344c <S2LP_ReadRegister>
  tmp &= ~PLL_PFD_SPLIT_EN_REGMASK;
 8002ec4:	7b7b      	ldrb	r3, [r7, #13]
 8002ec6:	f023 0304 	bic.w	r3, r3, #4
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	737b      	strb	r3, [r7, #13]
  tmp |= (pfd_split<<2);
 8002ece:	7bbb      	ldrb	r3, [r7, #14]
 8002ed0:	b25b      	sxtb	r3, r3
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	b25a      	sxtb	r2, r3
 8002ed6:	7b7b      	ldrb	r3, [r7, #13]
 8002ed8:	b25b      	sxtb	r3, r3
 8002eda:	4313      	orrs	r3, r2
 8002edc:	b25b      	sxtb	r3, r3
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	737b      	strb	r3, [r7, #13]
  S2LPSpiWriteRegisters(SYNTH_CONFIG2_ADDR, 1, &tmp);
 8002ee2:	f107 030d 	add.w	r3, r7, #13
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	2101      	movs	r1, #1
 8002eea:	2065      	movs	r0, #101	@ 0x65
 8002eec:	f000 fa8a 	bl	8003404 <S2LP_WriteRegister>

  /* Build the array of registers values for the analog part */
  tmpBuffer[0] = (((uint8_t)(tmp32>>24)) & SYNT_27_24_REGMASK) | cp_isel<<5 | (bs<<4) ;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	0e1b      	lsrs	r3, r3, #24
 8002ef4:	b25b      	sxtb	r3, r3
 8002ef6:	f003 030f 	and.w	r3, r3, #15
 8002efa:	b25a      	sxtb	r2, r3
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	b25b      	sxtb	r3, r3
 8002f00:	015b      	lsls	r3, r3, #5
 8002f02:	b25b      	sxtb	r3, r3
 8002f04:	4313      	orrs	r3, r2
 8002f06:	b25a      	sxtb	r2, r3
 8002f08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002f0c:	011b      	lsls	r3, r3, #4
 8002f0e:	b25b      	sxtb	r3, r3
 8002f10:	4313      	orrs	r3, r2
 8002f12:	b25b      	sxtb	r3, r3
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	743b      	strb	r3, [r7, #16]
  tmpBuffer[1] = (uint8_t)(tmp32>>16);
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	0c1b      	lsrs	r3, r3, #16
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	747b      	strb	r3, [r7, #17]
  tmpBuffer[2] = (uint8_t)(tmp32>>8);
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	74bb      	strb	r3, [r7, #18]
  tmpBuffer[3] = (uint8_t)tmp32;
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	74fb      	strb	r3, [r7, #19]

  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(SYNT3_ADDR, 4, tmpBuffer);
 8002f2e:	f107 0310 	add.w	r3, r7, #16
 8002f32:	461a      	mov	r2, r3
 8002f34:	2104      	movs	r1, #4
 8002f36:	2005      	movs	r0, #5
 8002f38:	f000 fa64 	bl	8003404 <S2LP_WriteRegister>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	461a      	mov	r2, r3
 8002f40:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <S2LPRadioSetFrequencyBase+0xf0>)
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	701a      	strb	r2, [r3, #0]

  return 0;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3720      	adds	r7, #32
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	313a3bdf 	.word	0x313a3bdf
 8002f54:	3ef14800 	.word	0x3ef14800
 8002f58:	2000089c 	.word	0x2000089c

08002f5c <S2LPRadioSetXtalFrequency>:
* @note this function must be called before any Radio setting.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void S2LPRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency;
 8002f64:	4a04      	ldr	r2, [pc, #16]	@ (8002f78 <S2LPRadioSetXtalFrequency+0x1c>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6013      	str	r3, [r2, #0]
}
 8002f6a:	bf00      	nop
 8002f6c:	370c      	adds	r7, #12
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	20000004 	.word	0x20000004

08002f7c <S2LPRadioGetXtalFrequency>:
* @brief  Return the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t S2LPRadioGetXtalFrequency(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return s_lXtalFrequency;
 8002f80:	4b03      	ldr	r3, [pc, #12]	@ (8002f90 <S2LPRadioGetXtalFrequency+0x14>)
 8002f82:	681b      	ldr	r3, [r3, #0]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	20000004 	.word	0x20000004

08002f94 <S2LPRadioSetMaxPALevel>:
* @brief  Set the MAX_DBM bit. This will allow to transmit at the maximum power.
* @param  xNewState enable (S_ENABLE) to enable or disable (S_DISABLE) the max dBm.
* @retval None.
*/
void S2LPRadioSetMaxPALevel(SFunctionalState xNewState)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;

  S2LPSpiReadRegisters(PA_POWER0_ADDR, 1, &tmp);
 8002f9e:	f107 030f 	add.w	r3, r7, #15
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	2062      	movs	r0, #98	@ 0x62
 8002fa8:	f000 fa50 	bl	800344c <S2LP_ReadRegister>

  if(xNewState == S_ENABLE) {
 8002fac:	79fb      	ldrb	r3, [r7, #7]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d105      	bne.n	8002fbe <S2LPRadioSetMaxPALevel+0x2a>
    tmp |= PA_MAXDBM_REGMASK;
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	73fb      	strb	r3, [r7, #15]
 8002fbc:	e004      	b.n	8002fc8 <S2LPRadioSetMaxPALevel+0x34>
  } else {
    tmp &= ~PA_MAXDBM_REGMASK;
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	73fb      	strb	r3, [r7, #15]
  }

  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PA_POWER0_ADDR, 1, &tmp);
 8002fc8:	f107 030f 	add.w	r3, r7, #15
 8002fcc:	461a      	mov	r2, r3
 8002fce:	2101      	movs	r1, #1
 8002fd0:	2062      	movs	r0, #98	@ 0x62
 8002fd2:	f000 fa17 	bl	8003404 <S2LP_WriteRegister>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <S2LPRadioSetMaxPALevel+0x54>)
 8002fdc:	b2d2      	uxtb	r2, r2
 8002fde:	701a      	strb	r2, [r3, #0]
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	2000089c 	.word	0x2000089c

08002fec <S2LPRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref S2LPRadioGetdBm2Reg fcn to interpolate the
*       power value.
*/
void S2LPRadioSetPALeveldBm(uint8_t cIndex, int32_t lPowerdBm)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	6039      	str	r1, [r7, #0]
 8002ff6:	71fb      	strb	r3, [r7, #7]
  uint8_t address, paLevelValue;
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(lPowerdBm));

  if(lPowerdBm> 14)
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2b0e      	cmp	r3, #14
 8002ffc:	dd02      	ble.n	8003004 <S2LPRadioSetPALeveldBm+0x18>
  {
    paLevelValue = 1;
 8002ffe:	2301      	movs	r3, #1
 8003000:	73bb      	strb	r3, [r7, #14]
 8003002:	e007      	b.n	8003014 <S2LPRadioSetPALeveldBm+0x28>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)25-2*lPowerdBm);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	b2db      	uxtb	r3, r3
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	b2db      	uxtb	r3, r3
 800300c:	f1c3 0319 	rsb	r3, r3, #25
 8003010:	b2db      	uxtb	r3, r3
 8003012:	73bb      	strb	r3, [r7, #14]
  }

  address = PA_POWER8_ADDR + 7 - cIndex;
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	f1c3 0361 	rsb	r3, r3, #97	@ 0x61
 800301a:	73fb      	strb	r3, [r7, #15]

  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(address, 1, &paLevelValue);
 800301c:	f107 020e 	add.w	r2, r7, #14
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	2101      	movs	r1, #1
 8003024:	4618      	mov	r0, r3
 8003026:	f000 f9ed 	bl	8003404 <S2LP_WriteRegister>
 800302a:	4603      	mov	r3, r0
 800302c:	461a      	mov	r2, r3
 800302e:	4b03      	ldr	r3, [pc, #12]	@ (800303c <S2LPRadioSetPALeveldBm+0x50>)
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	701a      	strb	r2, [r3, #0]
}
 8003034:	bf00      	nop
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	2000089c 	.word	0x2000089c

08003040 <S2LPRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void S2LPRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  s_assert_param(IS_PA_MAX_INDEX(cIndex));

  S2LPSpiReadRegisters(PA_POWER0_ADDR, 1, &tmp);
 800304a:	f107 030f 	add.w	r3, r7, #15
 800304e:	461a      	mov	r2, r3
 8003050:	2101      	movs	r1, #1
 8003052:	2062      	movs	r0, #98	@ 0x62
 8003054:	f000 f9fa 	bl	800344c <S2LP_ReadRegister>
  tmp &= (~PA_LEVEL_MAX_IDX_REGMASK);
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	f023 0307 	bic.w	r3, r3, #7
 800305e:	b2db      	uxtb	r3, r3
 8003060:	73fb      	strb	r3, [r7, #15]
  tmp |= cIndex;
 8003062:	7bfa      	ldrb	r2, [r7, #15]
 8003064:	79fb      	ldrb	r3, [r7, #7]
 8003066:	4313      	orrs	r3, r2
 8003068:	b2db      	uxtb	r3, r3
 800306a:	73fb      	strb	r3, [r7, #15]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PA_POWER0_ADDR, 1, &tmp);
 800306c:	f107 030f 	add.w	r3, r7, #15
 8003070:	461a      	mov	r2, r3
 8003072:	2101      	movs	r1, #1
 8003074:	2062      	movs	r0, #98	@ 0x62
 8003076:	f000 f9c5 	bl	8003404 <S2LP_WriteRegister>
 800307a:	4603      	mov	r3, r0
 800307c:	461a      	mov	r2, r3
 800307e:	4b03      	ldr	r3, [pc, #12]	@ (800308c <S2LPRadioSetPALevelMaxIndex+0x4c>)
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	701a      	strb	r2, [r3, #0]
}
 8003084:	bf00      	nop
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	2000089c 	.word	0x2000089c

08003090 <S2LPTimerComputeRxTimerRegValues>:
 * @param  pcPrescaler pointer to the variable in which the value for the rx_timeout prescaler has to be stored.
 *         This parameter must be an uint8_t*.
 * @retval None
 */
void S2LPTimerComputeRxTimerRegValues(uint32_t lDesiredUsec , uint8_t* pcCounter , uint8_t* pcPrescaler)
{
 8003090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003094:	b09a      	sub	sp, #104	@ 0x68
 8003096:	af00      	add	r7, sp, #0
 8003098:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800309a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800309c:	637a      	str	r2, [r7, #52]	@ 0x34
  uint32_t f_dig = S2LPRadioGetXtalFrequency();
 800309e:	f7ff ff6d 	bl	8002f7c <S2LPRadioGetXtalFrequency>
 80030a2:	6678      	str	r0, [r7, #100]	@ 0x64
  uint32_t n;
  uint64_t tgt,tgt1,tgt2;

  /* if xtal is doubled divide it by 2 */
  if(f_dig>DIG_DOMAIN_XTAL_THRESH) {
 80030a4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80030a6:	4b5c      	ldr	r3, [pc, #368]	@ (8003218 <S2LPTimerComputeRxTimerRegValues+0x188>)
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d902      	bls.n	80030b2 <S2LPTimerComputeRxTimerRegValues+0x22>
    f_dig >>= 1;
 80030ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030ae:	085b      	lsrs	r3, r3, #1
 80030b0:	667b      	str	r3, [r7, #100]	@ 0x64

  /* N cycles in the time base of the timer:
     - clock of the timer is f_dig/1210
     - divide times 1000000 more because we have an input in us
  */
  tgt=(uint64_t)lDesiredUsec*f_dig;
 80030b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030b4:	2200      	movs	r2, #0
 80030b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030bc:	2200      	movs	r2, #0
 80030be:	623b      	str	r3, [r7, #32]
 80030c0:	627a      	str	r2, [r7, #36]	@ 0x24
 80030c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80030c6:	460b      	mov	r3, r1
 80030c8:	6a3a      	ldr	r2, [r7, #32]
 80030ca:	fb02 f203 	mul.w	r2, r2, r3
 80030ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80030d4:	4601      	mov	r1, r0
 80030d6:	fb01 f303 	mul.w	r3, r1, r3
 80030da:	4413      	add	r3, r2
 80030dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030de:	6a39      	ldr	r1, [r7, #32]
 80030e0:	fba2 4501 	umull	r4, r5, r2, r1
 80030e4:	442b      	add	r3, r5
 80030e6:	461d      	mov	r5, r3
 80030e8:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
 80030ec:	e9c7 4516 	strd	r4, r5, [r7, #88]	@ 0x58
  n=(uint32_t)(tgt/1210000000);
 80030f0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80030f4:	a346      	add	r3, pc, #280	@ (adr r3, 8003210 <S2LPTimerComputeRxTimerRegValues+0x180>)
 80030f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fa:	f7fd fd55 	bl	8000ba8 <__aeabi_uldivmod>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4613      	mov	r3, r2
 8003104:	657b      	str	r3, [r7, #84]	@ 0x54
  tgt1=(uint64_t)1210000000*n;
 8003106:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003108:	2200      	movs	r2, #0
 800310a:	61bb      	str	r3, [r7, #24]
 800310c:	61fa      	str	r2, [r7, #28]
 800310e:	4b43      	ldr	r3, [pc, #268]	@ (800321c <S2LPTimerComputeRxTimerRegValues+0x18c>)
 8003110:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003114:	462a      	mov	r2, r5
 8003116:	fb03 f202 	mul.w	r2, r3, r2
 800311a:	2300      	movs	r3, #0
 800311c:	4621      	mov	r1, r4
 800311e:	fb01 f303 	mul.w	r3, r1, r3
 8003122:	4413      	add	r3, r2
 8003124:	4a3d      	ldr	r2, [pc, #244]	@ (800321c <S2LPTimerComputeRxTimerRegValues+0x18c>)
 8003126:	4621      	mov	r1, r4
 8003128:	fba1 ab02 	umull	sl, fp, r1, r2
 800312c:	445b      	add	r3, fp
 800312e:	469b      	mov	fp, r3
 8003130:	e9c7 ab12 	strd	sl, fp, [r7, #72]	@ 0x48
 8003134:	e9c7 ab12 	strd	sl, fp, [r7, #72]	@ 0x48
  tgt2=(uint64_t)1210000000*(n+1);
 8003138:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800313a:	3301      	adds	r3, #1
 800313c:	2200      	movs	r2, #0
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	617a      	str	r2, [r7, #20]
 8003142:	4b36      	ldr	r3, [pc, #216]	@ (800321c <S2LPTimerComputeRxTimerRegValues+0x18c>)
 8003144:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003148:	462a      	mov	r2, r5
 800314a:	fb03 f202 	mul.w	r2, r3, r2
 800314e:	2300      	movs	r3, #0
 8003150:	4621      	mov	r1, r4
 8003152:	fb01 f303 	mul.w	r3, r1, r3
 8003156:	4413      	add	r3, r2
 8003158:	4a30      	ldr	r2, [pc, #192]	@ (800321c <S2LPTimerComputeRxTimerRegValues+0x18c>)
 800315a:	4621      	mov	r1, r4
 800315c:	fba1 8902 	umull	r8, r9, r1, r2
 8003160:	444b      	add	r3, r9
 8003162:	4699      	mov	r9, r3
 8003164:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
 8003168:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40

  n=((tgt2-tgt)<(tgt-tgt1))?(n+1):(n);
 800316c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003170:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003174:	1a84      	subs	r4, r0, r2
 8003176:	60bc      	str	r4, [r7, #8]
 8003178:	eb61 0303 	sbc.w	r3, r1, r3
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8003182:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003186:	1a84      	subs	r4, r0, r2
 8003188:	603c      	str	r4, [r7, #0]
 800318a:	eb61 0303 	sbc.w	r3, r1, r3
 800318e:	607b      	str	r3, [r7, #4]
 8003190:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003194:	4623      	mov	r3, r4
 8003196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800319a:	4602      	mov	r2, r0
 800319c:	4293      	cmp	r3, r2
 800319e:	462b      	mov	r3, r5
 80031a0:	460a      	mov	r2, r1
 80031a2:	4193      	sbcs	r3, r2
 80031a4:	d202      	bcs.n	80031ac <S2LPTimerComputeRxTimerRegValues+0x11c>
 80031a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031a8:	3301      	adds	r3, #1
 80031aa:	e000      	b.n	80031ae <S2LPTimerComputeRxTimerRegValues+0x11e>
 80031ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ae:	657b      	str	r3, [r7, #84]	@ 0x54

  /* check if it is possible to reach that target with prescaler and counter of S2LP */
  if(n/0xFF>0xFD) {
 80031b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b2:	f64f 5201 	movw	r2, #64769	@ 0xfd01
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d906      	bls.n	80031c8 <S2LPTimerComputeRxTimerRegValues+0x138>
    /* if not return the maximum possible value */
    (*pcCounter) = 0xFF;
 80031ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031bc:	22ff      	movs	r2, #255	@ 0xff
 80031be:	701a      	strb	r2, [r3, #0]
    (*pcPrescaler) = 0xFF;
 80031c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c2:	22ff      	movs	r2, #255	@ 0xff
 80031c4:	701a      	strb	r2, [r3, #0]
    return;
 80031c6:	e01f      	b.n	8003208 <S2LPTimerComputeRxTimerRegValues+0x178>
  }

  /* prescaler is really 2 as min value */
  (*pcPrescaler)=(n/0xFF)+2;
 80031c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ca:	4a15      	ldr	r2, [pc, #84]	@ (8003220 <S2LPTimerComputeRxTimerRegValues+0x190>)
 80031cc:	fba2 2303 	umull	r2, r3, r2, r3
 80031d0:	09db      	lsrs	r3, r3, #7
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	3302      	adds	r3, #2
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031da:	701a      	strb	r2, [r3, #0]
  (*pcCounter) = n / (*pcPrescaler);
 80031dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ec:	701a      	strb	r2, [r3, #0]


  /* decrement prescaler and counter according to the logic of this timer in S2LP */
  (*pcPrescaler)--;
 80031ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f8:	701a      	strb	r2, [r3, #0]

  if((*pcCounter)==0)
 80031fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d102      	bne.n	8003208 <S2LPTimerComputeRxTimerRegValues+0x178>
    (*pcCounter)=1;
 8003202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003204:	2201      	movs	r2, #1
 8003206:	701a      	strb	r2, [r3, #0]
}
 8003208:	3768      	adds	r7, #104	@ 0x68
 800320a:	46bd      	mov	sp, r7
 800320c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003210:	481f2280 	.word	0x481f2280
 8003214:	00000000 	.word	0x00000000
 8003218:	01c9c380 	.word	0x01c9c380
 800321c:	481f2280 	.word	0x481f2280
 8003220:	80808081 	.word	0x80808081

08003224 <S2LPTimerSetRxTimerUs>:
 * @param  lDesiredUsec desired timer value.
 *         This parameter must be a uint32_t.
 * @retval None
 */
void S2LPTimerSetRxTimerUs(uint32_t lDesiredUsec)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint8_t tmpBuffer[2];
  S2LPTimerComputeRxTimerRegValues(lDesiredUsec , &tmpBuffer[0] , &tmpBuffer[1]);
 800322c:	f107 030c 	add.w	r3, r7, #12
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	f107 030c 	add.w	r3, r7, #12
 8003236:	4619      	mov	r1, r3
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f7ff ff29 	bl	8003090 <S2LPTimerComputeRxTimerRegValues>
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(TIMERS5_ADDR, 2, tmpBuffer);
 800323e:	f107 030c 	add.w	r3, r7, #12
 8003242:	461a      	mov	r2, r3
 8003244:	2102      	movs	r1, #2
 8003246:	2046      	movs	r0, #70	@ 0x46
 8003248:	f000 f8dc 	bl	8003404 <S2LP_WriteRegister>
 800324c:	4603      	mov	r3, r0
 800324e:	461a      	mov	r2, r3
 8003250:	4b03      	ldr	r3, [pc, #12]	@ (8003260 <S2LPTimerSetRxTimerUs+0x3c>)
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	701a      	strb	r2, [r3, #0]
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	2000089c 	.word	0x2000089c

08003264 <S2LPTimerSetRxTimerCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void S2LPTimerSetRxTimerCounter(uint8_t cCounter)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	71fb      	strb	r3, [r7, #7]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(TIMERS5_ADDR, 1, &cCounter);
 800326e:	1dfb      	adds	r3, r7, #7
 8003270:	461a      	mov	r2, r3
 8003272:	2101      	movs	r1, #1
 8003274:	2046      	movs	r0, #70	@ 0x46
 8003276:	f000 f8c5 	bl	8003404 <S2LP_WriteRegister>
 800327a:	4603      	mov	r3, r0
 800327c:	461a      	mov	r2, r3
 800327e:	4b03      	ldr	r3, [pc, #12]	@ (800328c <S2LPTimerSetRxTimerCounter+0x28>)
 8003280:	b2d2      	uxtb	r2, r2
 8003282:	701a      	strb	r2, [r3, #0]
}
 8003284:	bf00      	nop
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	2000089c 	.word	0x2000089c

08003290 <S2LPTimerSetRxTimerStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void S2LPTimerSetRxTimerStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	4603      	mov	r3, r0
 8003298:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  S2LPSpiReadRegisters(PROTOCOL2_ADDR, 1, &tmp);
 800329a:	f107 030f 	add.w	r3, r7, #15
 800329e:	461a      	mov	r2, r3
 80032a0:	2101      	movs	r1, #1
 80032a2:	2039      	movs	r0, #57	@ 0x39
 80032a4:	f000 f8d2 	bl	800344c <S2LP_ReadRegister>
  tmp &= ~(CS_TIMEOUT_MASK_REGMASK | SQI_TIMEOUT_MASK_REGMASK | PQI_TIMEOUT_MASK_REGMASK);
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	f003 031f 	and.w	r3, r3, #31
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)xStopCondition) << 5);
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	015b      	lsls	r3, r3, #5
 80032b8:	b25a      	sxtb	r2, r3
 80032ba:	7bfb      	ldrb	r3, [r7, #15]
 80032bc:	b25b      	sxtb	r3, r3
 80032be:	4313      	orrs	r3, r2
 80032c0:	b25b      	sxtb	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	73fb      	strb	r3, [r7, #15]
  S2LPSpiWriteRegisters(PROTOCOL2_ADDR, 1, &tmp);
 80032c6:	f107 030f 	add.w	r3, r7, #15
 80032ca:	461a      	mov	r2, r3
 80032cc:	2101      	movs	r1, #1
 80032ce:	2039      	movs	r0, #57	@ 0x39
 80032d0:	f000 f898 	bl	8003404 <S2LP_WriteRegister>

  S2LPSpiReadRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmp);
 80032d4:	f107 030f 	add.w	r3, r7, #15
 80032d8:	461a      	mov	r2, r3
 80032da:	2101      	movs	r1, #1
 80032dc:	2040      	movs	r0, #64	@ 0x40
 80032de:	f000 f8b5 	bl	800344c <S2LP_ReadRegister>
  tmp &= ~RX_TIMEOUT_AND_OR_SEL_REGMASK;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)xStopCondition & 0x08) << 3);
 80032ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f0:	00db      	lsls	r3, r3, #3
 80032f2:	b25b      	sxtb	r3, r3
 80032f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f8:	b25a      	sxtb	r2, r3
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
 80032fc:	b25b      	sxtb	r3, r3
 80032fe:	4313      	orrs	r3, r2
 8003300:	b25b      	sxtb	r3, r3
 8003302:	b2db      	uxtb	r3, r3
 8003304:	73fb      	strb	r3, [r7, #15]
  *(uint8_t*)&g_xStatus = S2LPSpiWriteRegisters(PCKT_FLT_OPTIONS_ADDR, 1, &tmp);
 8003306:	f107 030f 	add.w	r3, r7, #15
 800330a:	461a      	mov	r2, r3
 800330c:	2101      	movs	r1, #1
 800330e:	2040      	movs	r0, #64	@ 0x40
 8003310:	f000 f878 	bl	8003404 <S2LP_WriteRegister>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b03      	ldr	r3, [pc, #12]	@ (8003328 <S2LPTimerSetRxTimerStopCondition+0x98>)
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]
}
 800331e:	bf00      	nop
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	2000089c 	.word	0x2000089c

0800332c <S2LPTimerSetRxTimerMs>:
 * @{
 */


void S2LPTimerSetRxTimerMs(float fDesiredMsec)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	ed87 0a01 	vstr	s0, [r7, #4]
  S2LPTimerSetRxTimerUs((uint32_t)(fDesiredMsec*1000));
 8003336:	edd7 7a01 	vldr	s15, [r7, #4]
 800333a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8003358 <S2LPTimerSetRxTimerMs+0x2c>
 800333e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003342:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003346:	ee17 0a90 	vmov	r0, s15
 800334a:	f7ff ff6b 	bl	8003224 <S2LPTimerSetRxTimerUs>
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	447a0000 	.word	0x447a0000

0800335c <S2LPRefreshStatus>:
 *         reading the MC_STATE register of S2LP.
 * @param  None
 * @retval None
 */
void S2LPRefreshStatus(void)
{  
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
  /* Read the MC_STATE both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATE register to update the g_xStatus */
    *(uint8_t*)&g_xStatus = S2LPSpiReadRegisters(MC_STATE0_ADDR, 1, &tempRegValue);
 8003362:	1dfb      	adds	r3, r7, #7
 8003364:	461a      	mov	r2, r3
 8003366:	2101      	movs	r1, #1
 8003368:	208e      	movs	r0, #142	@ 0x8e
 800336a:	f000 f86f 	bl	800344c <S2LP_ReadRegister>
 800336e:	4603      	mov	r3, r0
 8003370:	461a      	mov	r2, r3
 8003372:	4b09      	ldr	r3, [pc, #36]	@ (8003398 <S2LPRefreshStatus+0x3c>)
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	701a      	strb	r2, [r3, #0]
  }
  while((tempRegValue>>1)!=g_xStatus.MC_STATE);
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	b2db      	uxtb	r3, r3
 800337e:	4a06      	ldr	r2, [pc, #24]	@ (8003398 <S2LPRefreshStatus+0x3c>)
 8003380:	7812      	ldrb	r2, [r2, #0]
 8003382:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	4293      	cmp	r3, r2
 800338a:	d1ea      	bne.n	8003362 <S2LPRefreshStatus+0x6>
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000089c 	.word	0x2000089c

0800339c <S2LP_RegisterBusIO>:
 */
static S2LP_IO_t IO_func;
/* -------- Static functions prototypes --------------------------------------------- */
/* Exported functions ---------------------------------------------------------*/
int32_t S2LP_RegisterBusIO(S2LP_IO_t *pIO)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  
  IO_func.Init            = pIO->Init;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0d      	ldr	r2, [pc, #52]	@ (80033e0 <S2LP_RegisterBusIO+0x44>)
 80033aa:	6013      	str	r3, [r2, #0]
  IO_func.DeInit          = pIO->DeInit;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a0b      	ldr	r2, [pc, #44]	@ (80033e0 <S2LP_RegisterBusIO+0x44>)
 80033b2:	6053      	str	r3, [r2, #4]
  IO_func.WriteBuffer     = pIO->WriteBuffer;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	4a09      	ldr	r2, [pc, #36]	@ (80033e0 <S2LP_RegisterBusIO+0x44>)
 80033ba:	6093      	str	r3, [r2, #8]
  IO_func.Delay           = pIO->Delay;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	4a07      	ldr	r2, [pc, #28]	@ (80033e0 <S2LP_RegisterBusIO+0x44>)
 80033c2:	60d3      	str	r3, [r2, #12]
  
  if(!IO_func.Init)
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <S2LP_RegisterBusIO+0x44>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d102      	bne.n	80033d2 <S2LP_RegisterBusIO+0x36>
  {
    return S2LP_ERROR;
 80033cc:	f04f 33ff 	mov.w	r3, #4294967295
 80033d0:	e000      	b.n	80033d4 <S2LP_RegisterBusIO+0x38>
  }
  return S2LP_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	200008a0 	.word	0x200008a0

080033e4 <S2LP_Init>:

int32_t S2LP_Init( void )
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0
  if (IO_func.Init()<0)
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <S2LP_Init+0x1c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4798      	blx	r3
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	da02      	bge.n	80033fa <S2LP_Init+0x16>
  {
    return S2LP_ERROR;
 80033f4:	f04f 33ff 	mov.w	r3, #4294967295
 80033f8:	e000      	b.n	80033fc <S2LP_Init+0x18>
  }
  return S2LP_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	200008a0 	.word	0x200008a0

08003404 <S2LP_WriteRegister>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval Device status
*/ 
uint16_t S2LP_WriteRegister(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer )
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	603a      	str	r2, [r7, #0]
 800340e:	71fb      	strb	r3, [r7, #7]
 8003410:	460b      	mov	r3, r1
 8003412:	71bb      	strb	r3, [r7, #6]
    uint8_t header[S2LP_CMD_SIZE]={WRITE_HEADER,cRegAddress};
 8003414:	2300      	movs	r3, #0
 8003416:	733b      	strb	r3, [r7, #12]
 8003418:	79fb      	ldrb	r3, [r7, #7]
 800341a:	737b      	strb	r3, [r7, #13]
    uint16_t status;
  
    IO_func.WriteBuffer( header, pcBuffer, cNbBytes );
 800341c:	4b0a      	ldr	r3, [pc, #40]	@ (8003448 <S2LP_WriteRegister+0x44>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	79ba      	ldrb	r2, [r7, #6]
 8003422:	b292      	uxth	r2, r2
 8003424:	f107 000c 	add.w	r0, r7, #12
 8003428:	6839      	ldr	r1, [r7, #0]
 800342a:	4798      	blx	r3

    ((uint8_t*)&status)[1]=header[0];
 800342c:	f107 030a 	add.w	r3, r7, #10
 8003430:	3301      	adds	r3, #1
 8003432:	7b3a      	ldrb	r2, [r7, #12]
 8003434:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)&status)[0]=header[1]; 
 8003436:	f107 030a 	add.w	r3, r7, #10
 800343a:	7b7a      	ldrb	r2, [r7, #13]
 800343c:	701a      	strb	r2, [r3, #0]
  
    return status;
 800343e:	897b      	ldrh	r3, [r7, #10]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3710      	adds	r7, #16
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	200008a0 	.word	0x200008a0

0800344c <S2LP_ReadRegister>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval Device status
*/
uint16_t S2LP_ReadRegister(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer )
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	603a      	str	r2, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
 8003458:	460b      	mov	r3, r1
 800345a:	71bb      	strb	r3, [r7, #6]
    uint8_t header[S2LP_CMD_SIZE]={READ_HEADER,cRegAddress};
 800345c:	2301      	movs	r3, #1
 800345e:	733b      	strb	r3, [r7, #12]
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	737b      	strb	r3, [r7, #13]
    uint16_t status;

    IO_func.WriteBuffer( header, pcBuffer, cNbBytes );
 8003464:	4b0a      	ldr	r3, [pc, #40]	@ (8003490 <S2LP_ReadRegister+0x44>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	79ba      	ldrb	r2, [r7, #6]
 800346a:	b292      	uxth	r2, r2
 800346c:	f107 000c 	add.w	r0, r7, #12
 8003470:	6839      	ldr	r1, [r7, #0]
 8003472:	4798      	blx	r3

    ((uint8_t*)&status)[1]=header[0];
 8003474:	f107 030a 	add.w	r3, r7, #10
 8003478:	3301      	adds	r3, #1
 800347a:	7b3a      	ldrb	r2, [r7, #12]
 800347c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)&status)[0]=header[1]; 
 800347e:	f107 030a 	add.w	r3, r7, #10
 8003482:	7b7a      	ldrb	r2, [r7, #13]
 8003484:	701a      	strb	r2, [r3, #0]
  
    return status;
 8003486:	897b      	ldrh	r3, [r7, #10]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	200008a0 	.word	0x200008a0

08003494 <S2LP_SendCommand>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval Device status
*/
uint16_t S2LP_SendCommand(uint8_t cCommandCode)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	71fb      	strb	r3, [r7, #7]
  uint8_t header[S2LP_CMD_SIZE]={COMMAND_HEADER,cCommandCode};
 800349e:	2380      	movs	r3, #128	@ 0x80
 80034a0:	733b      	strb	r3, [r7, #12]
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	737b      	strb	r3, [r7, #13]
  uint16_t status;

  IO_func.WriteBuffer( header, NULL, 0 );
 80034a6:	4b0a      	ldr	r3, [pc, #40]	@ (80034d0 <S2LP_SendCommand+0x3c>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f107 000c 	add.w	r0, r7, #12
 80034ae:	2200      	movs	r2, #0
 80034b0:	2100      	movs	r1, #0
 80034b2:	4798      	blx	r3
  
  ((uint8_t*)&status)[1]=header[0];
 80034b4:	f107 030a 	add.w	r3, r7, #10
 80034b8:	3301      	adds	r3, #1
 80034ba:	7b3a      	ldrb	r2, [r7, #12]
 80034bc:	701a      	strb	r2, [r3, #0]
  ((uint8_t*)&status)[0]=header[1];
 80034be:	f107 030a 	add.w	r3, r7, #10
 80034c2:	7b7a      	ldrb	r2, [r7, #13]
 80034c4:	701a      	strb	r2, [r3, #0]
  
  return status;
 80034c6:	897b      	ldrh	r3, [r7, #10]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	200008a0 	.word	0x200008a0

080034d4 <S2LP_WriteFIFO>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval Device status
*/
StatusBytes S2LP_WriteFIFO(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	6039      	str	r1, [r7, #0]
 80034de:	71fb      	strb	r3, [r7, #7]
  uint8_t header[S2LP_CMD_SIZE]={WRITE_HEADER,LINEAR_FIFO_ADDRESS};
 80034e0:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80034e4:	823b      	strh	r3, [r7, #16]
  StatusBytes status;

  IO_func.WriteBuffer( header, pcBuffer, cNbBytes );
 80034e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003524 <S2LP_WriteFIFO+0x50>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	79fa      	ldrb	r2, [r7, #7]
 80034ec:	b292      	uxth	r2, r2
 80034ee:	f107 0010 	add.w	r0, r7, #16
 80034f2:	6839      	ldr	r1, [r7, #0]
 80034f4:	4798      	blx	r3
  
  ((uint8_t*)&status)[1]=header[0];
 80034f6:	f107 030c 	add.w	r3, r7, #12
 80034fa:	3301      	adds	r3, #1
 80034fc:	7c3a      	ldrb	r2, [r7, #16]
 80034fe:	701a      	strb	r2, [r3, #0]
  ((uint8_t*)&status)[0]=header[1];
 8003500:	f107 030c 	add.w	r3, r7, #12
 8003504:	7c7a      	ldrb	r2, [r7, #17]
 8003506:	701a      	strb	r2, [r3, #0]
  
  return status;
 8003508:	89bb      	ldrh	r3, [r7, #12]
 800350a:	82bb      	strh	r3, [r7, #20]
 800350c:	2300      	movs	r3, #0
 800350e:	7d3a      	ldrb	r2, [r7, #20]
 8003510:	f362 0307 	bfi	r3, r2, #0, #8
 8003514:	7d7a      	ldrb	r2, [r7, #21]
 8003516:	f362 230f 	bfi	r3, r2, #8, #8
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	200008a0 	.word	0x200008a0

08003528 <S2LP_ReadFIFO>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval Device status
*/
StatusBytes S2LP_ReadFIFO(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	6039      	str	r1, [r7, #0]
 8003532:	71fb      	strb	r3, [r7, #7]
  uint8_t header[S2LP_CMD_SIZE]={READ_HEADER,LINEAR_FIFO_ADDRESS};
 8003534:	f64f 7301 	movw	r3, #65281	@ 0xff01
 8003538:	823b      	strh	r3, [r7, #16]
  StatusBytes status;

  IO_func.WriteBuffer( header, pcBuffer, cNbBytes );
 800353a:	4b0f      	ldr	r3, [pc, #60]	@ (8003578 <S2LP_ReadFIFO+0x50>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	79fa      	ldrb	r2, [r7, #7]
 8003540:	b292      	uxth	r2, r2
 8003542:	f107 0010 	add.w	r0, r7, #16
 8003546:	6839      	ldr	r1, [r7, #0]
 8003548:	4798      	blx	r3
  
  ((uint8_t*)&status)[1]=header[0];
 800354a:	f107 030c 	add.w	r3, r7, #12
 800354e:	3301      	adds	r3, #1
 8003550:	7c3a      	ldrb	r2, [r7, #16]
 8003552:	701a      	strb	r2, [r3, #0]
  ((uint8_t*)&status)[0]=header[1];
 8003554:	f107 030c 	add.w	r3, r7, #12
 8003558:	7c7a      	ldrb	r2, [r7, #17]
 800355a:	701a      	strb	r2, [r3, #0]
  
  return status;
 800355c:	89bb      	ldrh	r3, [r7, #12]
 800355e:	82bb      	strh	r3, [r7, #20]
 8003560:	2300      	movs	r3, #0
 8003562:	7d3a      	ldrb	r2, [r7, #20]
 8003564:	f362 0307 	bfi	r3, r2, #0, #8
 8003568:	7d7a      	ldrb	r2, [r7, #21]
 800356a:	f362 230f 	bfi	r3, r2, #8, #8
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	200008a0 	.word	0x200008a0

0800357c <S2868A1_RADIO_GPIO_Init>:
  *@param xGpio can be 4 different GPIO used in Radio of S2LP
  * @param  xGpioMode can be different Mode 
  * @retval None
  */
static void S2868A1_RADIO_GPIO_Init(S2868A1_RADIO_GPIO_TypeDef xGpio, S2868A1_RADIO_GPIO_Mode xGpioMode)  
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b08e      	sub	sp, #56	@ 0x38
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	460a      	mov	r2, r1
 8003586:	71fb      	strb	r3, [r7, #7]
 8003588:	4613      	mov	r3, r2
 800358a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStructure, EXTI_InitStructure;
  
  /* Enable Radio GPIO clock */
  switch(xGpio)
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d002      	beq.n	8003598 <S2868A1_RADIO_GPIO_Init+0x1c>
 8003592:	2b01      	cmp	r3, #1
 8003594:	d00d      	beq.n	80035b2 <S2868A1_RADIO_GPIO_Init+0x36>
 8003596:	e019      	b.n	80035cc <S2868A1_RADIO_GPIO_Init+0x50>
    S2868A1_RADIO_GPIO_2_GPIO_CLK_ENABLE();
    break;
#endif
#if (USE_S2868A1_RADIO_GPIO_3 == 1) 
  case S2868A1_RADIO_GPIO_3:
    S2868A1_RADIO_GPIO_3_GPIO_CLK_ENABLE();
 8003598:	4b2c      	ldr	r3, [pc, #176]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 800359a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800359c:	4a2b      	ldr	r2, [pc, #172]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 800359e:	f043 0304 	orr.w	r3, r3, #4
 80035a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035a4:	4b29      	ldr	r3, [pc, #164]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 80035a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	60fb      	str	r3, [r7, #12]
 80035ae:	68fb      	ldr	r3, [r7, #12]
    break;
 80035b0:	e00c      	b.n	80035cc <S2868A1_RADIO_GPIO_Init+0x50>
#endif
  case S2868A1_RADIO_GPIO_SDN:
    S2868A1_RADIO_GPIO_SDN_CLOCK_ENABLE();
 80035b2:	4b26      	ldr	r3, [pc, #152]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 80035b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b6:	4a25      	ldr	r2, [pc, #148]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035be:	4b23      	ldr	r3, [pc, #140]	@ (800364c <S2868A1_RADIO_GPIO_Init+0xd0>)
 80035c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	68bb      	ldr	r3, [r7, #8]
    break;
 80035ca:	bf00      	nop
  }
  
  /* GPIO Init */
  if (xGpioMode == RADIO_MODE_EXTI_IN) {
 80035cc:	79bb      	ldrb	r3, [r7, #6]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d117      	bne.n	8003602 <S2868A1_RADIO_GPIO_Init+0x86>
    /* Configures MCU GPIO EXTI line */
    EXTI_InitStructure.Pin = S2868A1_RADIO_GPIO_PIN[xGpio];
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003650 <S2868A1_RADIO_GPIO_Init+0xd4>)
 80035d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035da:	613b      	str	r3, [r7, #16]
    EXTI_InitStructure.Mode = S2868A1_RADIO_GPIO_EDGE_MODE[xGpio];
 80035dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80035e0:	617b      	str	r3, [r7, #20]
    EXTI_InitStructure.Pull = S2868A1_RADIO_GPIO_PULL_MODE[xGpio];
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003654 <S2868A1_RADIO_GPIO_Init+0xd8>)
 80035e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(S2868A1_RADIO_GPIO_PORT[xGpio], &EXTI_InitStructure);   
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003658 <S2868A1_RADIO_GPIO_Init+0xdc>)
 80035f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f4:	f107 0210 	add.w	r2, r7, #16
 80035f8:	4611      	mov	r1, r2
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 fe02 	bl	8004204 <HAL_GPIO_Init>
    }
    GPIO_InitStructure.Pull = S2868A1_RADIO_GPIO_PULL_MODE[xGpio];
    GPIO_InitStructure.Pin = S2868A1_RADIO_GPIO_PIN[xGpio];
    HAL_GPIO_Init(S2868A1_RADIO_GPIO_PORT[xGpio], &GPIO_InitStructure);
  }
}
 8003600:	e020      	b.n	8003644 <S2868A1_RADIO_GPIO_Init+0xc8>
    if(xGpioMode == RADIO_MODE_GPIO_OUT){
 8003602:	79bb      	ldrb	r3, [r7, #6]
 8003604:	2b02      	cmp	r3, #2
 8003606:	d107      	bne.n	8003618 <S2868A1_RADIO_GPIO_Init+0x9c>
          GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003608:	2301      	movs	r3, #1
 800360a:	62bb      	str	r3, [r7, #40]	@ 0x28
      GPIO_InitStructure.Speed = S2868A1_RADIO_GPIO_SPEED[xGpio];
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	4a13      	ldr	r2, [pc, #76]	@ (800365c <S2868A1_RADIO_GPIO_Init+0xe0>)
 8003610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003614:	633b      	str	r3, [r7, #48]	@ 0x30
 8003616:	e001      	b.n	800361c <S2868A1_RADIO_GPIO_Init+0xa0>
          GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8003618:	2300      	movs	r3, #0
 800361a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStructure.Pull = S2868A1_RADIO_GPIO_PULL_MODE[xGpio];
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	4a0d      	ldr	r2, [pc, #52]	@ (8003654 <S2868A1_RADIO_GPIO_Init+0xd8>)
 8003620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003624:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStructure.Pin = S2868A1_RADIO_GPIO_PIN[xGpio];
 8003626:	79fb      	ldrb	r3, [r7, #7]
 8003628:	4a09      	ldr	r2, [pc, #36]	@ (8003650 <S2868A1_RADIO_GPIO_Init+0xd4>)
 800362a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800362e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(S2868A1_RADIO_GPIO_PORT[xGpio], &GPIO_InitStructure);
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	4a09      	ldr	r2, [pc, #36]	@ (8003658 <S2868A1_RADIO_GPIO_Init+0xdc>)
 8003634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003638:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800363c:	4611      	mov	r1, r2
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fde0 	bl	8004204 <HAL_GPIO_Init>
}
 8003644:	bf00      	nop
 8003646:	3738      	adds	r7, #56	@ 0x38
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40021000 	.word	0x40021000
 8003650:	0800cae4 	.word	0x0800cae4
 8003654:	0800cadc 	.word	0x0800cadc
 8003658:	20000010 	.word	0x20000010
 800365c:	0800cad4 	.word	0x0800cad4

08003660 <S2868A1_SPI_CS_Init>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void S2868A1_SPI_CS_Init()
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  S2868A1_RADIO_SPI_NSS_CLK_ENABLE();
 8003666:	4b12      	ldr	r3, [pc, #72]	@ (80036b0 <S2868A1_SPI_CS_Init+0x50>)
 8003668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366a:	4a11      	ldr	r2, [pc, #68]	@ (80036b0 <S2868A1_SPI_CS_Init+0x50>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003672:	4b0f      	ldr	r3, [pc, #60]	@ (80036b0 <S2868A1_SPI_CS_Init+0x50>)
 8003674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pull = S2868A1_RADIO_SPI_NSS_PULL_MODE;
 800367e:	2300      	movs	r3, #0
 8003680:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = S2868A1_RADIO_SPI_NSS_SPEED;
 8003682:	2300      	movs	r3, #0
 8003684:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pin = S2868A1_RADIO_SPI_NSS_PIN;
 8003686:	2302      	movs	r3, #2
 8003688:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800368a:	2301      	movs	r3, #1
 800368c:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(S2868A1_RADIO_SPI_NSS_PORT, &GPIO_InitStruct);
 800368e:	1d3b      	adds	r3, r7, #4
 8003690:	4619      	mov	r1, r3
 8003692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003696:	f000 fdb5 	bl	8004204 <HAL_GPIO_Init>
  
  S2868A1_RADIO_SPI_NSS_PIN_HIGH();
 800369a:	2201      	movs	r2, #1
 800369c:	2102      	movs	r1, #2
 800369e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036a2:	f001 f84d 	bl	8004740 <HAL_GPIO_WritePin>
}
 80036a6:	bf00      	nop
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000

080036b4 <S2868A1_SPI_SendRecvWrapper>:
  * @param  pBuff is the buffer to write/read
  * @param  Length of data to be read
  * @retval TBD
  */
int32_t S2868A1_SPI_SendRecvWrapper(uint8_t *pHeader, uint8_t *pBuff, uint16_t Length)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	4613      	mov	r3, r2
 80036c0:	80fb      	strh	r3, [r7, #6]
  int32_t status;
  S2868A1_ENTER_CRITICAL();
 80036c2:	4b1e      	ldr	r3, [pc, #120]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	3301      	adds	r3, #1
 80036c8:	4a1c      	ldr	r2, [pc, #112]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 80036ca:	6013      	str	r3, [r2, #0]
 80036cc:	2006      	movs	r0, #6
 80036ce:	f000 fce0 	bl	8004092 <HAL_NVIC_DisableIRQ>
  S2868A1_RADIO_SPI_NSS_PIN_LOW();
 80036d2:	2200      	movs	r2, #0
 80036d4:	2102      	movs	r1, #2
 80036d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036da:	f001 f831 	bl	8004740 <HAL_GPIO_WritePin>
  status = S2868A1_SPI_SendRecv( pHeader, pHeader, 2 );
 80036de:	2202      	movs	r2, #2
 80036e0:	68f9      	ldr	r1, [r7, #12]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	f7fd fc4e 	bl	8000f84 <BSP_SPI1_SendRecv>
 80036e8:	6178      	str	r0, [r7, #20]
  if (!status)
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d109      	bne.n	8003704 <S2868A1_SPI_SendRecvWrapper+0x50>
  {
    if(Length)
 80036f0:	88fb      	ldrh	r3, [r7, #6]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d006      	beq.n	8003704 <S2868A1_SPI_SendRecvWrapper+0x50>
    {
      status = S2868A1_SPI_SendRecv( pBuff, pBuff, Length );
 80036f6:	88fb      	ldrh	r3, [r7, #6]
 80036f8:	461a      	mov	r2, r3
 80036fa:	68b9      	ldr	r1, [r7, #8]
 80036fc:	68b8      	ldr	r0, [r7, #8]
 80036fe:	f7fd fc41 	bl	8000f84 <BSP_SPI1_SendRecv>
 8003702:	6178      	str	r0, [r7, #20]
    }
  }
  S2868A1_RADIO_SPI_NSS_PIN_HIGH();
 8003704:	2201      	movs	r2, #1
 8003706:	2102      	movs	r1, #2
 8003708:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800370c:	f001 f818 	bl	8004740 <HAL_GPIO_WritePin>
  S2868A1_EXIT_CRITICAL();
 8003710:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b00      	cmp	r3, #0
 8003716:	dd04      	ble.n	8003722 <S2868A1_SPI_SendRecvWrapper+0x6e>
 8003718:	4b08      	ldr	r3, [pc, #32]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	3b01      	subs	r3, #1
 800371e:	4a07      	ldr	r2, [pc, #28]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	4b06      	ldr	r3, [pc, #24]	@ (800373c <S2868A1_SPI_SendRecvWrapper+0x88>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d102      	bne.n	8003730 <S2868A1_SPI_SendRecvWrapper+0x7c>
 800372a:	2006      	movs	r0, #6
 800372c:	f000 fca3 	bl	8004076 <HAL_NVIC_EnableIRQ>
  return status;  
 8003730:	697b      	ldr	r3, [r7, #20]
}
 8003732:	4618      	mov	r0, r3
 8003734:	3718      	adds	r7, #24
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	200008b0 	.word	0x200008b0

08003740 <EEPROM_WaitEndWriteOperation>:
*         The flag is SET when a write operation is running.
* @param  Instance
* @retval None
*/
static int32_t EEPROM_WaitEndWriteOperation(uint32_t Instance)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  
  UNUSED(Instance);    
  uint8_t cmd = EEPROM_CMD_RDSR;
 8003748:	2305      	movs	r3, #5
 800374a:	73fb      	strb	r3, [r7, #15]
  uint8_t dummy = 0xFF;
 800374c:	23ff      	movs	r3, #255	@ 0xff
 800374e:	73bb      	strb	r3, [r7, #14]
  uint8_t status;
  
  /* Put the SPI chip select low to start the transaction */
  EEPROM_NSS_PIN_LOW();
 8003750:	2200      	movs	r2, #0
 8003752:	2110      	movs	r1, #16
 8003754:	4810      	ldr	r0, [pc, #64]	@ (8003798 <EEPROM_WaitEndWriteOperation+0x58>)
 8003756:	f000 fff3 	bl	8004740 <HAL_GPIO_WritePin>
  
  /* Send command */
  EEPROM_SPI_SendRecv(&cmd, &status, 1);
 800375a:	f107 010d 	add.w	r1, r7, #13
 800375e:	f107 030f 	add.w	r3, r7, #15
 8003762:	2201      	movs	r2, #1
 8003764:	4618      	mov	r0, r3
 8003766:	f7fd fc0d 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Polling on status register */
  do{
    EEPROM_SPI_SendRecv(&dummy, &status, 1);
 800376a:	f107 010d 	add.w	r1, r7, #13
 800376e:	f107 030e 	add.w	r3, r7, #14
 8003772:	2201      	movs	r2, #1
 8003774:	4618      	mov	r0, r3
 8003776:	f7fd fc05 	bl	8000f84 <BSP_SPI1_SendRecv>
  }while(status&EEPROM_STATUS_WIP);
 800377a:	7b7b      	ldrb	r3, [r7, #13]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1f2      	bne.n	800376a <EEPROM_WaitEndWriteOperation+0x2a>
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 8003784:	2201      	movs	r2, #1
 8003786:	2110      	movs	r1, #16
 8003788:	4803      	ldr	r0, [pc, #12]	@ (8003798 <EEPROM_WaitEndWriteOperation+0x58>)
 800378a:	f000 ffd9 	bl	8004740 <HAL_GPIO_WritePin>
  
  return S2868A1_ERROR_NONE;    
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	48000400 	.word	0x48000400

0800379c <S2868A1_RADIO_Init>:
/**
  * @brief  Radio Initialization 
  * @retval None
  */
int32_t S2868A1_RADIO_Init( void )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 S2LP_IO_t  IOCtx;
   
   /*register SPI bus function to the component */
   IOCtx.Init = S2868A1_SPI_Init;
 80037a2:	4b13      	ldr	r3, [pc, #76]	@ (80037f0 <S2868A1_RADIO_Init+0x54>)
 80037a4:	607b      	str	r3, [r7, #4]
   IOCtx.DeInit = S2868A1_SPI_DeInit;
 80037a6:	4b13      	ldr	r3, [pc, #76]	@ (80037f4 <S2868A1_RADIO_Init+0x58>)
 80037a8:	60bb      	str	r3, [r7, #8]
   IOCtx.WriteBuffer = S2868A1_SPI_SendRecvWrapper;
 80037aa:	4b13      	ldr	r3, [pc, #76]	@ (80037f8 <S2868A1_RADIO_Init+0x5c>)
 80037ac:	60fb      	str	r3, [r7, #12]
   IOCtx.Delay = S2868A1_Delay;
 80037ae:	4b13      	ldr	r3, [pc, #76]	@ (80037fc <S2868A1_RADIO_Init+0x60>)
 80037b0:	613b      	str	r3, [r7, #16]
   
   S2LP_RegisterBusIO(&IOCtx);
 80037b2:	1d3b      	adds	r3, r7, #4
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff fdf1 	bl	800339c <S2LP_RegisterBusIO>

   S2868A1_RADIO_GPIO_Init(S2868A1_RADIO_GPIO_SDN, RADIO_MODE_GPIO_OUT);
 80037ba:	2102      	movs	r1, #2
 80037bc:	2001      	movs	r0, #1
 80037be:	f7ff fedd 	bl	800357c <S2868A1_RADIO_GPIO_Init>
   S2868A1_SPI_CS_Init();
 80037c2:	f7ff ff4d 	bl	8003660 <S2868A1_SPI_CS_Init>
   for (uint32_t GPIO = 0; GPIO < (S2868A1_RADIO_GPIOn - 1); GPIO++)
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	e009      	b.n	80037e0 <S2868A1_RADIO_Init+0x44>
   {
		S2868A1_RADIO_GPIO_Init((S2868A1_RADIO_GPIO_TypeDef) GPIO, S2868A1_RADIO_GPIO_MODE[GPIO]);
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2201      	movs	r2, #1
 80037d2:	4611      	mov	r1, r2
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff fed1 	bl	800357c <S2868A1_RADIO_GPIO_Init>
   for (uint32_t GPIO = 0; GPIO < (S2868A1_RADIO_GPIOn - 1); GPIO++)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	3301      	adds	r3, #1
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f2      	beq.n	80037cc <S2868A1_RADIO_Init+0x30>
   }
  
  return S2868A1_ERROR_NONE;
 80037e6:	2300      	movs	r3, #0
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	08000ed5 	.word	0x08000ed5
 80037f4:	08000f35 	.word	0x08000f35
 80037f8:	080036b5 	.word	0x080036b5
 80037fc:	08003df9 	.word	0x08003df9

08003800 <S2868A1_RADIO_EnterShutdown>:
/**
  * @brief  FunctionDescription
  * @retval None
  */
int32_t S2868A1_RADIO_EnterShutdown( void )     
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin( S2868A1_RADIO_GPIO_SDN_PORT, S2868A1_RADIO_GPIO_SDN_PIN, GPIO_PIN_SET);
 8003804:	2201      	movs	r2, #1
 8003806:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800380a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800380e:	f000 ff97 	bl	8004740 <HAL_GPIO_WritePin>
  return S2868A1_ERROR_NONE;       
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	bd80      	pop	{r7, pc}

08003818 <S2868A1_RADIO_ExitShutdown>:
/**
  * @brief  FunctionDescription
  * @retval None
  */
int32_t S2868A1_RADIO_ExitShutdown( void )     /* Equivalent to RadioEnterShutdown and RadioExitShutdown*/
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin( S2868A1_RADIO_GPIO_SDN_PORT, S2868A1_RADIO_GPIO_SDN_PIN, GPIO_PIN_RESET);
 800381c:	2200      	movs	r2, #0
 800381e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003822:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003826:	f000 ff8b 	bl	8004740 <HAL_GPIO_WritePin>
  /* Delay to allow the circuit POR */
  HAL_Delay(1);
 800382a:	2001      	movs	r0, #1
 800382c:	f000 fae4 	bl	8003df8 <HAL_Delay>
  return S2868A1_ERROR_NONE;       
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <S2868A1_RADIO_IoIrqEnable>:
*         @arg ENABLE: Interrupt is enabled
*         @arg DISABLE: Interrupt is disabled
* @retval None.
*/
int32_t S2868A1_RADIO_IoIrqEnable(GpioIrqHandler **irqHanlder) 
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  for (uint32_t GPIO = 0; GPIO < (S2868A1_RADIO_GPIOn - 1); GPIO++)
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	e026      	b.n	8003894 <S2868A1_RADIO_IoIrqEnable+0x5c>
  {
	  if (S2868A1_RADIO_GPIO_MODE[GPIO] == RADIO_MODE_EXTI_IN)
 8003846:	2301      	movs	r3, #1
 8003848:	2b01      	cmp	r3, #1
 800384a:	d120      	bne.n	800388e <S2868A1_RADIO_IoIrqEnable+0x56>
	  {
		HAL_EXTI_GetHandle(&S2868A1_RADIO_GPIO_hexti[GPIO], S2868A1_RADIO_GPIO_EXTI_LINE[GPIO]);  
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	00db      	lsls	r3, r3, #3
 8003850:	4a14      	ldr	r2, [pc, #80]	@ (80038a4 <S2868A1_RADIO_IoIrqEnable+0x6c>)
 8003852:	4413      	add	r3, r2
 8003854:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
 8003858:	4611      	mov	r1, r2
 800385a:	4618      	mov	r0, r3
 800385c:	f000 fc8e 	bl	800417c <HAL_EXTI_GetHandle>
		HAL_EXTI_RegisterCallback(&S2868A1_RADIO_GPIO_hexti[GPIO],  HAL_EXTI_COMMON_CB_ID, irqHanlder[GPIO]);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	4a0f      	ldr	r2, [pc, #60]	@ (80038a4 <S2868A1_RADIO_IoIrqEnable+0x6c>)
 8003866:	1898      	adds	r0, r3, r2
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	4413      	add	r3, r2
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	461a      	mov	r2, r3
 8003874:	2100      	movs	r1, #0
 8003876:	f000 fc67 	bl	8004148 <HAL_EXTI_RegisterCallback>
        
        //New implementation for STM32CubeMX 6.5: now we get the real PRIO and SUBPRIO values
		HAL_NVIC_SetPriority(S2868A1_RADIO_GPIO_IRQn[GPIO], S2868A1_RADIO_GPIO_IT_PRIO[GPIO], S2868A1_RADIO_GPIO_IT_SUBPRIO[GPIO]);
 800387a:	2306      	movs	r3, #6
 800387c:	2100      	movs	r1, #0
 800387e:	2200      	movs	r2, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f000 fbdc 	bl	800403e <HAL_NVIC_SetPriority>
		
		HAL_NVIC_EnableIRQ( S2868A1_RADIO_GPIO_IRQn[GPIO]);    
 8003886:	2306      	movs	r3, #6
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fbf4 	bl	8004076 <HAL_NVIC_EnableIRQ>
  for (uint32_t GPIO = 0; GPIO < (S2868A1_RADIO_GPIOn - 1); GPIO++)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	3301      	adds	r3, #1
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0d5      	beq.n	8003846 <S2868A1_RADIO_IoIrqEnable+0xe>
	  }
  }
  return S2868A1_ERROR_NONE;     
 800389a:	2300      	movs	r3, #0
} 
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000008 	.word	0x20000008

080038a8 <S2868A1_EEPROM_Init>:
* @brief  Initializes the SPI for the EEPROM.
* @param  Instance of EEPROM
* @retval Error Code
*/
int32_t S2868A1_EEPROM_Init(uint32_t Instance)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure SPI pin: CS */
  GPIO_InitStructure.Pin = S2868A1_EEPROM_SPI_CS_PIN;
 80038b0:	2310      	movs	r3, #16
 80038b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80038b4:	2301      	movs	r3, #1
 80038b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull = S2868A1_EEPROM_SPI_CS_PULL_MODE;
 80038b8:	2300      	movs	r3, #0
 80038ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = S2868A1_EEPROM_SPI_CS_SPEED;
 80038bc:	2300      	movs	r3, #0
 80038be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(S2868A1_EEPROM_SPI_CS_PORT, &GPIO_InitStructure);
 80038c0:	f107 030c 	add.w	r3, r7, #12
 80038c4:	4619      	mov	r1, r3
 80038c6:	480c      	ldr	r0, [pc, #48]	@ (80038f8 <S2868A1_EEPROM_Init+0x50>)
 80038c8:	f000 fc9c 	bl	8004204 <HAL_GPIO_Init>
  
  /* Enable CS GPIO clock */
  S2868A1_EEPROM_SPI_CS_RCC();
 80038cc:	4b0b      	ldr	r3, [pc, #44]	@ (80038fc <S2868A1_EEPROM_Init+0x54>)
 80038ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d0:	4a0a      	ldr	r2, [pc, #40]	@ (80038fc <S2868A1_EEPROM_Init+0x54>)
 80038d2:	f043 0302 	orr.w	r3, r3, #2
 80038d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038d8:	4b08      	ldr	r3, [pc, #32]	@ (80038fc <S2868A1_EEPROM_Init+0x54>)
 80038da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	60bb      	str	r3, [r7, #8]
 80038e2:	68bb      	ldr	r3, [r7, #8]
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 80038e4:	2201      	movs	r2, #1
 80038e6:	2110      	movs	r1, #16
 80038e8:	4803      	ldr	r0, [pc, #12]	@ (80038f8 <S2868A1_EEPROM_Init+0x50>)
 80038ea:	f000 ff29 	bl	8004740 <HAL_GPIO_WritePin>
  
  return S2868A1_ERROR_NONE;   
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3720      	adds	r7, #32
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	48000400 	.word	0x48000400
 80038fc:	40021000 	.word	0x40021000

08003900 <BSP_EEPROM_SetSrwd>:
* @brief  Set the ERSR status bit.
* @param  None
* @retval Status
*/
uint8_t BSP_EEPROM_SetSrwd(uint32_t Instance)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint8_t status[2];
  uint8_t cmd[] = {EEPROM_CMD_WRSR, EEPROM_STATUS_SRWD};
 8003908:	f248 0301 	movw	r3, #32769	@ 0x8001
 800390c:	813b      	strh	r3, [r7, #8]
  
  /* Put the SPI chip select low to start the transaction */
  EEPROM_NSS_PIN_LOW();
 800390e:	2200      	movs	r2, #0
 8003910:	2110      	movs	r1, #16
 8003912:	480a      	ldr	r0, [pc, #40]	@ (800393c <BSP_EEPROM_SetSrwd+0x3c>)
 8003914:	f000 ff14 	bl	8004740 <HAL_GPIO_WritePin>
  
  /* Send command */
  EEPROM_SPI_SendRecv(cmd, status, 2);
 8003918:	f107 010c 	add.w	r1, r7, #12
 800391c:	f107 0308 	add.w	r3, r7, #8
 8003920:	2202      	movs	r2, #2
 8003922:	4618      	mov	r0, r3
 8003924:	f7fd fb2e 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 8003928:	2201      	movs	r2, #1
 800392a:	2110      	movs	r1, #16
 800392c:	4803      	ldr	r0, [pc, #12]	@ (800393c <BSP_EEPROM_SetSrwd+0x3c>)
 800392e:	f000 ff07 	bl	8004740 <HAL_GPIO_WritePin>
  
  return status[1];
 8003932:	7b7b      	ldrb	r3, [r7, #13]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	48000400 	.word	0x48000400

08003940 <BSP_EEPROM_WriteEnable>:
* @brief  Set the internal WEL flag to allow write operation.
* @param  None
* @retval None
*/
int32_t BSP_EEPROM_WriteEnable(uint32_t Instance)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(Instance); 
  uint8_t cmd = EEPROM_CMD_WREN;
 8003948:	2306      	movs	r3, #6
 800394a:	73fb      	strb	r3, [r7, #15]
  uint8_t status;
  
  /* Put the SPI chip select low to start the transaction */
  EEPROM_NSS_PIN_LOW();
 800394c:	2200      	movs	r2, #0
 800394e:	2110      	movs	r1, #16
 8003950:	480a      	ldr	r0, [pc, #40]	@ (800397c <BSP_EEPROM_WriteEnable+0x3c>)
 8003952:	f000 fef5 	bl	8004740 <HAL_GPIO_WritePin>
  
   /* Send command */
  EEPROM_SPI_SendRecv(&cmd, &status, 1);
 8003956:	f107 010e 	add.w	r1, r7, #14
 800395a:	f107 030f 	add.w	r3, r7, #15
 800395e:	2201      	movs	r2, #1
 8003960:	4618      	mov	r0, r3
 8003962:	f7fd fb0f 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 8003966:	2201      	movs	r2, #1
 8003968:	2110      	movs	r1, #16
 800396a:	4804      	ldr	r0, [pc, #16]	@ (800397c <BSP_EEPROM_WriteEnable+0x3c>)
 800396c:	f000 fee8 	bl	8004740 <HAL_GPIO_WritePin>
  
  return S2868A1_ERROR_NONE; 
 8003970:	2300      	movs	r3, #0
  
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	48000400 	.word	0x48000400

08003980 <S2868A1_EEPROM_ReadPage>:
*         Page 255 address: 0x1FE0
* @param  None
* @retval None
*/
int32_t S2868A1_EEPROM_ReadPage(uint32_t Instance, uint16_t nAddress, uint16_t cNbBytes, uint8_t* pcBuffer)
{
 8003980:	b590      	push	{r4, r7, lr}
 8003982:	b0c7      	sub	sp, #284	@ 0x11c
 8003984:	af00      	add	r7, sp, #0
 8003986:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 800398a:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 800398e:	6020      	str	r0, [r4, #0]
 8003990:	4608      	mov	r0, r1
 8003992:	4611      	mov	r1, r2
 8003994:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003998:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 800399c:	6013      	str	r3, [r2, #0]
 800399e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039a2:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80039a6:	4602      	mov	r2, r0
 80039a8:	801a      	strh	r2, [r3, #0]
 80039aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039ae:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80039b2:	460a      	mov	r2, r1
 80039b4:	801a      	strh	r2, [r3, #0]
  uint8_t cmd[3];
  uint8_t dummy[255];
  cmd[0] = EEPROM_CMD_READ;
 80039b6:	2303      	movs	r3, #3
 80039b8:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
  UNUSED(Instance);
  
  for(uint8_t k=0; k<2; k++) {
 80039bc:	2300      	movs	r3, #0
 80039be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80039c2:	e018      	b.n	80039f6 <S2868A1_EEPROM_ReadPage+0x76>
    cmd[k+1] = (uint8_t)(nAddress>>((1-k)*8));
 80039c4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039c8:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 80039cc:	881a      	ldrh	r2, [r3, #0]
 80039ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039d2:	f1c3 0301 	rsb	r3, r3, #1
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	411a      	asrs	r2, r3
 80039da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039de:	3301      	adds	r3, #1
 80039e0:	b2d2      	uxtb	r2, r2
 80039e2:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80039e6:	443b      	add	r3, r7
 80039e8:	f803 2c04 	strb.w	r2, [r3, #-4]
  for(uint8_t k=0; k<2; k++) {
 80039ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039f0:	3301      	adds	r3, #1
 80039f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80039f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d9e2      	bls.n	80039c4 <S2868A1_EEPROM_ReadPage+0x44>
  }  
  
  /* Wait the end of a previous write operation */
  EEPROM_WaitEndWriteOperation(Instance);
 80039fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003a06:	6818      	ldr	r0, [r3, #0]
 8003a08:	f7ff fe9a 	bl	8003740 <EEPROM_WaitEndWriteOperation>
  
  /* Put the SPI chip select low to start the transaction */
  EEPROM_NSS_PIN_LOW();
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	2110      	movs	r1, #16
 8003a10:	4811      	ldr	r0, [pc, #68]	@ (8003a58 <S2868A1_EEPROM_ReadPage+0xd8>)
 8003a12:	f000 fe95 	bl	8004740 <HAL_GPIO_WritePin>
  
  /* Write the header bytes and read status bytes */
  EEPROM_SPI_SendRecv(cmd, dummy, 3);
 8003a16:	f107 0114 	add.w	r1, r7, #20
 8003a1a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8003a1e:	2203      	movs	r2, #3
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fd faaf 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Read the registers according to the number of bytes */
  EEPROM_SPI_SendRecv(dummy, pcBuffer, cNbBytes);
 8003a26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a2a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a2e:	881a      	ldrh	r2, [r3, #0]
 8003a30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a34:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003a38:	f107 0014 	add.w	r0, r7, #20
 8003a3c:	6819      	ldr	r1, [r3, #0]
 8003a3e:	f7fd faa1 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 8003a42:	2201      	movs	r2, #1
 8003a44:	2110      	movs	r1, #16
 8003a46:	4804      	ldr	r0, [pc, #16]	@ (8003a58 <S2868A1_EEPROM_ReadPage+0xd8>)
 8003a48:	f000 fe7a 	bl	8004740 <HAL_GPIO_WritePin>
  return S2868A1_ERROR_NONE;
 8003a4c:	2300      	movs	r3, #0
  
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd90      	pop	{r4, r7, pc}
 8003a58:	48000400 	.word	0x48000400

08003a5c <S2868A1_EEPROM_IsReady>:
* @brief  Read the status register.
* @param  None
* @retval Status
*/
int32_t S2868A1_EEPROM_IsReady(uint32_t Instance)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  int32_t errno = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
  
  uint8_t status[2];
  uint8_t cmd[] = {EEPROM_CMD_RDSR, 0xFF};
 8003a68:	f64f 7305 	movw	r3, #65285	@ 0xff05
 8003a6c:	81bb      	strh	r3, [r7, #12]
  
  /* Put the SPI chip select low to start the transaction */
  EEPROM_NSS_PIN_LOW();
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2110      	movs	r1, #16
 8003a72:	480e      	ldr	r0, [pc, #56]	@ (8003aac <S2868A1_EEPROM_IsReady+0x50>)
 8003a74:	f000 fe64 	bl	8004740 <HAL_GPIO_WritePin>
  
  /* Send command */
  EEPROM_SPI_SendRecv(cmd, status, 2);
 8003a78:	f107 0110 	add.w	r1, r7, #16
 8003a7c:	f107 030c 	add.w	r3, r7, #12
 8003a80:	2202      	movs	r2, #2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fd fa7e 	bl	8000f84 <BSP_SPI1_SendRecv>
  
  /* Put the SPI chip select high to end the transaction */
  EEPROM_NSS_PIN_HIGH();
 8003a88:	2201      	movs	r2, #1
 8003a8a:	2110      	movs	r1, #16
 8003a8c:	4807      	ldr	r0, [pc, #28]	@ (8003aac <S2868A1_EEPROM_IsReady+0x50>)
 8003a8e:	f000 fe57 	bl	8004740 <HAL_GPIO_WritePin>
  
  if((status[1] & 0xF0) == EEPROM_STATUS_SRWD) {
 8003a92:	7c7b      	ldrb	r3, [r7, #17]
 8003a94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a98:	2b80      	cmp	r3, #128	@ 0x80
 8003a9a:	d101      	bne.n	8003aa0 <S2868A1_EEPROM_IsReady+0x44>
    /* if it is EEPROM_STATUS_SRWD, ok the EEPROM is present and ready to work */
    errno = 1;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
  }
  return errno;
 8003aa0:	697b      	ldr	r3, [r7, #20]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3718      	adds	r7, #24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	48000400 	.word	0x48000400

08003ab0 <S2868A1_RADIO_EnableTCXO>:
/**
  * @brief  FunctionDescription
  * @retval None
  */
int32_t S2868A1_RADIO_EnableTCXO(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8003ab6:	1d3b      	adds	r3, r7, #4
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	611a      	str	r2, [r3, #16]
  
  S2868A1_RADIO_TCXO_CTL_GPIO_CLK_ENABLE();
 8003ac4:	4b11      	ldr	r3, [pc, #68]	@ (8003b0c <S2868A1_RADIO_EnableTCXO+0x5c>)
 8003ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac8:	4a10      	ldr	r2, [pc, #64]	@ (8003b0c <S2868A1_RADIO_EnableTCXO+0x5c>)
 8003aca:	f043 0304 	orr.w	r3, r3, #4
 8003ace:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8003b0c <S2868A1_RADIO_EnableTCXO+0x5c>)
 8003ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	603b      	str	r3, [r7, #0]
 8003ada:	683b      	ldr	r3, [r7, #0]
    
  initStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  initStruct.Speed = GPIO_SPEED_FREQ_HIGH;  
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	613b      	str	r3, [r7, #16]
  initStruct.Pin = S2868A1_RADIO_TCXO_CTL_PIN;
 8003ae4:	2380      	movs	r3, #128	@ 0x80
 8003ae6:	607b      	str	r3, [r7, #4]
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	60bb      	str	r3, [r7, #8]
  
  HAL_GPIO_Init(S2868A1_RADIO_TCXO_CTL_PORT, &initStruct);
 8003aec:	1d3b      	adds	r3, r7, #4
 8003aee:	4619      	mov	r1, r3
 8003af0:	4807      	ldr	r0, [pc, #28]	@ (8003b10 <S2868A1_RADIO_EnableTCXO+0x60>)
 8003af2:	f000 fb87 	bl	8004204 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(S2868A1_RADIO_TCXO_CTL_PORT, S2868A1_RADIO_TCXO_CTL_PIN, GPIO_PIN_SET);
 8003af6:	2201      	movs	r2, #1
 8003af8:	2180      	movs	r1, #128	@ 0x80
 8003afa:	4805      	ldr	r0, [pc, #20]	@ (8003b10 <S2868A1_RADIO_EnableTCXO+0x60>)
 8003afc:	f000 fe20 	bl	8004740 <HAL_GPIO_WritePin>
  
  return S2868A1_ERROR_NONE;   
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	48000800 	.word	0x48000800

08003b14 <FEM_Operation>:


__weak void FEM_Operation(FEM_OperationType operation)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
	
}
 8003b1e:	bf00      	nop
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	4a04      	ldr	r2, [pc, #16]	@ (8003b4c <BSP_LED_Init+0x20>)
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	0800cae8 	.word	0x0800cae8

08003b50 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	4a06      	ldr	r2, [pc, #24]	@ (8003b78 <BSP_LED_On+0x28>)
 8003b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b62:	2100      	movs	r1, #0
 8003b64:	2201      	movs	r2, #1
 8003b66:	4618      	mov	r0, r3
 8003b68:	f000 fdea 	bl	8004740 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	200008b4 	.word	0x200008b4

08003b7c <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	4a06      	ldr	r2, [pc, #24]	@ (8003ba4 <BSP_LED_Off+0x28>)
 8003b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8e:	2100      	movs	r1, #0
 8003b90:	2200      	movs	r2, #0
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 fdd4 	bl	8004740 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	200008b4 	.word	0x200008b4

08003ba8 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	4a06      	ldr	r2, [pc, #24]	@ (8003bd0 <BSP_LED_Toggle+0x28>)
 8003bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fdd6 	bl	8004770 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	200008b4 	.word	0x200008b4

08003bd4 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
	...

08003be4 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	460a      	mov	r2, r1
 8003bee:	71fb      	strb	r3, [r7, #7]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8003bf8:	79fb      	ldrb	r3, [r7, #7]
 8003bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003c78 <BSP_PB_Init+0x94>)
 8003bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c00:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8003c02:	79bb      	ldrb	r3, [r7, #6]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d132      	bne.n	8003c6e <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003c7c <BSP_PB_Init+0x98>)
 8003c0e:	441a      	add	r2, r3
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	491b      	ldr	r1, [pc, #108]	@ (8003c80 <BSP_PB_Init+0x9c>)
 8003c14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	f000 faae 	bl	800417c <HAL_EXTI_GetHandle>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003c26:	f06f 0303 	mvn.w	r3, #3
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	e01f      	b.n	8003c6e <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	4a12      	ldr	r2, [pc, #72]	@ (8003c7c <BSP_PB_Init+0x98>)
 8003c34:	1898      	adds	r0, r3, r2
 8003c36:	79fb      	ldrb	r3, [r7, #7]
 8003c38:	4a12      	ldr	r2, [pc, #72]	@ (8003c84 <BSP_PB_Init+0xa0>)
 8003c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2100      	movs	r1, #0
 8003c42:	f000 fa81 	bl	8004148 <HAL_EXTI_RegisterCallback>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8003c4c:	f06f 0303 	mvn.w	r3, #3
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	e00c      	b.n	8003c6e <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003c54:	2028      	movs	r0, #40	@ 0x28
 8003c56:	79fb      	ldrb	r3, [r7, #7]
 8003c58:	4a0b      	ldr	r2, [pc, #44]	@ (8003c88 <BSP_PB_Init+0xa4>)
 8003c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	4619      	mov	r1, r3
 8003c62:	f000 f9ec 	bl	800403e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003c66:	2328      	movs	r3, #40	@ 0x28
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 fa04 	bl	8004076 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	0800caec 	.word	0x0800caec
 8003c7c:	20000018 	.word	0x20000018
 8003c80:	0800caf0 	.word	0x0800caf0
 8003c84:	0800caf4 	.word	0x0800caf4
 8003c88:	0800caf8 	.word	0x0800caf8

08003c8c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003c90:	2000      	movs	r0, #0
 8003c92:	f003 fecb 	bl	8007a2c <BSP_PB_Callback>
}
 8003c96:	bf00      	nop
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af00      	add	r7, sp, #0
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ca2:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca6:	4a18      	ldr	r2, [pc, #96]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003ca8:	f043 0304 	orr.w	r3, r3, #4
 8003cac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cae:	4b16      	ldr	r3, [pc, #88]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb2:	f003 0304 	and.w	r3, r3, #4
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cba:	f107 030c 	add.w	r3, r7, #12
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	605a      	str	r2, [r3, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
 8003cc6:	60da      	str	r2, [r3, #12]
 8003cc8:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cca:	4b0f      	ldr	r3, [pc, #60]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cce:	4a0e      	ldr	r2, [pc, #56]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003cd0:	f043 0304 	orr.w	r3, r3, #4
 8003cd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d08 <BUTTON_USER_GPIO_Init+0x6c>)
 8003cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	607b      	str	r3, [r7, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
	  /*Configure GPIO pin : PTPIN */
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003ce2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003ce6:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ce8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003cec:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cf2:	f107 030c 	add.w	r3, r7, #12
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4804      	ldr	r0, [pc, #16]	@ (8003d0c <BUTTON_USER_GPIO_Init+0x70>)
 8003cfa:	f000 fa83 	bl	8004204 <HAL_GPIO_Init>
}
 8003cfe:	bf00      	nop
 8003d00:	3720      	adds	r7, #32
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	48000800 	.word	0x48000800

08003d10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d16:	2300      	movs	r3, #0
 8003d18:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d1a:	2003      	movs	r0, #3
 8003d1c:	f000 f984 	bl	8004028 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d20:	200f      	movs	r0, #15
 8003d22:	f000 f80d 	bl	8003d40 <HAL_InitTick>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	71fb      	strb	r3, [r7, #7]
 8003d30:	e001      	b.n	8003d36 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d32:	f7fd fb29 	bl	8001388 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d36:	79fb      	ldrb	r3, [r7, #7]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d4c:	4b17      	ldr	r3, [pc, #92]	@ (8003dac <HAL_InitTick+0x6c>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d023      	beq.n	8003d9c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d54:	4b16      	ldr	r3, [pc, #88]	@ (8003db0 <HAL_InitTick+0x70>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	4b14      	ldr	r3, [pc, #80]	@ (8003dac <HAL_InitTick+0x6c>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f99f 	bl	80040ae <HAL_SYSTICK_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b0f      	cmp	r3, #15
 8003d7a:	d809      	bhi.n	8003d90 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	f04f 30ff 	mov.w	r0, #4294967295
 8003d84:	f000 f95b 	bl	800403e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d88:	4a0a      	ldr	r2, [pc, #40]	@ (8003db4 <HAL_InitTick+0x74>)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	e007      	b.n	8003da0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	73fb      	strb	r3, [r7, #15]
 8003d94:	e004      	b.n	8003da0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	73fb      	strb	r3, [r7, #15]
 8003d9a:	e001      	b.n	8003da0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	20000024 	.word	0x20000024
 8003db0:	20000000 	.word	0x20000000
 8003db4:	20000020 	.word	0x20000020

08003db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dbc:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <HAL_IncTick+0x20>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <HAL_IncTick+0x24>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	4a04      	ldr	r2, [pc, #16]	@ (8003ddc <HAL_IncTick+0x24>)
 8003dca:	6013      	str	r3, [r2, #0]
}
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	20000024 	.word	0x20000024
 8003ddc:	200008b8 	.word	0x200008b8

08003de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  return uwTick;
 8003de4:	4b03      	ldr	r3, [pc, #12]	@ (8003df4 <HAL_GetTick+0x14>)
 8003de6:	681b      	ldr	r3, [r3, #0]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	200008b8 	.word	0x200008b8

08003df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e00:	f7ff ffee 	bl	8003de0 <HAL_GetTick>
 8003e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e10:	d005      	beq.n	8003e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003e12:	4b0a      	ldr	r3, [pc, #40]	@ (8003e3c <HAL_Delay+0x44>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e1e:	bf00      	nop
 8003e20:	f7ff ffde 	bl	8003de0 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d8f7      	bhi.n	8003e20 <HAL_Delay+0x28>
  {
  }
}
 8003e30:	bf00      	nop
 8003e32:	bf00      	nop
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	20000024 	.word	0x20000024

08003e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e50:	4b0c      	ldr	r3, [pc, #48]	@ (8003e84 <__NVIC_SetPriorityGrouping+0x44>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e72:	4a04      	ldr	r2, [pc, #16]	@ (8003e84 <__NVIC_SetPriorityGrouping+0x44>)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	60d3      	str	r3, [r2, #12]
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	0a1b      	lsrs	r3, r3, #8
 8003e92:	f003 0307 	and.w	r3, r3, #7
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	e000ed00 	.word	0xe000ed00

08003ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	db0b      	blt.n	8003ece <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	f003 021f 	and.w	r2, r3, #31
 8003ebc:	4907      	ldr	r1, [pc, #28]	@ (8003edc <__NVIC_EnableIRQ+0x38>)
 8003ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec2:	095b      	lsrs	r3, r3, #5
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	e000e100 	.word	0xe000e100

08003ee0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	db12      	blt.n	8003f18 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ef2:	79fb      	ldrb	r3, [r7, #7]
 8003ef4:	f003 021f 	and.w	r2, r3, #31
 8003ef8:	490a      	ldr	r1, [pc, #40]	@ (8003f24 <__NVIC_DisableIRQ+0x44>)
 8003efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	2001      	movs	r0, #1
 8003f02:	fa00 f202 	lsl.w	r2, r0, r2
 8003f06:	3320      	adds	r3, #32
 8003f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003f0c:	f3bf 8f4f 	dsb	sy
}
 8003f10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f12:	f3bf 8f6f 	isb	sy
}
 8003f16:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	e000e100 	.word	0xe000e100

08003f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	6039      	str	r1, [r7, #0]
 8003f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	db0a      	blt.n	8003f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	490c      	ldr	r1, [pc, #48]	@ (8003f74 <__NVIC_SetPriority+0x4c>)
 8003f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f46:	0112      	lsls	r2, r2, #4
 8003f48:	b2d2      	uxtb	r2, r2
 8003f4a:	440b      	add	r3, r1
 8003f4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f50:	e00a      	b.n	8003f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	4908      	ldr	r1, [pc, #32]	@ (8003f78 <__NVIC_SetPriority+0x50>)
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	f003 030f 	and.w	r3, r3, #15
 8003f5e:	3b04      	subs	r3, #4
 8003f60:	0112      	lsls	r2, r2, #4
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	440b      	add	r3, r1
 8003f66:	761a      	strb	r2, [r3, #24]
}
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	e000e100 	.word	0xe000e100
 8003f78:	e000ed00 	.word	0xe000ed00

08003f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b089      	sub	sp, #36	@ 0x24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f1c3 0307 	rsb	r3, r3, #7
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	bf28      	it	cs
 8003f9a:	2304      	movcs	r3, #4
 8003f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	2b06      	cmp	r3, #6
 8003fa4:	d902      	bls.n	8003fac <NVIC_EncodePriority+0x30>
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	3b03      	subs	r3, #3
 8003faa:	e000      	b.n	8003fae <NVIC_EncodePriority+0x32>
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fba:	43da      	mvns	r2, r3
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	fa01 f303 	lsl.w	r3, r1, r3
 8003fce:	43d9      	mvns	r1, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fd4:	4313      	orrs	r3, r2
         );
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3724      	adds	r7, #36	@ 0x24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
	...

08003fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ff4:	d301      	bcc.n	8003ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e00f      	b.n	800401a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8004024 <SysTick_Config+0x40>)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004002:	210f      	movs	r1, #15
 8004004:	f04f 30ff 	mov.w	r0, #4294967295
 8004008:	f7ff ff8e 	bl	8003f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800400c:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <SysTick_Config+0x40>)
 800400e:	2200      	movs	r2, #0
 8004010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004012:	4b04      	ldr	r3, [pc, #16]	@ (8004024 <SysTick_Config+0x40>)
 8004014:	2207      	movs	r2, #7
 8004016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	e000e010 	.word	0xe000e010

08004028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f7ff ff05 	bl	8003e40 <__NVIC_SetPriorityGrouping>
}
 8004036:	bf00      	nop
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b086      	sub	sp, #24
 8004042:	af00      	add	r7, sp, #0
 8004044:	4603      	mov	r3, r0
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	607a      	str	r2, [r7, #4]
 800404a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800404c:	2300      	movs	r3, #0
 800404e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004050:	f7ff ff1a 	bl	8003e88 <__NVIC_GetPriorityGrouping>
 8004054:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	6978      	ldr	r0, [r7, #20]
 800405c:	f7ff ff8e 	bl	8003f7c <NVIC_EncodePriority>
 8004060:	4602      	mov	r2, r0
 8004062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004066:	4611      	mov	r1, r2
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff ff5d 	bl	8003f28 <__NVIC_SetPriority>
}
 800406e:	bf00      	nop
 8004070:	3718      	adds	r7, #24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b082      	sub	sp, #8
 800407a:	af00      	add	r7, sp, #0
 800407c:	4603      	mov	r3, r0
 800407e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff ff0d 	bl	8003ea4 <__NVIC_EnableIRQ>
}
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b082      	sub	sp, #8
 8004096:	af00      	add	r7, sp, #0
 8004098:	4603      	mov	r3, r0
 800409a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800409c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff ff1d 	bl	8003ee0 <__NVIC_DisableIRQ>
}
 80040a6:	bf00      	nop
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b082      	sub	sp, #8
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7ff ff94 	bl	8003fe4 <SysTick_Config>
 80040bc:	4603      	mov	r3, r0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b084      	sub	sp, #16
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d005      	beq.n	80040ea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2204      	movs	r2, #4
 80040e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	73fb      	strb	r3, [r7, #15]
 80040e8:	e029      	b.n	800413e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 020e 	bic.w	r2, r2, #14
 80040f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410e:	f003 021c 	and.w	r2, r3, #28
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004116:	2101      	movs	r1, #1
 8004118:	fa01 f202 	lsl.w	r2, r1, r2
 800411c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
    }
  }
  return status;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	460b      	mov	r3, r1
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800415a:	7afb      	ldrb	r3, [r7, #11]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d103      	bne.n	8004168 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	605a      	str	r2, [r3, #4]
      break;
 8004166:	e002      	b.n	800416e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	75fb      	strb	r3, [r7, #23]
      break;
 800416c:	bf00      	nop
  }

  return status;
 800416e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004170:	4618      	mov	r0, r3
 8004172:	371c      	adds	r7, #28
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e003      	b.n	8004198 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	683a      	ldr	r2, [r7, #0]
 8004194:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004196:	2300      	movs	r3, #0
  }
}
 8004198:	4618      	mov	r0, r3
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	0c1b      	lsrs	r3, r3, #16
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 031f 	and.w	r3, r3, #31
 80041c0:	2201      	movs	r2, #1
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	015a      	lsls	r2, r3, #5
 80041cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <HAL_EXTI_IRQHandler+0x5c>)
 80041ce:	4413      	add	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	693a      	ldr	r2, [r7, #16]
 80041d8:	4013      	ands	r3, r2
 80041da:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d009      	beq.n	80041f6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4798      	blx	r3
    }
  }
}
 80041f6:	bf00      	nop
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	40010414 	.word	0x40010414

08004204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004212:	e17f      	b.n	8004514 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	2101      	movs	r1, #1
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	fa01 f303 	lsl.w	r3, r1, r3
 8004220:	4013      	ands	r3, r2
 8004222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	f000 8171 	beq.w	800450e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 0303 	and.w	r3, r3, #3
 8004234:	2b01      	cmp	r3, #1
 8004236:	d005      	beq.n	8004244 <HAL_GPIO_Init+0x40>
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d130      	bne.n	80042a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	2203      	movs	r2, #3
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	43db      	mvns	r3, r3
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4013      	ands	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800427a:	2201      	movs	r2, #1
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	fa02 f303 	lsl.w	r3, r2, r3
 8004282:	43db      	mvns	r3, r3
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	4013      	ands	r3, r2
 8004288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	091b      	lsrs	r3, r3, #4
 8004290:	f003 0201 	and.w	r2, r3, #1
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	2b03      	cmp	r3, #3
 80042b0:	d118      	bne.n	80042e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80042b8:	2201      	movs	r2, #1
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	43db      	mvns	r3, r3
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	4013      	ands	r3, r2
 80042c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	08db      	lsrs	r3, r3, #3
 80042ce:	f003 0201 	and.w	r2, r3, #1
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f003 0303 	and.w	r3, r3, #3
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d017      	beq.n	8004320 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	005b      	lsls	r3, r3, #1
 80042fa:	2203      	movs	r2, #3
 80042fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004300:	43db      	mvns	r3, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4013      	ands	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	4313      	orrs	r3, r2
 8004318:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d123      	bne.n	8004374 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	08da      	lsrs	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3208      	adds	r2, #8
 8004334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f003 0307 	and.w	r3, r3, #7
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	220f      	movs	r2, #15
 8004344:	fa02 f303 	lsl.w	r3, r2, r3
 8004348:	43db      	mvns	r3, r3
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4013      	ands	r3, r2
 800434e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f003 0307 	and.w	r3, r3, #7
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	08da      	lsrs	r2, r3, #3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	3208      	adds	r2, #8
 800436e:	6939      	ldr	r1, [r7, #16]
 8004370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	2203      	movs	r2, #3
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	43db      	mvns	r3, r3
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	4013      	ands	r3, r2
 800438a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0203 	and.w	r2, r3, #3
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	fa02 f303 	lsl.w	r3, r2, r3
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	4313      	orrs	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80ac 	beq.w	800450e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004534 <HAL_GPIO_Init+0x330>)
 80043b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004534 <HAL_GPIO_Init+0x330>)
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80043c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004534 <HAL_GPIO_Init+0x330>)
 80043c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	60bb      	str	r3, [r7, #8]
 80043cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80043ce:	4a5a      	ldr	r2, [pc, #360]	@ (8004538 <HAL_GPIO_Init+0x334>)
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	089b      	lsrs	r3, r3, #2
 80043d4:	3302      	adds	r3, #2
 80043d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	220f      	movs	r2, #15
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	43db      	mvns	r3, r3
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4013      	ands	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043f8:	d025      	beq.n	8004446 <HAL_GPIO_Init+0x242>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a4f      	ldr	r2, [pc, #316]	@ (800453c <HAL_GPIO_Init+0x338>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d01f      	beq.n	8004442 <HAL_GPIO_Init+0x23e>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a4e      	ldr	r2, [pc, #312]	@ (8004540 <HAL_GPIO_Init+0x33c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d019      	beq.n	800443e <HAL_GPIO_Init+0x23a>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a4d      	ldr	r2, [pc, #308]	@ (8004544 <HAL_GPIO_Init+0x340>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d013      	beq.n	800443a <HAL_GPIO_Init+0x236>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a4c      	ldr	r2, [pc, #304]	@ (8004548 <HAL_GPIO_Init+0x344>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00d      	beq.n	8004436 <HAL_GPIO_Init+0x232>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a4b      	ldr	r2, [pc, #300]	@ (800454c <HAL_GPIO_Init+0x348>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d007      	beq.n	8004432 <HAL_GPIO_Init+0x22e>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a4a      	ldr	r2, [pc, #296]	@ (8004550 <HAL_GPIO_Init+0x34c>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d101      	bne.n	800442e <HAL_GPIO_Init+0x22a>
 800442a:	2306      	movs	r3, #6
 800442c:	e00c      	b.n	8004448 <HAL_GPIO_Init+0x244>
 800442e:	2307      	movs	r3, #7
 8004430:	e00a      	b.n	8004448 <HAL_GPIO_Init+0x244>
 8004432:	2305      	movs	r3, #5
 8004434:	e008      	b.n	8004448 <HAL_GPIO_Init+0x244>
 8004436:	2304      	movs	r3, #4
 8004438:	e006      	b.n	8004448 <HAL_GPIO_Init+0x244>
 800443a:	2303      	movs	r3, #3
 800443c:	e004      	b.n	8004448 <HAL_GPIO_Init+0x244>
 800443e:	2302      	movs	r3, #2
 8004440:	e002      	b.n	8004448 <HAL_GPIO_Init+0x244>
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <HAL_GPIO_Init+0x244>
 8004446:	2300      	movs	r3, #0
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	f002 0203 	and.w	r2, r2, #3
 800444e:	0092      	lsls	r2, r2, #2
 8004450:	4093      	lsls	r3, r2
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004458:	4937      	ldr	r1, [pc, #220]	@ (8004538 <HAL_GPIO_Init+0x334>)
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	3302      	adds	r3, #2
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004466:	4b3b      	ldr	r3, [pc, #236]	@ (8004554 <HAL_GPIO_Init+0x350>)
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	43db      	mvns	r3, r3
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	4013      	ands	r3, r2
 8004474:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800448a:	4a32      	ldr	r2, [pc, #200]	@ (8004554 <HAL_GPIO_Init+0x350>)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004490:	4b30      	ldr	r3, [pc, #192]	@ (8004554 <HAL_GPIO_Init+0x350>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	43db      	mvns	r3, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4013      	ands	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80044b4:	4a27      	ldr	r2, [pc, #156]	@ (8004554 <HAL_GPIO_Init+0x350>)
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80044ba:	4b26      	ldr	r3, [pc, #152]	@ (8004554 <HAL_GPIO_Init+0x350>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	43db      	mvns	r3, r3
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4013      	ands	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4313      	orrs	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044de:	4a1d      	ldr	r2, [pc, #116]	@ (8004554 <HAL_GPIO_Init+0x350>)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_GPIO_Init+0x350>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	43db      	mvns	r3, r3
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4013      	ands	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004508:	4a12      	ldr	r2, [pc, #72]	@ (8004554 <HAL_GPIO_Init+0x350>)
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	3301      	adds	r3, #1
 8004512:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	fa22 f303 	lsr.w	r3, r2, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	f47f ae78 	bne.w	8004214 <HAL_GPIO_Init+0x10>
  }
}
 8004524:	bf00      	nop
 8004526:	bf00      	nop
 8004528:	371c      	adds	r7, #28
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40021000 	.word	0x40021000
 8004538:	40010000 	.word	0x40010000
 800453c:	48000400 	.word	0x48000400
 8004540:	48000800 	.word	0x48000800
 8004544:	48000c00 	.word	0x48000c00
 8004548:	48001000 	.word	0x48001000
 800454c:	48001400 	.word	0x48001400
 8004550:	48001800 	.word	0x48001800
 8004554:	40010400 	.word	0x40010400

08004558 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004562:	2300      	movs	r3, #0
 8004564:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004566:	e0cd      	b.n	8004704 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004568:	2201      	movs	r2, #1
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	4013      	ands	r3, r2
 8004574:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 80c0 	beq.w	80046fe <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800457e:	4a68      	ldr	r2, [pc, #416]	@ (8004720 <HAL_GPIO_DeInit+0x1c8>)
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	3302      	adds	r3, #2
 8004586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800458a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	220f      	movs	r2, #15
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	4013      	ands	r3, r2
 800459e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80045a6:	d025      	beq.n	80045f4 <HAL_GPIO_DeInit+0x9c>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a5e      	ldr	r2, [pc, #376]	@ (8004724 <HAL_GPIO_DeInit+0x1cc>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d01f      	beq.n	80045f0 <HAL_GPIO_DeInit+0x98>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a5d      	ldr	r2, [pc, #372]	@ (8004728 <HAL_GPIO_DeInit+0x1d0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d019      	beq.n	80045ec <HAL_GPIO_DeInit+0x94>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a5c      	ldr	r2, [pc, #368]	@ (800472c <HAL_GPIO_DeInit+0x1d4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d013      	beq.n	80045e8 <HAL_GPIO_DeInit+0x90>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a5b      	ldr	r2, [pc, #364]	@ (8004730 <HAL_GPIO_DeInit+0x1d8>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d00d      	beq.n	80045e4 <HAL_GPIO_DeInit+0x8c>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a5a      	ldr	r2, [pc, #360]	@ (8004734 <HAL_GPIO_DeInit+0x1dc>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d007      	beq.n	80045e0 <HAL_GPIO_DeInit+0x88>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a59      	ldr	r2, [pc, #356]	@ (8004738 <HAL_GPIO_DeInit+0x1e0>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d101      	bne.n	80045dc <HAL_GPIO_DeInit+0x84>
 80045d8:	2306      	movs	r3, #6
 80045da:	e00c      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045dc:	2307      	movs	r3, #7
 80045de:	e00a      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045e0:	2305      	movs	r3, #5
 80045e2:	e008      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045e4:	2304      	movs	r3, #4
 80045e6:	e006      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045e8:	2303      	movs	r3, #3
 80045ea:	e004      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045ec:	2302      	movs	r3, #2
 80045ee:	e002      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045f0:	2301      	movs	r3, #1
 80045f2:	e000      	b.n	80045f6 <HAL_GPIO_DeInit+0x9e>
 80045f4:	2300      	movs	r3, #0
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	f002 0203 	and.w	r2, r2, #3
 80045fc:	0092      	lsls	r2, r2, #2
 80045fe:	4093      	lsls	r3, r2
 8004600:	68fa      	ldr	r2, [r7, #12]
 8004602:	429a      	cmp	r2, r3
 8004604:	d132      	bne.n	800466c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004606:	4b4d      	ldr	r3, [pc, #308]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	43db      	mvns	r3, r3
 800460e:	494b      	ldr	r1, [pc, #300]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 8004610:	4013      	ands	r3, r2
 8004612:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004614:	4b49      	ldr	r3, [pc, #292]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 8004616:	685a      	ldr	r2, [r3, #4]
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	43db      	mvns	r3, r3
 800461c:	4947      	ldr	r1, [pc, #284]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 800461e:	4013      	ands	r3, r2
 8004620:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004622:	4b46      	ldr	r3, [pc, #280]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 8004624:	68da      	ldr	r2, [r3, #12]
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	43db      	mvns	r3, r3
 800462a:	4944      	ldr	r1, [pc, #272]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 800462c:	4013      	ands	r3, r2
 800462e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004630:	4b42      	ldr	r3, [pc, #264]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	43db      	mvns	r3, r3
 8004638:	4940      	ldr	r1, [pc, #256]	@ (800473c <HAL_GPIO_DeInit+0x1e4>)
 800463a:	4013      	ands	r3, r2
 800463c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f003 0303 	and.w	r3, r3, #3
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	220f      	movs	r2, #15
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800464e:	4a34      	ldr	r2, [pc, #208]	@ (8004720 <HAL_GPIO_DeInit+0x1c8>)
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	089b      	lsrs	r3, r3, #2
 8004654:	3302      	adds	r3, #2
 8004656:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	43da      	mvns	r2, r3
 800465e:	4830      	ldr	r0, [pc, #192]	@ (8004720 <HAL_GPIO_DeInit+0x1c8>)
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	089b      	lsrs	r3, r3, #2
 8004664:	400a      	ands	r2, r1
 8004666:	3302      	adds	r3, #2
 8004668:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	2103      	movs	r1, #3
 8004676:	fa01 f303 	lsl.w	r3, r1, r3
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	08da      	lsrs	r2, r3, #3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3208      	adds	r2, #8
 8004688:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	220f      	movs	r2, #15
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	43db      	mvns	r3, r3
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	08d2      	lsrs	r2, r2, #3
 80046a0:	4019      	ands	r1, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	3208      	adds	r2, #8
 80046a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689a      	ldr	r2, [r3, #8]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	2103      	movs	r1, #3
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	43db      	mvns	r3, r3
 80046ba:	401a      	ands	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	2101      	movs	r1, #1
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	fa01 f303 	lsl.w	r3, r1, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	401a      	ands	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68da      	ldr	r2, [r3, #12]
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	2103      	movs	r1, #3
 80046de:	fa01 f303 	lsl.w	r3, r1, r3
 80046e2:	43db      	mvns	r3, r3
 80046e4:	401a      	ands	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ee:	2101      	movs	r1, #1
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	fa01 f303 	lsl.w	r3, r1, r3
 80046f6:	43db      	mvns	r3, r3
 80046f8:	401a      	ands	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	3301      	adds	r3, #1
 8004702:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	f47f af2b 	bne.w	8004568 <HAL_GPIO_DeInit+0x10>
  }
}
 8004712:	bf00      	nop
 8004714:	bf00      	nop
 8004716:	371c      	adds	r7, #28
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr
 8004720:	40010000 	.word	0x40010000
 8004724:	48000400 	.word	0x48000400
 8004728:	48000800 	.word	0x48000800
 800472c:	48000c00 	.word	0x48000c00
 8004730:	48001000 	.word	0x48001000
 8004734:	48001400 	.word	0x48001400
 8004738:	48001800 	.word	0x48001800
 800473c:	40010400 	.word	0x40010400

08004740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	807b      	strh	r3, [r7, #2]
 800474c:	4613      	mov	r3, r2
 800474e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004750:	787b      	ldrb	r3, [r7, #1]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004756:	887a      	ldrh	r2, [r7, #2]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800475c:	e002      	b.n	8004764 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800475e:	887a      	ldrh	r2, [r7, #2]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004782:	887a      	ldrh	r2, [r7, #2]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4013      	ands	r3, r2
 8004788:	041a      	lsls	r2, r3, #16
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	43d9      	mvns	r1, r3
 800478e:	887b      	ldrh	r3, [r7, #2]
 8004790:	400b      	ands	r3, r1
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	619a      	str	r2, [r3, #24]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80047a8:	4b04      	ldr	r3, [pc, #16]	@ (80047bc <HAL_PWREx_GetVoltageRange+0x18>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40007000 	.word	0x40007000

080047c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047ce:	d130      	bne.n	8004832 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80047d0:	4b23      	ldr	r3, [pc, #140]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047dc:	d038      	beq.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047de:	4b20      	ldr	r3, [pc, #128]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004864 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2232      	movs	r2, #50	@ 0x32
 80047f4:	fb02 f303 	mul.w	r3, r2, r3
 80047f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004868 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80047fa:	fba2 2303 	umull	r2, r3, r2, r3
 80047fe:	0c9b      	lsrs	r3, r3, #18
 8004800:	3301      	adds	r3, #1
 8004802:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004804:	e002      	b.n	800480c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	3b01      	subs	r3, #1
 800480a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800480c:	4b14      	ldr	r3, [pc, #80]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004818:	d102      	bne.n	8004820 <HAL_PWREx_ControlVoltageScaling+0x60>
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d1f2      	bne.n	8004806 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004820:	4b0f      	ldr	r3, [pc, #60]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800482c:	d110      	bne.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e00f      	b.n	8004852 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004832:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800483a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483e:	d007      	beq.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004840:	4b07      	ldr	r3, [pc, #28]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004848:	4a05      	ldr	r2, [pc, #20]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800484a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800484e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	40007000 	.word	0x40007000
 8004864:	20000000 	.word	0x20000000
 8004868:	431bde83 	.word	0x431bde83

0800486c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e3ca      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800487e:	4b97      	ldr	r3, [pc, #604]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 030c 	and.w	r3, r3, #12
 8004886:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004888:	4b94      	ldr	r3, [pc, #592]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f003 0303 	and.w	r3, r3, #3
 8004890:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0310 	and.w	r3, r3, #16
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 80e4 	beq.w	8004a68 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d007      	beq.n	80048b6 <HAL_RCC_OscConfig+0x4a>
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	2b0c      	cmp	r3, #12
 80048aa:	f040 808b 	bne.w	80049c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	f040 8087 	bne.w	80049c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048b6:	4b89      	ldr	r3, [pc, #548]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d005      	beq.n	80048ce <HAL_RCC_OscConfig+0x62>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e3a2      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1a      	ldr	r2, [r3, #32]
 80048d2:	4b82      	ldr	r3, [pc, #520]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d004      	beq.n	80048e8 <HAL_RCC_OscConfig+0x7c>
 80048de:	4b7f      	ldr	r3, [pc, #508]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048e6:	e005      	b.n	80048f4 <HAL_RCC_OscConfig+0x88>
 80048e8:	4b7c      	ldr	r3, [pc, #496]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80048ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ee:	091b      	lsrs	r3, r3, #4
 80048f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d223      	bcs.n	8004940 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fd55 	bl	80053ac <RCC_SetFlashLatencyFromMSIRange>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e383      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800490c:	4b73      	ldr	r3, [pc, #460]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a72      	ldr	r2, [pc, #456]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004912:	f043 0308 	orr.w	r3, r3, #8
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	4b70      	ldr	r3, [pc, #448]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	496d      	ldr	r1, [pc, #436]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800492a:	4b6c      	ldr	r3, [pc, #432]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	69db      	ldr	r3, [r3, #28]
 8004936:	021b      	lsls	r3, r3, #8
 8004938:	4968      	ldr	r1, [pc, #416]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800493a:	4313      	orrs	r3, r2
 800493c:	604b      	str	r3, [r1, #4]
 800493e:	e025      	b.n	800498c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004940:	4b66      	ldr	r3, [pc, #408]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a65      	ldr	r2, [pc, #404]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004946:	f043 0308 	orr.w	r3, r3, #8
 800494a:	6013      	str	r3, [r2, #0]
 800494c:	4b63      	ldr	r3, [pc, #396]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a1b      	ldr	r3, [r3, #32]
 8004958:	4960      	ldr	r1, [pc, #384]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800495a:	4313      	orrs	r3, r2
 800495c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800495e:	4b5f      	ldr	r3, [pc, #380]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	495b      	ldr	r1, [pc, #364]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 800496e:	4313      	orrs	r3, r2
 8004970:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d109      	bne.n	800498c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	4618      	mov	r0, r3
 800497e:	f000 fd15 	bl	80053ac <RCC_SetFlashLatencyFromMSIRange>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e343      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800498c:	f000 fc4a 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8004990:	4602      	mov	r2, r0
 8004992:	4b52      	ldr	r3, [pc, #328]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	091b      	lsrs	r3, r3, #4
 8004998:	f003 030f 	and.w	r3, r3, #15
 800499c:	4950      	ldr	r1, [pc, #320]	@ (8004ae0 <HAL_RCC_OscConfig+0x274>)
 800499e:	5ccb      	ldrb	r3, [r1, r3]
 80049a0:	f003 031f 	and.w	r3, r3, #31
 80049a4:	fa22 f303 	lsr.w	r3, r2, r3
 80049a8:	4a4e      	ldr	r2, [pc, #312]	@ (8004ae4 <HAL_RCC_OscConfig+0x278>)
 80049aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049ac:	4b4e      	ldr	r3, [pc, #312]	@ (8004ae8 <HAL_RCC_OscConfig+0x27c>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff f9c5 	bl	8003d40 <HAL_InitTick>
 80049b6:	4603      	mov	r3, r0
 80049b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d052      	beq.n	8004a66 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	e327      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d032      	beq.n	8004a32 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049cc:	4b43      	ldr	r3, [pc, #268]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a42      	ldr	r2, [pc, #264]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80049d2:	f043 0301 	orr.w	r3, r3, #1
 80049d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049d8:	f7ff fa02 	bl	8003de0 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049e0:	f7ff f9fe 	bl	8003de0 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e310      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049f2:	4b3a      	ldr	r3, [pc, #232]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f0      	beq.n	80049e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049fe:	4b37      	ldr	r3, [pc, #220]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a36      	ldr	r2, [pc, #216]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a04:	f043 0308 	orr.w	r3, r3, #8
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	4b34      	ldr	r3, [pc, #208]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	4931      	ldr	r1, [pc, #196]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	021b      	lsls	r3, r3, #8
 8004a2a:	492c      	ldr	r1, [pc, #176]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	604b      	str	r3, [r1, #4]
 8004a30:	e01a      	b.n	8004a68 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a32:	4b2a      	ldr	r3, [pc, #168]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a29      	ldr	r2, [pc, #164]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a3e:	f7ff f9cf 	bl	8003de0 <HAL_GetTick>
 8004a42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a44:	e008      	b.n	8004a58 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a46:	f7ff f9cb 	bl	8003de0 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e2dd      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a58:	4b20      	ldr	r3, [pc, #128]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1f0      	bne.n	8004a46 <HAL_RCC_OscConfig+0x1da>
 8004a64:	e000      	b.n	8004a68 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a66:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d074      	beq.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	2b08      	cmp	r3, #8
 8004a78:	d005      	beq.n	8004a86 <HAL_RCC_OscConfig+0x21a>
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	2b0c      	cmp	r3, #12
 8004a7e:	d10e      	bne.n	8004a9e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d10b      	bne.n	8004a9e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d064      	beq.n	8004b5c <HAL_RCC_OscConfig+0x2f0>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d160      	bne.n	8004b5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e2ba      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa6:	d106      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x24a>
 8004aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a0b      	ldr	r2, [pc, #44]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004aae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	e026      	b.n	8004b04 <HAL_RCC_OscConfig+0x298>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004abe:	d115      	bne.n	8004aec <HAL_RCC_OscConfig+0x280>
 8004ac0:	4b06      	ldr	r3, [pc, #24]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a05      	ldr	r2, [pc, #20]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004ac6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	4b03      	ldr	r3, [pc, #12]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a02      	ldr	r2, [pc, #8]	@ (8004adc <HAL_RCC_OscConfig+0x270>)
 8004ad2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ad6:	6013      	str	r3, [r2, #0]
 8004ad8:	e014      	b.n	8004b04 <HAL_RCC_OscConfig+0x298>
 8004ada:	bf00      	nop
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	0800c9d8 	.word	0x0800c9d8
 8004ae4:	20000000 	.word	0x20000000
 8004ae8:	20000020 	.word	0x20000020
 8004aec:	4ba0      	ldr	r3, [pc, #640]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a9f      	ldr	r2, [pc, #636]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004af6:	6013      	str	r3, [r2, #0]
 8004af8:	4b9d      	ldr	r3, [pc, #628]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a9c      	ldr	r2, [pc, #624]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d013      	beq.n	8004b34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b0c:	f7ff f968 	bl	8003de0 <HAL_GetTick>
 8004b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b14:	f7ff f964 	bl	8003de0 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b64      	cmp	r3, #100	@ 0x64
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e276      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b26:	4b92      	ldr	r3, [pc, #584]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d0f0      	beq.n	8004b14 <HAL_RCC_OscConfig+0x2a8>
 8004b32:	e014      	b.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b34:	f7ff f954 	bl	8003de0 <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b3c:	f7ff f950 	bl	8003de0 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b64      	cmp	r3, #100	@ 0x64
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e262      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b4e:	4b88      	ldr	r3, [pc, #544]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d1f0      	bne.n	8004b3c <HAL_RCC_OscConfig+0x2d0>
 8004b5a:	e000      	b.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d060      	beq.n	8004c2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b6a:	69bb      	ldr	r3, [r7, #24]
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d005      	beq.n	8004b7c <HAL_RCC_OscConfig+0x310>
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	2b0c      	cmp	r3, #12
 8004b74:	d119      	bne.n	8004baa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d116      	bne.n	8004baa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b7c:	4b7c      	ldr	r3, [pc, #496]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d005      	beq.n	8004b94 <HAL_RCC_OscConfig+0x328>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d101      	bne.n	8004b94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e23f      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b94:	4b76      	ldr	r3, [pc, #472]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	061b      	lsls	r3, r3, #24
 8004ba2:	4973      	ldr	r1, [pc, #460]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ba8:	e040      	b.n	8004c2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d023      	beq.n	8004bfa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bb2:	4b6f      	ldr	r3, [pc, #444]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a6e      	ldr	r2, [pc, #440]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbe:	f7ff f90f 	bl	8003de0 <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bc6:	f7ff f90b 	bl	8003de0 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e21d      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bd8:	4b65      	ldr	r3, [pc, #404]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d0f0      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be4:	4b62      	ldr	r3, [pc, #392]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	061b      	lsls	r3, r3, #24
 8004bf2:	495f      	ldr	r1, [pc, #380]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	604b      	str	r3, [r1, #4]
 8004bf8:	e018      	b.n	8004c2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c06:	f7ff f8eb 	bl	8003de0 <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c0c:	e008      	b.n	8004c20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c0e:	f7ff f8e7 	bl	8003de0 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d901      	bls.n	8004c20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e1f9      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c20:	4b53      	ldr	r3, [pc, #332]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1f0      	bne.n	8004c0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0308 	and.w	r3, r3, #8
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d03c      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d01c      	beq.n	8004c7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c40:	4b4b      	ldr	r3, [pc, #300]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c46:	4a4a      	ldr	r2, [pc, #296]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c48:	f043 0301 	orr.w	r3, r3, #1
 8004c4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c50:	f7ff f8c6 	bl	8003de0 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c58:	f7ff f8c2 	bl	8003de0 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e1d4      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c6a:	4b41      	ldr	r3, [pc, #260]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d0ef      	beq.n	8004c58 <HAL_RCC_OscConfig+0x3ec>
 8004c78:	e01b      	b.n	8004cb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c80:	4a3b      	ldr	r2, [pc, #236]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004c82:	f023 0301 	bic.w	r3, r3, #1
 8004c86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8a:	f7ff f8a9 	bl	8003de0 <HAL_GetTick>
 8004c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c90:	e008      	b.n	8004ca4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c92:	f7ff f8a5 	bl	8003de0 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e1b7      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ca4:	4b32      	ldr	r3, [pc, #200]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1ef      	bne.n	8004c92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0304 	and.w	r3, r3, #4
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	f000 80a6 	beq.w	8004e0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10d      	bne.n	8004cec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cd0:	4b27      	ldr	r3, [pc, #156]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd4:	4a26      	ldr	r2, [pc, #152]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cdc:	4b24      	ldr	r3, [pc, #144]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cec:	4b21      	ldr	r3, [pc, #132]	@ (8004d74 <HAL_RCC_OscConfig+0x508>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d118      	bne.n	8004d2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8004d74 <HAL_RCC_OscConfig+0x508>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d74 <HAL_RCC_OscConfig+0x508>)
 8004cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d04:	f7ff f86c 	bl	8003de0 <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d0a:	e008      	b.n	8004d1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d0c:	f7ff f868 	bl	8003de0 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d901      	bls.n	8004d1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e17a      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d1e:	4b15      	ldr	r3, [pc, #84]	@ (8004d74 <HAL_RCC_OscConfig+0x508>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d0f0      	beq.n	8004d0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d108      	bne.n	8004d44 <HAL_RCC_OscConfig+0x4d8>
 8004d32:	4b0f      	ldr	r3, [pc, #60]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d38:	4a0d      	ldr	r2, [pc, #52]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d3a:	f043 0301 	orr.w	r3, r3, #1
 8004d3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d42:	e029      	b.n	8004d98 <HAL_RCC_OscConfig+0x52c>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b05      	cmp	r3, #5
 8004d4a:	d115      	bne.n	8004d78 <HAL_RCC_OscConfig+0x50c>
 8004d4c:	4b08      	ldr	r3, [pc, #32]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d52:	4a07      	ldr	r2, [pc, #28]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d54:	f043 0304 	orr.w	r3, r3, #4
 8004d58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d5c:	4b04      	ldr	r3, [pc, #16]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d62:	4a03      	ldr	r2, [pc, #12]	@ (8004d70 <HAL_RCC_OscConfig+0x504>)
 8004d64:	f043 0301 	orr.w	r3, r3, #1
 8004d68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d6c:	e014      	b.n	8004d98 <HAL_RCC_OscConfig+0x52c>
 8004d6e:	bf00      	nop
 8004d70:	40021000 	.word	0x40021000
 8004d74:	40007000 	.word	0x40007000
 8004d78:	4b9c      	ldr	r3, [pc, #624]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7e:	4a9b      	ldr	r2, [pc, #620]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004d80:	f023 0301 	bic.w	r3, r3, #1
 8004d84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d88:	4b98      	ldr	r3, [pc, #608]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8e:	4a97      	ldr	r2, [pc, #604]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004d90:	f023 0304 	bic.w	r3, r3, #4
 8004d94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d016      	beq.n	8004dce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da0:	f7ff f81e 	bl	8003de0 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004da8:	f7ff f81a 	bl	8003de0 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e12a      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dbe:	4b8b      	ldr	r3, [pc, #556]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d0ed      	beq.n	8004da8 <HAL_RCC_OscConfig+0x53c>
 8004dcc:	e015      	b.n	8004dfa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dce:	f7ff f807 	bl	8003de0 <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dd4:	e00a      	b.n	8004dec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dd6:	f7ff f803 	bl	8003de0 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e113      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004dec:	4b7f      	ldr	r3, [pc, #508]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1ed      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dfa:	7ffb      	ldrb	r3, [r7, #31]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d105      	bne.n	8004e0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e00:	4b7a      	ldr	r3, [pc, #488]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e04:	4a79      	ldr	r2, [pc, #484]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004e06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e0a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 80fe 	beq.w	8005012 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	f040 80d0 	bne.w	8004fc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e20:	4b72      	ldr	r3, [pc, #456]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f003 0203 	and.w	r2, r3, #3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d130      	bne.n	8004e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d127      	bne.n	8004e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d11f      	bne.n	8004e96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e60:	2a07      	cmp	r2, #7
 8004e62:	bf14      	ite	ne
 8004e64:	2201      	movne	r2, #1
 8004e66:	2200      	moveq	r2, #0
 8004e68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d113      	bne.n	8004e96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e78:	085b      	lsrs	r3, r3, #1
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d109      	bne.n	8004e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8c:	085b      	lsrs	r3, r3, #1
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d06e      	beq.n	8004f74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	2b0c      	cmp	r3, #12
 8004e9a:	d069      	beq.n	8004f70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e9c:	4b53      	ldr	r3, [pc, #332]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d105      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ea8:	4b50      	ldr	r3, [pc, #320]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e0ad      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004eb8:	4b4c      	ldr	r3, [pc, #304]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a4b      	ldr	r2, [pc, #300]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004ebe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ec2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ec4:	f7fe ff8c 	bl	8003de0 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ecc:	f7fe ff88 	bl	8003de0 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e09a      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ede:	4b43      	ldr	r3, [pc, #268]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1f0      	bne.n	8004ecc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eea:	4b40      	ldr	r3, [pc, #256]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	4b40      	ldr	r3, [pc, #256]	@ (8004ff0 <HAL_RCC_OscConfig+0x784>)
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004efa:	3a01      	subs	r2, #1
 8004efc:	0112      	lsls	r2, r2, #4
 8004efe:	4311      	orrs	r1, r2
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f04:	0212      	lsls	r2, r2, #8
 8004f06:	4311      	orrs	r1, r2
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f0c:	0852      	lsrs	r2, r2, #1
 8004f0e:	3a01      	subs	r2, #1
 8004f10:	0552      	lsls	r2, r2, #21
 8004f12:	4311      	orrs	r1, r2
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f18:	0852      	lsrs	r2, r2, #1
 8004f1a:	3a01      	subs	r2, #1
 8004f1c:	0652      	lsls	r2, r2, #25
 8004f1e:	4311      	orrs	r1, r2
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f24:	0912      	lsrs	r2, r2, #4
 8004f26:	0452      	lsls	r2, r2, #17
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	4930      	ldr	r1, [pc, #192]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f30:	4b2e      	ldr	r3, [pc, #184]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a2d      	ldr	r2, [pc, #180]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	4a2a      	ldr	r2, [pc, #168]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f48:	f7fe ff4a 	bl	8003de0 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f50:	f7fe ff46 	bl	8003de0 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e058      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f62:	4b22      	ldr	r3, [pc, #136]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f0      	beq.n	8004f50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f6e:	e050      	b.n	8005012 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e04f      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f74:	4b1d      	ldr	r3, [pc, #116]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d148      	bne.n	8005012 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f80:	4b1a      	ldr	r3, [pc, #104]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a19      	ldr	r2, [pc, #100]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f8c:	4b17      	ldr	r3, [pc, #92]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4a16      	ldr	r2, [pc, #88]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f98:	f7fe ff22 	bl	8003de0 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa0:	f7fe ff1e 	bl	8003de0 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e030      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0f0      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x734>
 8004fbe:	e028      	b.n	8005012 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	2b0c      	cmp	r3, #12
 8004fc4:	d023      	beq.n	800500e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc6:	4b09      	ldr	r3, [pc, #36]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a08      	ldr	r2, [pc, #32]	@ (8004fec <HAL_RCC_OscConfig+0x780>)
 8004fcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd2:	f7fe ff05 	bl	8003de0 <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fd8:	e00c      	b.n	8004ff4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fda:	f7fe ff01 	bl	8003de0 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d905      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e013      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ff4:	4b09      	ldr	r3, [pc, #36]	@ (800501c <HAL_RCC_OscConfig+0x7b0>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1ec      	bne.n	8004fda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005000:	4b06      	ldr	r3, [pc, #24]	@ (800501c <HAL_RCC_OscConfig+0x7b0>)
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	4905      	ldr	r1, [pc, #20]	@ (800501c <HAL_RCC_OscConfig+0x7b0>)
 8005006:	4b06      	ldr	r3, [pc, #24]	@ (8005020 <HAL_RCC_OscConfig+0x7b4>)
 8005008:	4013      	ands	r3, r2
 800500a:	60cb      	str	r3, [r1, #12]
 800500c:	e001      	b.n	8005012 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3720      	adds	r7, #32
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	40021000 	.word	0x40021000
 8005020:	feeefffc 	.word	0xfeeefffc

08005024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d101      	bne.n	8005038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e0e7      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005038:	4b75      	ldr	r3, [pc, #468]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	429a      	cmp	r2, r3
 8005044:	d910      	bls.n	8005068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005046:	4b72      	ldr	r3, [pc, #456]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 0207 	bic.w	r2, r3, #7
 800504e:	4970      	ldr	r1, [pc, #448]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	4313      	orrs	r3, r2
 8005054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005056:	4b6e      	ldr	r3, [pc, #440]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	429a      	cmp	r2, r3
 8005062:	d001      	beq.n	8005068 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e0cf      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d010      	beq.n	8005096 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	4b66      	ldr	r3, [pc, #408]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005080:	429a      	cmp	r2, r3
 8005082:	d908      	bls.n	8005096 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005084:	4b63      	ldr	r3, [pc, #396]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	4960      	ldr	r1, [pc, #384]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 8005092:	4313      	orrs	r3, r2
 8005094:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d04c      	beq.n	800513c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	2b03      	cmp	r3, #3
 80050a8:	d107      	bne.n	80050ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d121      	bne.n	80050fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e0a6      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d107      	bne.n	80050d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050c2:	4b54      	ldr	r3, [pc, #336]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d115      	bne.n	80050fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e09a      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d107      	bne.n	80050ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050da:	4b4e      	ldr	r3, [pc, #312]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d109      	bne.n	80050fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e08e      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e086      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80050fa:	4b46      	ldr	r3, [pc, #280]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f023 0203 	bic.w	r2, r3, #3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	4943      	ldr	r1, [pc, #268]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 8005108:	4313      	orrs	r3, r2
 800510a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800510c:	f7fe fe68 	bl	8003de0 <HAL_GetTick>
 8005110:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005112:	e00a      	b.n	800512a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005114:	f7fe fe64 	bl	8003de0 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005122:	4293      	cmp	r3, r2
 8005124:	d901      	bls.n	800512a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e06e      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512a:	4b3a      	ldr	r3, [pc, #232]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 020c 	and.w	r2, r3, #12
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	429a      	cmp	r2, r3
 800513a:	d1eb      	bne.n	8005114 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b00      	cmp	r3, #0
 8005146:	d010      	beq.n	800516a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	4b31      	ldr	r3, [pc, #196]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005154:	429a      	cmp	r2, r3
 8005156:	d208      	bcs.n	800516a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005158:	4b2e      	ldr	r3, [pc, #184]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	492b      	ldr	r1, [pc, #172]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 8005166:	4313      	orrs	r3, r2
 8005168:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800516a:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0307 	and.w	r3, r3, #7
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	429a      	cmp	r2, r3
 8005176:	d210      	bcs.n	800519a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005178:	4b25      	ldr	r3, [pc, #148]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f023 0207 	bic.w	r2, r3, #7
 8005180:	4923      	ldr	r1, [pc, #140]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	4313      	orrs	r3, r2
 8005186:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005188:	4b21      	ldr	r3, [pc, #132]	@ (8005210 <HAL_RCC_ClockConfig+0x1ec>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0307 	and.w	r3, r3, #7
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d001      	beq.n	800519a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e036      	b.n	8005208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0304 	and.w	r3, r3, #4
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d008      	beq.n	80051b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	4918      	ldr	r1, [pc, #96]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0308 	and.w	r3, r3, #8
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d009      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051c4:	4b13      	ldr	r3, [pc, #76]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	4910      	ldr	r1, [pc, #64]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051d8:	f000 f824 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 80051dc:	4602      	mov	r2, r0
 80051de:	4b0d      	ldr	r3, [pc, #52]	@ (8005214 <HAL_RCC_ClockConfig+0x1f0>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	091b      	lsrs	r3, r3, #4
 80051e4:	f003 030f 	and.w	r3, r3, #15
 80051e8:	490b      	ldr	r1, [pc, #44]	@ (8005218 <HAL_RCC_ClockConfig+0x1f4>)
 80051ea:	5ccb      	ldrb	r3, [r1, r3]
 80051ec:	f003 031f 	and.w	r3, r3, #31
 80051f0:	fa22 f303 	lsr.w	r3, r2, r3
 80051f4:	4a09      	ldr	r2, [pc, #36]	@ (800521c <HAL_RCC_ClockConfig+0x1f8>)
 80051f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051f8:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <HAL_RCC_ClockConfig+0x1fc>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7fe fd9f 	bl	8003d40 <HAL_InitTick>
 8005202:	4603      	mov	r3, r0
 8005204:	72fb      	strb	r3, [r7, #11]

  return status;
 8005206:	7afb      	ldrb	r3, [r7, #11]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40022000 	.word	0x40022000
 8005214:	40021000 	.word	0x40021000
 8005218:	0800c9d8 	.word	0x0800c9d8
 800521c:	20000000 	.word	0x20000000
 8005220:	20000020 	.word	0x20000020

08005224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005224:	b480      	push	{r7}
 8005226:	b089      	sub	sp, #36	@ 0x24
 8005228:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	61fb      	str	r3, [r7, #28]
 800522e:	2300      	movs	r3, #0
 8005230:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005232:	4b3e      	ldr	r3, [pc, #248]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 030c 	and.w	r3, r3, #12
 800523a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800523c:	4b3b      	ldr	r3, [pc, #236]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0303 	and.w	r3, r3, #3
 8005244:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d005      	beq.n	8005258 <HAL_RCC_GetSysClockFreq+0x34>
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	2b0c      	cmp	r3, #12
 8005250:	d121      	bne.n	8005296 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d11e      	bne.n	8005296 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005258:	4b34      	ldr	r3, [pc, #208]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0308 	and.w	r3, r3, #8
 8005260:	2b00      	cmp	r3, #0
 8005262:	d107      	bne.n	8005274 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005264:	4b31      	ldr	r3, [pc, #196]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 8005266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800526a:	0a1b      	lsrs	r3, r3, #8
 800526c:	f003 030f 	and.w	r3, r3, #15
 8005270:	61fb      	str	r3, [r7, #28]
 8005272:	e005      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005274:	4b2d      	ldr	r3, [pc, #180]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	091b      	lsrs	r3, r3, #4
 800527a:	f003 030f 	and.w	r3, r3, #15
 800527e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005280:	4a2b      	ldr	r2, [pc, #172]	@ (8005330 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005288:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10d      	bne.n	80052ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005294:	e00a      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b04      	cmp	r3, #4
 800529a:	d102      	bne.n	80052a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800529c:	4b25      	ldr	r3, [pc, #148]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x110>)
 800529e:	61bb      	str	r3, [r7, #24]
 80052a0:	e004      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d101      	bne.n	80052ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052a8:	4b23      	ldr	r3, [pc, #140]	@ (8005338 <HAL_RCC_GetSysClockFreq+0x114>)
 80052aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	2b0c      	cmp	r3, #12
 80052b0:	d134      	bne.n	800531c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052b2:	4b1e      	ldr	r3, [pc, #120]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d003      	beq.n	80052ca <HAL_RCC_GetSysClockFreq+0xa6>
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d003      	beq.n	80052d0 <HAL_RCC_GetSysClockFreq+0xac>
 80052c8:	e005      	b.n	80052d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80052ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x110>)
 80052cc:	617b      	str	r3, [r7, #20]
      break;
 80052ce:	e005      	b.n	80052dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80052d0:	4b19      	ldr	r3, [pc, #100]	@ (8005338 <HAL_RCC_GetSysClockFreq+0x114>)
 80052d2:	617b      	str	r3, [r7, #20]
      break;
 80052d4:	e002      	b.n	80052dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	617b      	str	r3, [r7, #20]
      break;
 80052da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052dc:	4b13      	ldr	r3, [pc, #76]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	091b      	lsrs	r3, r3, #4
 80052e2:	f003 0307 	and.w	r3, r3, #7
 80052e6:	3301      	adds	r3, #1
 80052e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80052ea:	4b10      	ldr	r3, [pc, #64]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	0a1b      	lsrs	r3, r3, #8
 80052f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	fb03 f202 	mul.w	r2, r3, r2
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005300:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005302:	4b0a      	ldr	r3, [pc, #40]	@ (800532c <HAL_RCC_GetSysClockFreq+0x108>)
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	0e5b      	lsrs	r3, r3, #25
 8005308:	f003 0303 	and.w	r3, r3, #3
 800530c:	3301      	adds	r3, #1
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	fbb2 f3f3 	udiv	r3, r2, r3
 800531a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800531c:	69bb      	ldr	r3, [r7, #24]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3724      	adds	r7, #36	@ 0x24
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40021000 	.word	0x40021000
 8005330:	0800c9f0 	.word	0x0800c9f0
 8005334:	00f42400 	.word	0x00f42400
 8005338:	007a1200 	.word	0x007a1200

0800533c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005340:	4b03      	ldr	r3, [pc, #12]	@ (8005350 <HAL_RCC_GetHCLKFreq+0x14>)
 8005342:	681b      	ldr	r3, [r3, #0]
}
 8005344:	4618      	mov	r0, r3
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	20000000 	.word	0x20000000

08005354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005358:	f7ff fff0 	bl	800533c <HAL_RCC_GetHCLKFreq>
 800535c:	4602      	mov	r2, r0
 800535e:	4b06      	ldr	r3, [pc, #24]	@ (8005378 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	0a1b      	lsrs	r3, r3, #8
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	4904      	ldr	r1, [pc, #16]	@ (800537c <HAL_RCC_GetPCLK1Freq+0x28>)
 800536a:	5ccb      	ldrb	r3, [r1, r3]
 800536c:	f003 031f 	and.w	r3, r3, #31
 8005370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005374:	4618      	mov	r0, r3
 8005376:	bd80      	pop	{r7, pc}
 8005378:	40021000 	.word	0x40021000
 800537c:	0800c9e8 	.word	0x0800c9e8

08005380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005384:	f7ff ffda 	bl	800533c <HAL_RCC_GetHCLKFreq>
 8005388:	4602      	mov	r2, r0
 800538a:	4b06      	ldr	r3, [pc, #24]	@ (80053a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	0adb      	lsrs	r3, r3, #11
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	4904      	ldr	r1, [pc, #16]	@ (80053a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005396:	5ccb      	ldrb	r3, [r1, r3]
 8005398:	f003 031f 	and.w	r3, r3, #31
 800539c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	40021000 	.word	0x40021000
 80053a8:	0800c9e8 	.word	0x0800c9e8

080053ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80053b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d003      	beq.n	80053cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80053c4:	f7ff f9ee 	bl	80047a4 <HAL_PWREx_GetVoltageRange>
 80053c8:	6178      	str	r0, [r7, #20]
 80053ca:	e014      	b.n	80053f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80053cc:	4b25      	ldr	r3, [pc, #148]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053d0:	4a24      	ldr	r2, [pc, #144]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80053d8:	4b22      	ldr	r3, [pc, #136]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80053e4:	f7ff f9de 	bl	80047a4 <HAL_PWREx_GetVoltageRange>
 80053e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80053ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80053f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053fc:	d10b      	bne.n	8005416 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b80      	cmp	r3, #128	@ 0x80
 8005402:	d919      	bls.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2ba0      	cmp	r3, #160	@ 0xa0
 8005408:	d902      	bls.n	8005410 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800540a:	2302      	movs	r3, #2
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	e013      	b.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005410:	2301      	movs	r3, #1
 8005412:	613b      	str	r3, [r7, #16]
 8005414:	e010      	b.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b80      	cmp	r3, #128	@ 0x80
 800541a:	d902      	bls.n	8005422 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800541c:	2303      	movs	r3, #3
 800541e:	613b      	str	r3, [r7, #16]
 8005420:	e00a      	b.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2b80      	cmp	r3, #128	@ 0x80
 8005426:	d102      	bne.n	800542e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005428:	2302      	movs	r3, #2
 800542a:	613b      	str	r3, [r7, #16]
 800542c:	e004      	b.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b70      	cmp	r3, #112	@ 0x70
 8005432:	d101      	bne.n	8005438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005434:	2301      	movs	r3, #1
 8005436:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005438:	4b0b      	ldr	r3, [pc, #44]	@ (8005468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f023 0207 	bic.w	r2, r3, #7
 8005440:	4909      	ldr	r1, [pc, #36]	@ (8005468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	4313      	orrs	r3, r2
 8005446:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005448:	4b07      	ldr	r3, [pc, #28]	@ (8005468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	429a      	cmp	r2, r3
 8005454:	d001      	beq.n	800545a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	40021000 	.word	0x40021000
 8005468:	40022000 	.word	0x40022000

0800546c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b086      	sub	sp, #24
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005474:	2300      	movs	r3, #0
 8005476:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005478:	2300      	movs	r3, #0
 800547a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005484:	2b00      	cmp	r3, #0
 8005486:	d041      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800548c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005490:	d02a      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005492:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005496:	d824      	bhi.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005498:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800549c:	d008      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800549e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80054a2:	d81e      	bhi.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00a      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80054a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054ac:	d010      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80054ae:	e018      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054b0:	4b86      	ldr	r3, [pc, #536]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	4a85      	ldr	r2, [pc, #532]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054bc:	e015      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	3304      	adds	r3, #4
 80054c2:	2100      	movs	r1, #0
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 fabb 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 80054ca:	4603      	mov	r3, r0
 80054cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054ce:	e00c      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3320      	adds	r3, #32
 80054d4:	2100      	movs	r1, #0
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 fba6 	bl	8005c28 <RCCEx_PLLSAI2_Config>
 80054dc:	4603      	mov	r3, r0
 80054de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80054e0:	e003      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	74fb      	strb	r3, [r7, #19]
      break;
 80054e6:	e000      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80054e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ea:	7cfb      	ldrb	r3, [r7, #19]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10b      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80054f0:	4b76      	ldr	r3, [pc, #472]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054fe:	4973      	ldr	r1, [pc, #460]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005506:	e001      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005508:	7cfb      	ldrb	r3, [r7, #19]
 800550a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d041      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800551c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005520:	d02a      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005522:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005526:	d824      	bhi.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005528:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800552c:	d008      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800552e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005532:	d81e      	bhi.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800553c:	d010      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800553e:	e018      	b.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005540:	4b62      	ldr	r3, [pc, #392]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	4a61      	ldr	r2, [pc, #388]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800554a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800554c:	e015      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	3304      	adds	r3, #4
 8005552:	2100      	movs	r1, #0
 8005554:	4618      	mov	r0, r3
 8005556:	f000 fa73 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 800555a:	4603      	mov	r3, r0
 800555c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800555e:	e00c      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	3320      	adds	r3, #32
 8005564:	2100      	movs	r1, #0
 8005566:	4618      	mov	r0, r3
 8005568:	f000 fb5e 	bl	8005c28 <RCCEx_PLLSAI2_Config>
 800556c:	4603      	mov	r3, r0
 800556e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005570:	e003      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	74fb      	strb	r3, [r7, #19]
      break;
 8005576:	e000      	b.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005578:	bf00      	nop
    }

    if(ret == HAL_OK)
 800557a:	7cfb      	ldrb	r3, [r7, #19]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d10b      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005580:	4b52      	ldr	r3, [pc, #328]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005586:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800558e:	494f      	ldr	r1, [pc, #316]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005596:	e001      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005598:	7cfb      	ldrb	r3, [r7, #19]
 800559a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 80a0 	beq.w	80056ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055aa:	2300      	movs	r3, #0
 80055ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055ae:	4b47      	ldr	r3, [pc, #284]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80055be:	2300      	movs	r3, #0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00d      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055c4:	4b41      	ldr	r3, [pc, #260]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c8:	4a40      	ldr	r2, [pc, #256]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80055d0:	4b3e      	ldr	r3, [pc, #248]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	60bb      	str	r3, [r7, #8]
 80055da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055dc:	2301      	movs	r3, #1
 80055de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e0:	4b3b      	ldr	r3, [pc, #236]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a3a      	ldr	r2, [pc, #232]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80055e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ec:	f7fe fbf8 	bl	8003de0 <HAL_GetTick>
 80055f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055f2:	e009      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055f4:	f7fe fbf4 	bl	8003de0 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d902      	bls.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	74fb      	strb	r3, [r7, #19]
        break;
 8005606:	e005      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005608:	4b31      	ldr	r3, [pc, #196]	@ (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0ef      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005614:	7cfb      	ldrb	r3, [r7, #19]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d15c      	bne.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800561a:	4b2c      	ldr	r3, [pc, #176]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800561c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005620:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005624:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01f      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	429a      	cmp	r2, r3
 8005636:	d019      	beq.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005638:	4b24      	ldr	r3, [pc, #144]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800563e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005642:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005644:	4b21      	ldr	r3, [pc, #132]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800564a:	4a20      	ldr	r2, [pc, #128]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800564c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005654:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800565a:	4a1c      	ldr	r2, [pc, #112]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800565c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005664:	4a19      	ldr	r2, [pc, #100]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d016      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005676:	f7fe fbb3 	bl	8003de0 <HAL_GetTick>
 800567a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800567c:	e00b      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800567e:	f7fe fbaf 	bl	8003de0 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800568c:	4293      	cmp	r3, r2
 800568e:	d902      	bls.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	74fb      	strb	r3, [r7, #19]
            break;
 8005694:	e006      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005696:	4b0d      	ldr	r3, [pc, #52]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d0ec      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80056a4:	7cfb      	ldrb	r3, [r7, #19]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10c      	bne.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056aa:	4b08      	ldr	r3, [pc, #32]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056ba:	4904      	ldr	r1, [pc, #16]	@ (80056cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80056c2:	e009      	b.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056c4:	7cfb      	ldrb	r3, [r7, #19]
 80056c6:	74bb      	strb	r3, [r7, #18]
 80056c8:	e006      	b.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80056ca:	bf00      	nop
 80056cc:	40021000 	.word	0x40021000
 80056d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d4:	7cfb      	ldrb	r3, [r7, #19]
 80056d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056d8:	7c7b      	ldrb	r3, [r7, #17]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d105      	bne.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056de:	4b9e      	ldr	r3, [pc, #632]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056e2:	4a9d      	ldr	r2, [pc, #628]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056f6:	4b98      	ldr	r3, [pc, #608]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fc:	f023 0203 	bic.w	r2, r3, #3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005704:	4994      	ldr	r1, [pc, #592]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005718:	4b8f      	ldr	r3, [pc, #572]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571e:	f023 020c 	bic.w	r2, r3, #12
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005726:	498c      	ldr	r1, [pc, #560]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800573a:	4b87      	ldr	r3, [pc, #540]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800573c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005740:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005748:	4983      	ldr	r1, [pc, #524]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800575c:	4b7e      	ldr	r3, [pc, #504]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005762:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576a:	497b      	ldr	r1, [pc, #492]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0310 	and.w	r3, r3, #16
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00a      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800577e:	4b76      	ldr	r3, [pc, #472]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005784:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800578c:	4972      	ldr	r1, [pc, #456]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800578e:	4313      	orrs	r3, r2
 8005790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057a0:	4b6d      	ldr	r3, [pc, #436]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ae:	496a      	ldr	r1, [pc, #424]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057c2:	4b65      	ldr	r3, [pc, #404]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d0:	4961      	ldr	r1, [pc, #388]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00a      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057e4:	4b5c      	ldr	r3, [pc, #368]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f2:	4959      	ldr	r1, [pc, #356]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005806:	4b54      	ldr	r3, [pc, #336]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005814:	4950      	ldr	r1, [pc, #320]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005816:	4313      	orrs	r3, r2
 8005818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00a      	beq.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005828:	4b4b      	ldr	r3, [pc, #300]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800582a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800582e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005836:	4948      	ldr	r1, [pc, #288]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005838:	4313      	orrs	r3, r2
 800583a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800584a:	4b43      	ldr	r3, [pc, #268]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800584c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005850:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005858:	493f      	ldr	r1, [pc, #252]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800585a:	4313      	orrs	r3, r2
 800585c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d028      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800586c:	4b3a      	ldr	r3, [pc, #232]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800586e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005872:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800587a:	4937      	ldr	r1, [pc, #220]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800587c:	4313      	orrs	r3, r2
 800587e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005886:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800588a:	d106      	bne.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800588c:	4b32      	ldr	r3, [pc, #200]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	4a31      	ldr	r2, [pc, #196]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005896:	60d3      	str	r3, [r2, #12]
 8005898:	e011      	b.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800589e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058a2:	d10c      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	3304      	adds	r3, #4
 80058a8:	2101      	movs	r1, #1
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 f8c8 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 80058b0:	4603      	mov	r3, r0
 80058b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058b4:	7cfb      	ldrb	r3, [r7, #19]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d001      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80058ba:	7cfb      	ldrb	r3, [r7, #19]
 80058bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d028      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80058ca:	4b23      	ldr	r3, [pc, #140]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d8:	491f      	ldr	r1, [pc, #124]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058e8:	d106      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058f4:	60d3      	str	r3, [r2, #12]
 80058f6:	e011      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005900:	d10c      	bne.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	3304      	adds	r3, #4
 8005906:	2101      	movs	r1, #1
 8005908:	4618      	mov	r0, r3
 800590a:	f000 f899 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 800590e:	4603      	mov	r3, r0
 8005910:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005912:	7cfb      	ldrb	r3, [r7, #19]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005918:	7cfb      	ldrb	r3, [r7, #19]
 800591a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d02b      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005928:	4b0b      	ldr	r3, [pc, #44]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005936:	4908      	ldr	r1, [pc, #32]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005938:	4313      	orrs	r3, r2
 800593a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005946:	d109      	bne.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005948:	4b03      	ldr	r3, [pc, #12]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	4a02      	ldr	r2, [pc, #8]	@ (8005958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005952:	60d3      	str	r3, [r2, #12]
 8005954:	e014      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005956:	bf00      	nop
 8005958:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005960:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005964:	d10c      	bne.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	3304      	adds	r3, #4
 800596a:	2101      	movs	r1, #1
 800596c:	4618      	mov	r0, r3
 800596e:	f000 f867 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 8005972:	4603      	mov	r3, r0
 8005974:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005976:	7cfb      	ldrb	r3, [r7, #19]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800597c:	7cfb      	ldrb	r3, [r7, #19]
 800597e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d02f      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800598c:	4b2b      	ldr	r3, [pc, #172]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800598e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005992:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800599a:	4928      	ldr	r1, [pc, #160]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800599c:	4313      	orrs	r3, r2
 800599e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059aa:	d10d      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3304      	adds	r3, #4
 80059b0:	2102      	movs	r1, #2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 f844 	bl	8005a40 <RCCEx_PLLSAI1_Config>
 80059b8:	4603      	mov	r3, r0
 80059ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059bc:	7cfb      	ldrb	r3, [r7, #19]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d014      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80059c2:	7cfb      	ldrb	r3, [r7, #19]
 80059c4:	74bb      	strb	r3, [r7, #18]
 80059c6:	e011      	b.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059d0:	d10c      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	3320      	adds	r3, #32
 80059d6:	2102      	movs	r1, #2
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 f925 	bl	8005c28 <RCCEx_PLLSAI2_Config>
 80059de:	4603      	mov	r3, r0
 80059e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059e2:	7cfb      	ldrb	r3, [r7, #19]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80059e8:	7cfb      	ldrb	r3, [r7, #19]
 80059ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059f8:	4b10      	ldr	r3, [pc, #64]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a06:	490d      	ldr	r1, [pc, #52]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a1a:	4b08      	ldr	r3, [pc, #32]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a2a:	4904      	ldr	r1, [pc, #16]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a32:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3718      	adds	r7, #24
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	40021000 	.word	0x40021000

08005a40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a4e:	4b75      	ldr	r3, [pc, #468]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	f003 0303 	and.w	r3, r3, #3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d018      	beq.n	8005a8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a5a:	4b72      	ldr	r3, [pc, #456]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f003 0203 	and.w	r2, r3, #3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d10d      	bne.n	8005a86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
       ||
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d009      	beq.n	8005a86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a72:	4b6c      	ldr	r3, [pc, #432]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	091b      	lsrs	r3, r3, #4
 8005a78:	f003 0307 	and.w	r3, r3, #7
 8005a7c:	1c5a      	adds	r2, r3, #1
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
       ||
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d047      	beq.n	8005b16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	73fb      	strb	r3, [r7, #15]
 8005a8a:	e044      	b.n	8005b16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d018      	beq.n	8005ac6 <RCCEx_PLLSAI1_Config+0x86>
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	d825      	bhi.n	8005ae4 <RCCEx_PLLSAI1_Config+0xa4>
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d002      	beq.n	8005aa2 <RCCEx_PLLSAI1_Config+0x62>
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d009      	beq.n	8005ab4 <RCCEx_PLLSAI1_Config+0x74>
 8005aa0:	e020      	b.n	8005ae4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005aa2:	4b60      	ldr	r3, [pc, #384]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0302 	and.w	r3, r3, #2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d11d      	bne.n	8005aea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ab2:	e01a      	b.n	8005aea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d116      	bne.n	8005aee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ac4:	e013      	b.n	8005aee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ac6:	4b57      	ldr	r3, [pc, #348]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10f      	bne.n	8005af2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ad2:	4b54      	ldr	r3, [pc, #336]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d109      	bne.n	8005af2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ae2:	e006      	b.n	8005af2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae8:	e004      	b.n	8005af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aea:	bf00      	nop
 8005aec:	e002      	b.n	8005af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005aee:	bf00      	nop
 8005af0:	e000      	b.n	8005af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005af2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10d      	bne.n	8005b16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005afa:	4b4a      	ldr	r3, [pc, #296]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6819      	ldr	r1, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	011b      	lsls	r3, r3, #4
 8005b0e:	430b      	orrs	r3, r1
 8005b10:	4944      	ldr	r1, [pc, #272]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d17d      	bne.n	8005c18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b1c:	4b41      	ldr	r3, [pc, #260]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a40      	ldr	r2, [pc, #256]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b28:	f7fe f95a 	bl	8003de0 <HAL_GetTick>
 8005b2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b2e:	e009      	b.n	8005b44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b30:	f7fe f956 	bl	8003de0 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d902      	bls.n	8005b44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	73fb      	strb	r3, [r7, #15]
        break;
 8005b42:	e005      	b.n	8005b50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b44:	4b37      	ldr	r3, [pc, #220]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1ef      	bne.n	8005b30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b50:	7bfb      	ldrb	r3, [r7, #15]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d160      	bne.n	8005c18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d111      	bne.n	8005b80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b5c:	4b31      	ldr	r3, [pc, #196]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6892      	ldr	r2, [r2, #8]
 8005b6c:	0211      	lsls	r1, r2, #8
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	68d2      	ldr	r2, [r2, #12]
 8005b72:	0912      	lsrs	r2, r2, #4
 8005b74:	0452      	lsls	r2, r2, #17
 8005b76:	430a      	orrs	r2, r1
 8005b78:	492a      	ldr	r1, [pc, #168]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	610b      	str	r3, [r1, #16]
 8005b7e:	e027      	b.n	8005bd0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d112      	bne.n	8005bac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b86:	4b27      	ldr	r3, [pc, #156]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005b8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	6892      	ldr	r2, [r2, #8]
 8005b96:	0211      	lsls	r1, r2, #8
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	6912      	ldr	r2, [r2, #16]
 8005b9c:	0852      	lsrs	r2, r2, #1
 8005b9e:	3a01      	subs	r2, #1
 8005ba0:	0552      	lsls	r2, r2, #21
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	491f      	ldr	r1, [pc, #124]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	610b      	str	r3, [r1, #16]
 8005baa:	e011      	b.n	8005bd0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bac:	4b1d      	ldr	r3, [pc, #116]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005bb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6892      	ldr	r2, [r2, #8]
 8005bbc:	0211      	lsls	r1, r2, #8
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6952      	ldr	r2, [r2, #20]
 8005bc2:	0852      	lsrs	r2, r2, #1
 8005bc4:	3a01      	subs	r2, #1
 8005bc6:	0652      	lsls	r2, r2, #25
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	4916      	ldr	r1, [pc, #88]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005bd0:	4b14      	ldr	r3, [pc, #80]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a13      	ldr	r2, [pc, #76]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bdc:	f7fe f900 	bl	8003de0 <HAL_GetTick>
 8005be0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005be2:	e009      	b.n	8005bf8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005be4:	f7fe f8fc 	bl	8003de0 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d902      	bls.n	8005bf8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	73fb      	strb	r3, [r7, #15]
          break;
 8005bf6:	e005      	b.n	8005c04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0ef      	beq.n	8005be4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005c04:	7bfb      	ldrb	r3, [r7, #15]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c0a:	4b06      	ldr	r3, [pc, #24]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	4904      	ldr	r1, [pc, #16]	@ (8005c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40021000 	.word	0x40021000

08005c28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c32:	2300      	movs	r3, #0
 8005c34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c36:	4b6a      	ldr	r3, [pc, #424]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	f003 0303 	and.w	r3, r3, #3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d018      	beq.n	8005c74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005c42:	4b67      	ldr	r3, [pc, #412]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	f003 0203 	and.w	r2, r3, #3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d10d      	bne.n	8005c6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
       ||
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d009      	beq.n	8005c6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005c5a:	4b61      	ldr	r3, [pc, #388]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	091b      	lsrs	r3, r3, #4
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
       ||
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d047      	beq.n	8005cfe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
 8005c72:	e044      	b.n	8005cfe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d018      	beq.n	8005cae <RCCEx_PLLSAI2_Config+0x86>
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d825      	bhi.n	8005ccc <RCCEx_PLLSAI2_Config+0xa4>
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d002      	beq.n	8005c8a <RCCEx_PLLSAI2_Config+0x62>
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d009      	beq.n	8005c9c <RCCEx_PLLSAI2_Config+0x74>
 8005c88:	e020      	b.n	8005ccc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c8a:	4b55      	ldr	r3, [pc, #340]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d11d      	bne.n	8005cd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c9a:	e01a      	b.n	8005cd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c9c:	4b50      	ldr	r3, [pc, #320]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d116      	bne.n	8005cd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cac:	e013      	b.n	8005cd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cae:	4b4c      	ldr	r3, [pc, #304]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10f      	bne.n	8005cda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cba:	4b49      	ldr	r3, [pc, #292]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d109      	bne.n	8005cda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cca:	e006      	b.n	8005cda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	73fb      	strb	r3, [r7, #15]
      break;
 8005cd0:	e004      	b.n	8005cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005cd2:	bf00      	nop
 8005cd4:	e002      	b.n	8005cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005cd6:	bf00      	nop
 8005cd8:	e000      	b.n	8005cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005cda:	bf00      	nop
    }

    if(status == HAL_OK)
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10d      	bne.n	8005cfe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6819      	ldr	r1, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	430b      	orrs	r3, r1
 8005cf8:	4939      	ldr	r1, [pc, #228]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d167      	bne.n	8005dd4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d04:	4b36      	ldr	r3, [pc, #216]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a35      	ldr	r2, [pc, #212]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d10:	f7fe f866 	bl	8003de0 <HAL_GetTick>
 8005d14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d16:	e009      	b.n	8005d2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d18:	f7fe f862 	bl	8003de0 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d902      	bls.n	8005d2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	73fb      	strb	r3, [r7, #15]
        break;
 8005d2a:	e005      	b.n	8005d38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1ef      	bne.n	8005d18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d14a      	bne.n	8005dd4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d111      	bne.n	8005d68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d44:	4b26      	ldr	r3, [pc, #152]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d50:	687a      	ldr	r2, [r7, #4]
 8005d52:	6892      	ldr	r2, [r2, #8]
 8005d54:	0211      	lsls	r1, r2, #8
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	68d2      	ldr	r2, [r2, #12]
 8005d5a:	0912      	lsrs	r2, r2, #4
 8005d5c:	0452      	lsls	r2, r2, #17
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	491f      	ldr	r1, [pc, #124]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	614b      	str	r3, [r1, #20]
 8005d66:	e011      	b.n	8005d8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d68:	4b1d      	ldr	r3, [pc, #116]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005d70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	6892      	ldr	r2, [r2, #8]
 8005d78:	0211      	lsls	r1, r2, #8
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6912      	ldr	r2, [r2, #16]
 8005d7e:	0852      	lsrs	r2, r2, #1
 8005d80:	3a01      	subs	r2, #1
 8005d82:	0652      	lsls	r2, r2, #25
 8005d84:	430a      	orrs	r2, r1
 8005d86:	4916      	ldr	r1, [pc, #88]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005d8c:	4b14      	ldr	r3, [pc, #80]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a13      	ldr	r2, [pc, #76]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d98:	f7fe f822 	bl	8003de0 <HAL_GetTick>
 8005d9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005d9e:	e009      	b.n	8005db4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005da0:	f7fe f81e 	bl	8003de0 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b02      	cmp	r3, #2
 8005dac:	d902      	bls.n	8005db4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	73fb      	strb	r3, [r7, #15]
          break;
 8005db2:	e005      	b.n	8005dc0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005db4:	4b0a      	ldr	r3, [pc, #40]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d0ef      	beq.n	8005da0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005dc0:	7bfb      	ldrb	r3, [r7, #15]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d106      	bne.n	8005dd4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005dc6:	4b06      	ldr	r3, [pc, #24]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dc8:	695a      	ldr	r2, [r3, #20]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	4904      	ldr	r1, [pc, #16]	@ (8005de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	40021000 	.word	0x40021000

08005de4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e095      	b.n	8005f22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d108      	bne.n	8005e10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e06:	d009      	beq.n	8005e1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	61da      	str	r2, [r3, #28]
 8005e0e:	e005      	b.n	8005e1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d106      	bne.n	8005e3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f89f 	bl	8005f7a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e5c:	d902      	bls.n	8005e64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
 8005e62:	e002      	b.n	8005e6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005e68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005e72:	d007      	beq.n	8005e84 <HAL_SPI_Init+0xa0>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e7c:	d002      	beq.n	8005e84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e94:	431a      	orrs	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0302 	and.w	r3, r3, #2
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ebc:	431a      	orrs	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec6:	ea42 0103 	orr.w	r1, r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	0c1b      	lsrs	r3, r3, #16
 8005ee0:	f003 0204 	and.w	r2, r3, #4
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	431a      	orrs	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef2:	f003 0308 	and.w	r3, r3, #8
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f00:	ea42 0103 	orr.w	r1, r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b082      	sub	sp, #8
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e01a      	b.n	8005f72 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f52:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 f81a 	bl	8005f8e <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8005f96:	bf00      	nop
 8005f98:	370c      	adds	r7, #12
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b08a      	sub	sp, #40	@ 0x28
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	60f8      	str	r0, [r7, #12]
 8005faa:	60b9      	str	r1, [r7, #8]
 8005fac:	607a      	str	r2, [r7, #4]
 8005fae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fb4:	f7fd ff14 	bl	8003de0 <HAL_GetTick>
 8005fb8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fc0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005fc8:	887b      	ldrh	r3, [r7, #2]
 8005fca:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005fcc:	887b      	ldrh	r3, [r7, #2]
 8005fce:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fd0:	7ffb      	ldrb	r3, [r7, #31]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d00c      	beq.n	8005ff0 <HAL_SPI_TransmitReceive+0x4e>
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fdc:	d106      	bne.n	8005fec <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d102      	bne.n	8005fec <HAL_SPI_TransmitReceive+0x4a>
 8005fe6:	7ffb      	ldrb	r3, [r7, #31]
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	d001      	beq.n	8005ff0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005fec:	2302      	movs	r3, #2
 8005fee:	e1f3      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d005      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x60>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x60>
 8005ffc:	887b      	ldrh	r3, [r7, #2]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e1e8      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800600c:	2b01      	cmp	r3, #1
 800600e:	d101      	bne.n	8006014 <HAL_SPI_TransmitReceive+0x72>
 8006010:	2302      	movs	r3, #2
 8006012:	e1e1      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b04      	cmp	r3, #4
 8006026:	d003      	beq.n	8006030 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2205      	movs	r2, #5
 800602c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	887a      	ldrh	r2, [r7, #2]
 8006040:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	887a      	ldrh	r2, [r7, #2]
 8006048:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	68ba      	ldr	r2, [r7, #8]
 8006050:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	887a      	ldrh	r2, [r7, #2]
 8006056:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	887a      	ldrh	r2, [r7, #2]
 800605c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006072:	d802      	bhi.n	800607a <HAL_SPI_TransmitReceive+0xd8>
 8006074:	8abb      	ldrh	r3, [r7, #20]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d908      	bls.n	800608c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006088:	605a      	str	r2, [r3, #4]
 800608a:	e007      	b.n	800609c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800609a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a6:	2b40      	cmp	r3, #64	@ 0x40
 80060a8:	d007      	beq.n	80060ba <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80060b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060c2:	f240 8083 	bls.w	80061cc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <HAL_SPI_TransmitReceive+0x132>
 80060ce:	8afb      	ldrh	r3, [r7, #22]
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d16f      	bne.n	80061b4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d8:	881a      	ldrh	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e4:	1c9a      	adds	r2, r3, #2
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060f8:	e05c      	b.n	80061b4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	2b02      	cmp	r3, #2
 8006106:	d11b      	bne.n	8006140 <HAL_SPI_TransmitReceive+0x19e>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d016      	beq.n	8006140 <HAL_SPI_TransmitReceive+0x19e>
 8006112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006114:	2b01      	cmp	r3, #1
 8006116:	d113      	bne.n	8006140 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	881a      	ldrh	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006128:	1c9a      	adds	r2, r3, #2
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b01      	subs	r3, #1
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800613c:	2300      	movs	r3, #0
 800613e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b01      	cmp	r3, #1
 800614c:	d11c      	bne.n	8006188 <HAL_SPI_TransmitReceive+0x1e6>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006154:	b29b      	uxth	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d016      	beq.n	8006188 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68da      	ldr	r2, [r3, #12]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	b292      	uxth	r2, r2
 8006166:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	1c9a      	adds	r2, r3, #2
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006184:	2301      	movs	r3, #1
 8006186:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006188:	f7fd fe2a 	bl	8003de0 <HAL_GetTick>
 800618c:	4602      	mov	r2, r0
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006194:	429a      	cmp	r2, r3
 8006196:	d80d      	bhi.n	80061b4 <HAL_SPI_TransmitReceive+0x212>
 8006198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619e:	d009      	beq.n	80061b4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e111      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d19d      	bne.n	80060fa <HAL_SPI_TransmitReceive+0x158>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d197      	bne.n	80060fa <HAL_SPI_TransmitReceive+0x158>
 80061ca:	e0e5      	b.n	8006398 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_SPI_TransmitReceive+0x23a>
 80061d4:	8afb      	ldrh	r3, [r7, #22]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	f040 80d1 	bne.w	800637e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d912      	bls.n	800620c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ea:	881a      	ldrh	r2, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f6:	1c9a      	adds	r2, r3, #2
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006200:	b29b      	uxth	r3, r3
 8006202:	3b02      	subs	r3, #2
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800620a:	e0b8      	b.n	800637e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	7812      	ldrb	r2, [r2, #0]
 8006218:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006228:	b29b      	uxth	r3, r3
 800622a:	3b01      	subs	r3, #1
 800622c:	b29a      	uxth	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006232:	e0a4      	b.n	800637e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b02      	cmp	r3, #2
 8006240:	d134      	bne.n	80062ac <HAL_SPI_TransmitReceive+0x30a>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006246:	b29b      	uxth	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02f      	beq.n	80062ac <HAL_SPI_TransmitReceive+0x30a>
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	2b01      	cmp	r3, #1
 8006250:	d12c      	bne.n	80062ac <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006256:	b29b      	uxth	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d912      	bls.n	8006282 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006260:	881a      	ldrh	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800626c:	1c9a      	adds	r2, r3, #2
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b02      	subs	r3, #2
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006280:	e012      	b.n	80062a8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	330c      	adds	r3, #12
 800628c:	7812      	ldrb	r2, [r2, #0]
 800628e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006294:	1c5a      	adds	r2, r3, #1
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800629e:	b29b      	uxth	r3, r3
 80062a0:	3b01      	subs	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062a8:	2300      	movs	r3, #0
 80062aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d148      	bne.n	800634c <HAL_SPI_TransmitReceive+0x3aa>
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d042      	beq.n	800634c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d923      	bls.n	800631a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062dc:	b292      	uxth	r2, r2
 80062de:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e4:	1c9a      	adds	r2, r3, #2
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	3b02      	subs	r3, #2
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006302:	b29b      	uxth	r3, r3
 8006304:	2b01      	cmp	r3, #1
 8006306:	d81f      	bhi.n	8006348 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	685a      	ldr	r2, [r3, #4]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006316:	605a      	str	r2, [r3, #4]
 8006318:	e016      	b.n	8006348 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f103 020c 	add.w	r2, r3, #12
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006326:	7812      	ldrb	r2, [r2, #0]
 8006328:	b2d2      	uxtb	r2, r2
 800632a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006330:	1c5a      	adds	r2, r3, #1
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800633c:	b29b      	uxth	r3, r3
 800633e:	3b01      	subs	r3, #1
 8006340:	b29a      	uxth	r2, r3
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006348:	2301      	movs	r3, #1
 800634a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800634c:	f7fd fd48 	bl	8003de0 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006358:	429a      	cmp	r2, r3
 800635a:	d803      	bhi.n	8006364 <HAL_SPI_TransmitReceive+0x3c2>
 800635c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800635e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006362:	d102      	bne.n	800636a <HAL_SPI_TransmitReceive+0x3c8>
 8006364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006366:	2b00      	cmp	r3, #0
 8006368:	d109      	bne.n	800637e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e02c      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006382:	b29b      	uxth	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	f47f af55 	bne.w	8006234 <HAL_SPI_TransmitReceive+0x292>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006390:	b29b      	uxth	r3, r3
 8006392:	2b00      	cmp	r3, #0
 8006394:	f47f af4e 	bne.w	8006234 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006398:	6a3a      	ldr	r2, [r7, #32]
 800639a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 fa6b 	bl	8006878 <SPI_EndRxTxTransaction>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d008      	beq.n	80063ba <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e00e      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e000      	b.n	80063d8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80063d6:	2300      	movs	r3, #0
  }
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3728      	adds	r7, #40	@ 0x28
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b088      	sub	sp, #32
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	099b      	lsrs	r3, r3, #6
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10f      	bne.n	8006424 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	099b      	lsrs	r3, r3, #6
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d004      	beq.n	8006424 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
    return;
 8006422:	e0d7      	b.n	80065d4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	085b      	lsrs	r3, r3, #1
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00a      	beq.n	8006446 <HAL_SPI_IRQHandler+0x66>
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	09db      	lsrs	r3, r3, #7
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d004      	beq.n	8006446 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	4798      	blx	r3
    return;
 8006444:	e0c6      	b.n	80065d4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	095b      	lsrs	r3, r3, #5
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10c      	bne.n	800646c <HAL_SPI_IRQHandler+0x8c>
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	099b      	lsrs	r3, r3, #6
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d106      	bne.n	800646c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	0a1b      	lsrs	r3, r3, #8
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 80b4 	beq.w	80065d4 <HAL_SPI_IRQHandler+0x1f4>
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	095b      	lsrs	r3, r3, #5
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	f000 80ad 	beq.w	80065d4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	099b      	lsrs	r3, r3, #6
 800647e:	f003 0301 	and.w	r3, r3, #1
 8006482:	2b00      	cmp	r3, #0
 8006484:	d023      	beq.n	80064ce <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b03      	cmp	r3, #3
 8006490:	d011      	beq.n	80064b6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006496:	f043 0204 	orr.w	r2, r3, #4
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800649e:	2300      	movs	r3, #0
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	617b      	str	r3, [r7, #20]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	e00b      	b.n	80064ce <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064b6:	2300      	movs	r3, #0
 80064b8:	613b      	str	r3, [r7, #16]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	693b      	ldr	r3, [r7, #16]
        return;
 80064cc:	e082      	b.n	80065d4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	095b      	lsrs	r3, r3, #5
 80064d2:	f003 0301 	and.w	r3, r3, #1
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d014      	beq.n	8006504 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064de:	f043 0201 	orr.w	r2, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	60fb      	str	r3, [r7, #12]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006500:	601a      	str	r2, [r3, #0]
 8006502:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	0a1b      	lsrs	r3, r3, #8
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00c      	beq.n	800652a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006514:	f043 0208 	orr.w	r2, r3, #8
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800651c:	2300      	movs	r3, #0
 800651e:	60bb      	str	r3, [r7, #8]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	60bb      	str	r3, [r7, #8]
 8006528:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800652e:	2b00      	cmp	r3, #0
 8006530:	d04f      	beq.n	80065d2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685a      	ldr	r2, [r3, #4]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006540:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d104      	bne.n	800655e <HAL_SPI_IRQHandler+0x17e>
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b00      	cmp	r3, #0
 800655c:	d034      	beq.n	80065c8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0203 	bic.w	r2, r2, #3
 800656c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006572:	2b00      	cmp	r3, #0
 8006574:	d011      	beq.n	800659a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800657a:	4a18      	ldr	r2, [pc, #96]	@ (80065dc <HAL_SPI_IRQHandler+0x1fc>)
 800657c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006582:	4618      	mov	r0, r3
 8006584:	f7fd fd9f 	bl	80040c6 <HAL_DMA_Abort_IT>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d005      	beq.n	800659a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006592:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d016      	beq.n	80065d0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a6:	4a0d      	ldr	r2, [pc, #52]	@ (80065dc <HAL_SPI_IRQHandler+0x1fc>)
 80065a8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7fd fd89 	bl	80040c6 <HAL_DMA_Abort_IT>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80065c6:	e003      	b.n	80065d0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f809 	bl	80065e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80065ce:	e000      	b.n	80065d2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80065d0:	bf00      	nop
    return;
 80065d2:	bf00      	nop
  }
}
 80065d4:	3720      	adds	r7, #32
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	08006611 	.word	0x08006611

080065e0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006602:	b2db      	uxtb	r3, r3
}
 8006604:	4618      	mov	r0, r3
 8006606:	370c      	adds	r7, #12
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr

08006610 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b084      	sub	sp, #16
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f7ff ffd7 	bl	80065e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006632:	bf00      	nop
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
	...

0800663c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800664c:	f7fd fbc8 	bl	8003de0 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006654:	1a9b      	subs	r3, r3, r2
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	4413      	add	r3, r2
 800665a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800665c:	f7fd fbc0 	bl	8003de0 <HAL_GetTick>
 8006660:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006662:	4b39      	ldr	r3, [pc, #228]	@ (8006748 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	015b      	lsls	r3, r3, #5
 8006668:	0d1b      	lsrs	r3, r3, #20
 800666a:	69fa      	ldr	r2, [r7, #28]
 800666c:	fb02 f303 	mul.w	r3, r2, r3
 8006670:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006672:	e054      	b.n	800671e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667a:	d050      	beq.n	800671e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800667c:	f7fd fbb0 	bl	8003de0 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	69fa      	ldr	r2, [r7, #28]
 8006688:	429a      	cmp	r2, r3
 800668a:	d902      	bls.n	8006692 <SPI_WaitFlagStateUntilTimeout+0x56>
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d13d      	bne.n	800670e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80066a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066aa:	d111      	bne.n	80066d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b4:	d004      	beq.n	80066c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066be:	d107      	bne.n	80066d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066d8:	d10f      	bne.n	80066fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e017      	b.n	800673e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	3b01      	subs	r3, #1
 800671c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	4013      	ands	r3, r2
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	429a      	cmp	r2, r3
 800672c:	bf0c      	ite	eq
 800672e:	2301      	moveq	r3, #1
 8006730:	2300      	movne	r3, #0
 8006732:	b2db      	uxtb	r3, r3
 8006734:	461a      	mov	r2, r3
 8006736:	79fb      	ldrb	r3, [r7, #7]
 8006738:	429a      	cmp	r2, r3
 800673a:	d19b      	bne.n	8006674 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3720      	adds	r7, #32
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	20000000 	.word	0x20000000

0800674c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b08a      	sub	sp, #40	@ 0x28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
 8006758:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800675a:	2300      	movs	r3, #0
 800675c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800675e:	f7fd fb3f 	bl	8003de0 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	1a9b      	subs	r3, r3, r2
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	4413      	add	r3, r2
 800676c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800676e:	f7fd fb37 	bl	8003de0 <HAL_GetTick>
 8006772:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	330c      	adds	r3, #12
 800677a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800677c:	4b3d      	ldr	r3, [pc, #244]	@ (8006874 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	00da      	lsls	r2, r3, #3
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	0d1b      	lsrs	r3, r3, #20
 800678c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800678e:	fb02 f303 	mul.w	r3, r2, r3
 8006792:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006794:	e060      	b.n	8006858 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800679c:	d107      	bne.n	80067ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d104      	bne.n	80067ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80067ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b4:	d050      	beq.n	8006858 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067b6:	f7fd fb13 	bl	8003de0 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d902      	bls.n	80067cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d13d      	bne.n	8006848 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685a      	ldr	r2, [r3, #4]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067e4:	d111      	bne.n	800680a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ee:	d004      	beq.n	80067fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f8:	d107      	bne.n	800680a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006808:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006812:	d10f      	bne.n	8006834 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006832:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e010      	b.n	800686a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800684e:	2300      	movs	r3, #0
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	3b01      	subs	r3, #1
 8006856:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	4013      	ands	r3, r2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	429a      	cmp	r2, r3
 8006866:	d196      	bne.n	8006796 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3728      	adds	r7, #40	@ 0x28
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000000 	.word	0x20000000

08006878 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b086      	sub	sp, #24
 800687c:	af02      	add	r7, sp, #8
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2200      	movs	r2, #0
 800688c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f7ff ff5b 	bl	800674c <SPI_WaitFifoStateUntilTimeout>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d007      	beq.n	80068ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a0:	f043 0220 	orr.w	r2, r3, #32
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068a8:	2303      	movs	r3, #3
 80068aa:	e027      	b.n	80068fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2200      	movs	r2, #0
 80068b4:	2180      	movs	r1, #128	@ 0x80
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f7ff fec0 	bl	800663c <SPI_WaitFlagStateUntilTimeout>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d007      	beq.n	80068d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c6:	f043 0220 	orr.w	r2, r3, #32
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e014      	b.n	80068fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2200      	movs	r2, #0
 80068da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f7ff ff34 	bl	800674c <SPI_WaitFifoStateUntilTimeout>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d007      	beq.n	80068fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ee:	f043 0220 	orr.w	r2, r3, #32
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e000      	b.n	80068fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e040      	b.n	8006998 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800691a:	2b00      	cmp	r3, #0
 800691c:	d106      	bne.n	800692c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f7fa fea8 	bl	800167c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2224      	movs	r2, #36	@ 0x24
 8006930:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 0201 	bic.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fb6a 	bl	8007024 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f8af 	bl	8006ab4 <UART_SetConfig>
 8006956:	4603      	mov	r3, r0
 8006958:	2b01      	cmp	r3, #1
 800695a:	d101      	bne.n	8006960 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e01b      	b.n	8006998 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800696e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	689a      	ldr	r2, [r3, #8]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800697e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f042 0201 	orr.w	r2, r2, #1
 800698e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 fbe9 	bl	8007168 <UART_CheckIdleState>
 8006996:	4603      	mov	r3, r0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3708      	adds	r7, #8
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08a      	sub	sp, #40	@ 0x28
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	603b      	str	r3, [r7, #0]
 80069ac:	4613      	mov	r3, r2
 80069ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	d177      	bne.n	8006aa8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d002      	beq.n	80069c4 <HAL_UART_Transmit+0x24>
 80069be:	88fb      	ldrh	r3, [r7, #6]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d101      	bne.n	80069c8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e070      	b.n	8006aaa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2221      	movs	r2, #33	@ 0x21
 80069d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069d6:	f7fd fa03 	bl	8003de0 <HAL_GetTick>
 80069da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	88fa      	ldrh	r2, [r7, #6]
 80069e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	88fa      	ldrh	r2, [r7, #6]
 80069e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069f4:	d108      	bne.n	8006a08 <HAL_UART_Transmit+0x68>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d104      	bne.n	8006a08 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	61bb      	str	r3, [r7, #24]
 8006a06:	e003      	b.n	8006a10 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a10:	e02f      	b.n	8006a72 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	9300      	str	r3, [sp, #0]
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	2180      	movs	r1, #128	@ 0x80
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f000 fc4b 	bl	80072b8 <UART_WaitOnFlagUntilTimeout>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d004      	beq.n	8006a32 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e03b      	b.n	8006aaa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10b      	bne.n	8006a50 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	881a      	ldrh	r2, [r3, #0]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a44:	b292      	uxth	r2, r2
 8006a46:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	3302      	adds	r3, #2
 8006a4c:	61bb      	str	r3, [r7, #24]
 8006a4e:	e007      	b.n	8006a60 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	781a      	ldrb	r2, [r3, #0]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	3b01      	subs	r3, #1
 8006a6a:	b29a      	uxth	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1c9      	bne.n	8006a12 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	2200      	movs	r2, #0
 8006a86:	2140      	movs	r1, #64	@ 0x40
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f000 fc15 	bl	80072b8 <UART_WaitOnFlagUntilTimeout>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d004      	beq.n	8006a9e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2220      	movs	r2, #32
 8006a98:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e005      	b.n	8006aaa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	e000      	b.n	8006aaa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006aa8:	2302      	movs	r3, #2
  }
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3720      	adds	r7, #32
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
	...

08006ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ab8:	b08a      	sub	sp, #40	@ 0x28
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	431a      	orrs	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	69db      	ldr	r3, [r3, #28]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	4ba4      	ldr	r3, [pc, #656]	@ (8006d74 <UART_SetConfig+0x2c0>)
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	6812      	ldr	r2, [r2, #0]
 8006aea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006aec:	430b      	orrs	r3, r1
 8006aee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	430a      	orrs	r2, r1
 8006b04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a99      	ldr	r2, [pc, #612]	@ (8006d78 <UART_SetConfig+0x2c4>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d004      	beq.n	8006b20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b30:	430a      	orrs	r2, r1
 8006b32:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a90      	ldr	r2, [pc, #576]	@ (8006d7c <UART_SetConfig+0x2c8>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d126      	bne.n	8006b8c <UART_SetConfig+0xd8>
 8006b3e:	4b90      	ldr	r3, [pc, #576]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	2b03      	cmp	r3, #3
 8006b4a:	d81b      	bhi.n	8006b84 <UART_SetConfig+0xd0>
 8006b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <UART_SetConfig+0xa0>)
 8006b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b52:	bf00      	nop
 8006b54:	08006b65 	.word	0x08006b65
 8006b58:	08006b75 	.word	0x08006b75
 8006b5c:	08006b6d 	.word	0x08006b6d
 8006b60:	08006b7d 	.word	0x08006b7d
 8006b64:	2301      	movs	r3, #1
 8006b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b6a:	e116      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b72:	e112      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006b74:	2304      	movs	r3, #4
 8006b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b7a:	e10e      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006b7c:	2308      	movs	r3, #8
 8006b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b82:	e10a      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006b84:	2310      	movs	r3, #16
 8006b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b8a:	e106      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a7c      	ldr	r2, [pc, #496]	@ (8006d84 <UART_SetConfig+0x2d0>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d138      	bne.n	8006c08 <UART_SetConfig+0x154>
 8006b96:	4b7a      	ldr	r3, [pc, #488]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b9c:	f003 030c 	and.w	r3, r3, #12
 8006ba0:	2b0c      	cmp	r3, #12
 8006ba2:	d82d      	bhi.n	8006c00 <UART_SetConfig+0x14c>
 8006ba4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bac <UART_SetConfig+0xf8>)
 8006ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006baa:	bf00      	nop
 8006bac:	08006be1 	.word	0x08006be1
 8006bb0:	08006c01 	.word	0x08006c01
 8006bb4:	08006c01 	.word	0x08006c01
 8006bb8:	08006c01 	.word	0x08006c01
 8006bbc:	08006bf1 	.word	0x08006bf1
 8006bc0:	08006c01 	.word	0x08006c01
 8006bc4:	08006c01 	.word	0x08006c01
 8006bc8:	08006c01 	.word	0x08006c01
 8006bcc:	08006be9 	.word	0x08006be9
 8006bd0:	08006c01 	.word	0x08006c01
 8006bd4:	08006c01 	.word	0x08006c01
 8006bd8:	08006c01 	.word	0x08006c01
 8006bdc:	08006bf9 	.word	0x08006bf9
 8006be0:	2300      	movs	r3, #0
 8006be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006be6:	e0d8      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006be8:	2302      	movs	r3, #2
 8006bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bee:	e0d4      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006bf0:	2304      	movs	r3, #4
 8006bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bf6:	e0d0      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006bf8:	2308      	movs	r3, #8
 8006bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bfe:	e0cc      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c00:	2310      	movs	r3, #16
 8006c02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c06:	e0c8      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a5e      	ldr	r2, [pc, #376]	@ (8006d88 <UART_SetConfig+0x2d4>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d125      	bne.n	8006c5e <UART_SetConfig+0x1aa>
 8006c12:	4b5b      	ldr	r3, [pc, #364]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c18:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c1c:	2b30      	cmp	r3, #48	@ 0x30
 8006c1e:	d016      	beq.n	8006c4e <UART_SetConfig+0x19a>
 8006c20:	2b30      	cmp	r3, #48	@ 0x30
 8006c22:	d818      	bhi.n	8006c56 <UART_SetConfig+0x1a2>
 8006c24:	2b20      	cmp	r3, #32
 8006c26:	d00a      	beq.n	8006c3e <UART_SetConfig+0x18a>
 8006c28:	2b20      	cmp	r3, #32
 8006c2a:	d814      	bhi.n	8006c56 <UART_SetConfig+0x1a2>
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <UART_SetConfig+0x182>
 8006c30:	2b10      	cmp	r3, #16
 8006c32:	d008      	beq.n	8006c46 <UART_SetConfig+0x192>
 8006c34:	e00f      	b.n	8006c56 <UART_SetConfig+0x1a2>
 8006c36:	2300      	movs	r3, #0
 8006c38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c3c:	e0ad      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c3e:	2302      	movs	r3, #2
 8006c40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c44:	e0a9      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c46:	2304      	movs	r3, #4
 8006c48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c4c:	e0a5      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c4e:	2308      	movs	r3, #8
 8006c50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c54:	e0a1      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c56:	2310      	movs	r3, #16
 8006c58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c5c:	e09d      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a4a      	ldr	r2, [pc, #296]	@ (8006d8c <UART_SetConfig+0x2d8>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d125      	bne.n	8006cb4 <UART_SetConfig+0x200>
 8006c68:	4b45      	ldr	r3, [pc, #276]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c6e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c74:	d016      	beq.n	8006ca4 <UART_SetConfig+0x1f0>
 8006c76:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c78:	d818      	bhi.n	8006cac <UART_SetConfig+0x1f8>
 8006c7a:	2b80      	cmp	r3, #128	@ 0x80
 8006c7c:	d00a      	beq.n	8006c94 <UART_SetConfig+0x1e0>
 8006c7e:	2b80      	cmp	r3, #128	@ 0x80
 8006c80:	d814      	bhi.n	8006cac <UART_SetConfig+0x1f8>
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d002      	beq.n	8006c8c <UART_SetConfig+0x1d8>
 8006c86:	2b40      	cmp	r3, #64	@ 0x40
 8006c88:	d008      	beq.n	8006c9c <UART_SetConfig+0x1e8>
 8006c8a:	e00f      	b.n	8006cac <UART_SetConfig+0x1f8>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c92:	e082      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c94:	2302      	movs	r3, #2
 8006c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c9a:	e07e      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006c9c:	2304      	movs	r3, #4
 8006c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ca2:	e07a      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006ca4:	2308      	movs	r3, #8
 8006ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006caa:	e076      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006cac:	2310      	movs	r3, #16
 8006cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cb2:	e072      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a35      	ldr	r2, [pc, #212]	@ (8006d90 <UART_SetConfig+0x2dc>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d12a      	bne.n	8006d14 <UART_SetConfig+0x260>
 8006cbe:	4b30      	ldr	r3, [pc, #192]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ccc:	d01a      	beq.n	8006d04 <UART_SetConfig+0x250>
 8006cce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006cd2:	d81b      	bhi.n	8006d0c <UART_SetConfig+0x258>
 8006cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cd8:	d00c      	beq.n	8006cf4 <UART_SetConfig+0x240>
 8006cda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cde:	d815      	bhi.n	8006d0c <UART_SetConfig+0x258>
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d003      	beq.n	8006cec <UART_SetConfig+0x238>
 8006ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ce8:	d008      	beq.n	8006cfc <UART_SetConfig+0x248>
 8006cea:	e00f      	b.n	8006d0c <UART_SetConfig+0x258>
 8006cec:	2300      	movs	r3, #0
 8006cee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf2:	e052      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cfa:	e04e      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006cfc:	2304      	movs	r3, #4
 8006cfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d02:	e04a      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d04:	2308      	movs	r3, #8
 8006d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d0a:	e046      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d0c:	2310      	movs	r3, #16
 8006d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d12:	e042      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a17      	ldr	r2, [pc, #92]	@ (8006d78 <UART_SetConfig+0x2c4>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d13a      	bne.n	8006d94 <UART_SetConfig+0x2e0>
 8006d1e:	4b18      	ldr	r3, [pc, #96]	@ (8006d80 <UART_SetConfig+0x2cc>)
 8006d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d28:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d2c:	d01a      	beq.n	8006d64 <UART_SetConfig+0x2b0>
 8006d2e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d32:	d81b      	bhi.n	8006d6c <UART_SetConfig+0x2b8>
 8006d34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d38:	d00c      	beq.n	8006d54 <UART_SetConfig+0x2a0>
 8006d3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d3e:	d815      	bhi.n	8006d6c <UART_SetConfig+0x2b8>
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <UART_SetConfig+0x298>
 8006d44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d48:	d008      	beq.n	8006d5c <UART_SetConfig+0x2a8>
 8006d4a:	e00f      	b.n	8006d6c <UART_SetConfig+0x2b8>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d52:	e022      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d54:	2302      	movs	r3, #2
 8006d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d5a:	e01e      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d62:	e01a      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d64:	2308      	movs	r3, #8
 8006d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d6a:	e016      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d6c:	2310      	movs	r3, #16
 8006d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d72:	e012      	b.n	8006d9a <UART_SetConfig+0x2e6>
 8006d74:	efff69f3 	.word	0xefff69f3
 8006d78:	40008000 	.word	0x40008000
 8006d7c:	40013800 	.word	0x40013800
 8006d80:	40021000 	.word	0x40021000
 8006d84:	40004400 	.word	0x40004400
 8006d88:	40004800 	.word	0x40004800
 8006d8c:	40004c00 	.word	0x40004c00
 8006d90:	40005000 	.word	0x40005000
 8006d94:	2310      	movs	r3, #16
 8006d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a9f      	ldr	r2, [pc, #636]	@ (800701c <UART_SetConfig+0x568>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d17a      	bne.n	8006e9a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006da4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006da8:	2b08      	cmp	r3, #8
 8006daa:	d824      	bhi.n	8006df6 <UART_SetConfig+0x342>
 8006dac:	a201      	add	r2, pc, #4	@ (adr r2, 8006db4 <UART_SetConfig+0x300>)
 8006dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db2:	bf00      	nop
 8006db4:	08006dd9 	.word	0x08006dd9
 8006db8:	08006df7 	.word	0x08006df7
 8006dbc:	08006de1 	.word	0x08006de1
 8006dc0:	08006df7 	.word	0x08006df7
 8006dc4:	08006de7 	.word	0x08006de7
 8006dc8:	08006df7 	.word	0x08006df7
 8006dcc:	08006df7 	.word	0x08006df7
 8006dd0:	08006df7 	.word	0x08006df7
 8006dd4:	08006def 	.word	0x08006def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dd8:	f7fe fabc 	bl	8005354 <HAL_RCC_GetPCLK1Freq>
 8006ddc:	61f8      	str	r0, [r7, #28]
        break;
 8006dde:	e010      	b.n	8006e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006de0:	4b8f      	ldr	r3, [pc, #572]	@ (8007020 <UART_SetConfig+0x56c>)
 8006de2:	61fb      	str	r3, [r7, #28]
        break;
 8006de4:	e00d      	b.n	8006e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006de6:	f7fe fa1d 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8006dea:	61f8      	str	r0, [r7, #28]
        break;
 8006dec:	e009      	b.n	8006e02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006df2:	61fb      	str	r3, [r7, #28]
        break;
 8006df4:	e005      	b.n	8006e02 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006df6:	2300      	movs	r3, #0
 8006df8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e00:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 80fb 	beq.w	8007000 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	005b      	lsls	r3, r3, #1
 8006e12:	4413      	add	r3, r2
 8006e14:	69fa      	ldr	r2, [r7, #28]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d305      	bcc.n	8006e26 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e20:	69fa      	ldr	r2, [r7, #28]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d903      	bls.n	8006e2e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e2c:	e0e8      	b.n	8007000 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	2200      	movs	r2, #0
 8006e32:	461c      	mov	r4, r3
 8006e34:	4615      	mov	r5, r2
 8006e36:	f04f 0200 	mov.w	r2, #0
 8006e3a:	f04f 0300 	mov.w	r3, #0
 8006e3e:	022b      	lsls	r3, r5, #8
 8006e40:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006e44:	0222      	lsls	r2, r4, #8
 8006e46:	68f9      	ldr	r1, [r7, #12]
 8006e48:	6849      	ldr	r1, [r1, #4]
 8006e4a:	0849      	lsrs	r1, r1, #1
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	4688      	mov	r8, r1
 8006e50:	4681      	mov	r9, r0
 8006e52:	eb12 0a08 	adds.w	sl, r2, r8
 8006e56:	eb43 0b09 	adc.w	fp, r3, r9
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	603b      	str	r3, [r7, #0]
 8006e62:	607a      	str	r2, [r7, #4]
 8006e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e68:	4650      	mov	r0, sl
 8006e6a:	4659      	mov	r1, fp
 8006e6c:	f7f9 fe9c 	bl	8000ba8 <__aeabi_uldivmod>
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	4613      	mov	r3, r2
 8006e76:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e7e:	d308      	bcc.n	8006e92 <UART_SetConfig+0x3de>
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e86:	d204      	bcs.n	8006e92 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	60da      	str	r2, [r3, #12]
 8006e90:	e0b6      	b.n	8007000 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e98:	e0b2      	b.n	8007000 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ea2:	d15e      	bne.n	8006f62 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006ea4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d828      	bhi.n	8006efe <UART_SetConfig+0x44a>
 8006eac:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb4 <UART_SetConfig+0x400>)
 8006eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb2:	bf00      	nop
 8006eb4:	08006ed9 	.word	0x08006ed9
 8006eb8:	08006ee1 	.word	0x08006ee1
 8006ebc:	08006ee9 	.word	0x08006ee9
 8006ec0:	08006eff 	.word	0x08006eff
 8006ec4:	08006eef 	.word	0x08006eef
 8006ec8:	08006eff 	.word	0x08006eff
 8006ecc:	08006eff 	.word	0x08006eff
 8006ed0:	08006eff 	.word	0x08006eff
 8006ed4:	08006ef7 	.word	0x08006ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ed8:	f7fe fa3c 	bl	8005354 <HAL_RCC_GetPCLK1Freq>
 8006edc:	61f8      	str	r0, [r7, #28]
        break;
 8006ede:	e014      	b.n	8006f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ee0:	f7fe fa4e 	bl	8005380 <HAL_RCC_GetPCLK2Freq>
 8006ee4:	61f8      	str	r0, [r7, #28]
        break;
 8006ee6:	e010      	b.n	8006f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ee8:	4b4d      	ldr	r3, [pc, #308]	@ (8007020 <UART_SetConfig+0x56c>)
 8006eea:	61fb      	str	r3, [r7, #28]
        break;
 8006eec:	e00d      	b.n	8006f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eee:	f7fe f999 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8006ef2:	61f8      	str	r0, [r7, #28]
        break;
 8006ef4:	e009      	b.n	8006f0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006efa:	61fb      	str	r3, [r7, #28]
        break;
 8006efc:	e005      	b.n	8006f0a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006efe:	2300      	movs	r3, #0
 8006f00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d077      	beq.n	8007000 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	005a      	lsls	r2, r3, #1
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	085b      	lsrs	r3, r3, #1
 8006f1a:	441a      	add	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b0f      	cmp	r3, #15
 8006f2a:	d916      	bls.n	8006f5a <UART_SetConfig+0x4a6>
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f32:	d212      	bcs.n	8006f5a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	f023 030f 	bic.w	r3, r3, #15
 8006f3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	085b      	lsrs	r3, r3, #1
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	f003 0307 	and.w	r3, r3, #7
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	8afb      	ldrh	r3, [r7, #22]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	8afa      	ldrh	r2, [r7, #22]
 8006f56:	60da      	str	r2, [r3, #12]
 8006f58:	e052      	b.n	8007000 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006f60:	e04e      	b.n	8007000 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006f66:	2b08      	cmp	r3, #8
 8006f68:	d827      	bhi.n	8006fba <UART_SetConfig+0x506>
 8006f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <UART_SetConfig+0x4bc>)
 8006f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f70:	08006f95 	.word	0x08006f95
 8006f74:	08006f9d 	.word	0x08006f9d
 8006f78:	08006fa5 	.word	0x08006fa5
 8006f7c:	08006fbb 	.word	0x08006fbb
 8006f80:	08006fab 	.word	0x08006fab
 8006f84:	08006fbb 	.word	0x08006fbb
 8006f88:	08006fbb 	.word	0x08006fbb
 8006f8c:	08006fbb 	.word	0x08006fbb
 8006f90:	08006fb3 	.word	0x08006fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f94:	f7fe f9de 	bl	8005354 <HAL_RCC_GetPCLK1Freq>
 8006f98:	61f8      	str	r0, [r7, #28]
        break;
 8006f9a:	e014      	b.n	8006fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f9c:	f7fe f9f0 	bl	8005380 <HAL_RCC_GetPCLK2Freq>
 8006fa0:	61f8      	str	r0, [r7, #28]
        break;
 8006fa2:	e010      	b.n	8006fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fa4:	4b1e      	ldr	r3, [pc, #120]	@ (8007020 <UART_SetConfig+0x56c>)
 8006fa6:	61fb      	str	r3, [r7, #28]
        break;
 8006fa8:	e00d      	b.n	8006fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006faa:	f7fe f93b 	bl	8005224 <HAL_RCC_GetSysClockFreq>
 8006fae:	61f8      	str	r0, [r7, #28]
        break;
 8006fb0:	e009      	b.n	8006fc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fb6:	61fb      	str	r3, [r7, #28]
        break;
 8006fb8:	e005      	b.n	8006fc6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006fc4:	bf00      	nop
    }

    if (pclk != 0U)
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d019      	beq.n	8007000 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	085a      	lsrs	r2, r3, #1
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	441a      	add	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fde:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	2b0f      	cmp	r3, #15
 8006fe4:	d909      	bls.n	8006ffa <UART_SetConfig+0x546>
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fec:	d205      	bcs.n	8006ffa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60da      	str	r2, [r3, #12]
 8006ff8:	e002      	b.n	8007000 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800700c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007010:	4618      	mov	r0, r3
 8007012:	3728      	adds	r7, #40	@ 0x28
 8007014:	46bd      	mov	sp, r7
 8007016:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800701a:	bf00      	nop
 800701c:	40008000 	.word	0x40008000
 8007020:	00f42400 	.word	0x00f42400

08007024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007030:	f003 0308 	and.w	r3, r3, #8
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00a      	beq.n	800704e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00a      	beq.n	8007070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	430a      	orrs	r2, r1
 800706e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00a      	beq.n	8007092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	430a      	orrs	r2, r1
 8007090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	430a      	orrs	r2, r1
 80070b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	f003 0320 	and.w	r3, r3, #32
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01a      	beq.n	800713a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	430a      	orrs	r2, r1
 8007118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007122:	d10a      	bne.n	800713a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	430a      	orrs	r2, r1
 8007138:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	430a      	orrs	r2, r1
 800715a:	605a      	str	r2, [r3, #4]
  }
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b098      	sub	sp, #96	@ 0x60
 800716c:	af02      	add	r7, sp, #8
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007178:	f7fc fe32 	bl	8003de0 <HAL_GetTick>
 800717c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b08      	cmp	r3, #8
 800718a:	d12e      	bne.n	80071ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800718c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007194:	2200      	movs	r2, #0
 8007196:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f88c 	bl	80072b8 <UART_WaitOnFlagUntilTimeout>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d021      	beq.n	80071ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80071c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071cc:	e841 2300 	strex	r3, r2, [r1]
 80071d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1e6      	bne.n	80071a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2220      	movs	r2, #32
 80071dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	e062      	b.n	80072b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0304 	and.w	r3, r3, #4
 80071f4:	2b04      	cmp	r3, #4
 80071f6:	d149      	bne.n	800728c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071fc:	9300      	str	r3, [sp, #0]
 80071fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007200:	2200      	movs	r2, #0
 8007202:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f856 	bl	80072b8 <UART_WaitOnFlagUntilTimeout>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d03c      	beq.n	800728c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721a:	e853 3f00 	ldrex	r3, [r3]
 800721e:	623b      	str	r3, [r7, #32]
   return(result);
 8007220:	6a3b      	ldr	r3, [r7, #32]
 8007222:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	461a      	mov	r2, r3
 800722e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007230:	633b      	str	r3, [r7, #48]	@ 0x30
 8007232:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007234:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007238:	e841 2300 	strex	r3, r2, [r1]
 800723c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800723e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007240:	2b00      	cmp	r3, #0
 8007242:	d1e6      	bne.n	8007212 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	3308      	adds	r3, #8
 800724a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	e853 3f00 	ldrex	r3, [r3]
 8007252:	60fb      	str	r3, [r7, #12]
   return(result);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f023 0301 	bic.w	r3, r3, #1
 800725a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	3308      	adds	r3, #8
 8007262:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007264:	61fa      	str	r2, [r7, #28]
 8007266:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007268:	69b9      	ldr	r1, [r7, #24]
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	e841 2300 	strex	r3, r2, [r1]
 8007270:	617b      	str	r3, [r7, #20]
   return(result);
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1e5      	bne.n	8007244 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2220      	movs	r2, #32
 800727c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007288:	2303      	movs	r3, #3
 800728a:	e011      	b.n	80072b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2220      	movs	r2, #32
 8007290:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2220      	movs	r2, #32
 8007296:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3758      	adds	r7, #88	@ 0x58
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	603b      	str	r3, [r7, #0]
 80072c4:	4613      	mov	r3, r2
 80072c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072c8:	e04f      	b.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ca:	69bb      	ldr	r3, [r7, #24]
 80072cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d0:	d04b      	beq.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072d2:	f7fc fd85 	bl	8003de0 <HAL_GetTick>
 80072d6:	4602      	mov	r2, r0
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	69ba      	ldr	r2, [r7, #24]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d302      	bcc.n	80072e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d101      	bne.n	80072ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e04e      	b.n	800738a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d037      	beq.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	2b80      	cmp	r3, #128	@ 0x80
 80072fe:	d034      	beq.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	2b40      	cmp	r3, #64	@ 0x40
 8007304:	d031      	beq.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69db      	ldr	r3, [r3, #28]
 800730c:	f003 0308 	and.w	r3, r3, #8
 8007310:	2b08      	cmp	r3, #8
 8007312:	d110      	bne.n	8007336 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2208      	movs	r2, #8
 800731a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 f838 	bl	8007392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2208      	movs	r2, #8
 8007326:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e029      	b.n	800738a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69db      	ldr	r3, [r3, #28]
 800733c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007340:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007344:	d111      	bne.n	800736a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800734e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 f81e 	bl	8007392 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2220      	movs	r2, #32
 800735a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e00f      	b.n	800738a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	69da      	ldr	r2, [r3, #28]
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	4013      	ands	r3, r2
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	429a      	cmp	r2, r3
 8007378:	bf0c      	ite	eq
 800737a:	2301      	moveq	r3, #1
 800737c:	2300      	movne	r3, #0
 800737e:	b2db      	uxtb	r3, r3
 8007380:	461a      	mov	r2, r3
 8007382:	79fb      	ldrb	r3, [r7, #7]
 8007384:	429a      	cmp	r2, r3
 8007386:	d0a0      	beq.n	80072ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007392:	b480      	push	{r7}
 8007394:	b095      	sub	sp, #84	@ 0x54
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a2:	e853 3f00 	ldrex	r3, [r3]
 80073a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	461a      	mov	r2, r3
 80073b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80073ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80073be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80073c0:	e841 2300 	strex	r3, r2, [r1]
 80073c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80073c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1e6      	bne.n	800739a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3308      	adds	r3, #8
 80073d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d4:	6a3b      	ldr	r3, [r7, #32]
 80073d6:	e853 3f00 	ldrex	r3, [r3]
 80073da:	61fb      	str	r3, [r7, #28]
   return(result);
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	f023 0301 	bic.w	r3, r3, #1
 80073e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3308      	adds	r3, #8
 80073ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80073ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073f4:	e841 2300 	strex	r3, r2, [r1]
 80073f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1e5      	bne.n	80073cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007404:	2b01      	cmp	r3, #1
 8007406:	d118      	bne.n	800743a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	e853 3f00 	ldrex	r3, [r3]
 8007414:	60bb      	str	r3, [r7, #8]
   return(result);
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	f023 0310 	bic.w	r3, r3, #16
 800741c:	647b      	str	r3, [r7, #68]	@ 0x44
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007426:	61bb      	str	r3, [r7, #24]
 8007428:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	6979      	ldr	r1, [r7, #20]
 800742c:	69ba      	ldr	r2, [r7, #24]
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	613b      	str	r3, [r7, #16]
   return(result);
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e6      	bne.n	8007408 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2220      	movs	r2, #32
 800743e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800744e:	bf00      	nop
 8007450:	3754      	adds	r7, #84	@ 0x54
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <MX_X_CUBE_SUBG2_Init>:
uint16_t dataSendCounter = 0x00;

SM_State_t SM_State = SM_STATE_START_RX;/* The actual state running */

void MX_X_CUBE_SUBG2_Init(void)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN S2LP_Library_Init_PreTreatment */

  /* USER CODE END S2LP_Library_Init_PreTreatment */

  /* Initialize the peripherals and the SUBG2 components */
  MX_SUBG2_P2P_Init();
 800745e:	f000 f817 	bl	8007490 <MX_SUBG2_P2P_Init>
  /* USER CODE END SV */

  /* USER CODE BEGIN S2LP_Library_Init_PostTreatment */

  /* USER CODE END S2LP_Library_Init_PostTreatment */
}
 8007462:	bf00      	nop
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <MX_X_CUBE_SUBG2_Process>:
/*
 * LM background task
 */
void MX_X_CUBE_SUBG2_Process(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN S2LP_Library_Process */
  MX_SUBG2_P2P_Process(aTransmitBuffer, TxLength, aReceiveBuffer, RxLength);
 800746c:	4b04      	ldr	r3, [pc, #16]	@ (8007480 <MX_X_CUBE_SUBG2_Process+0x18>)
 800746e:	7819      	ldrb	r1, [r3, #0]
 8007470:	4b04      	ldr	r3, [pc, #16]	@ (8007484 <MX_X_CUBE_SUBG2_Process+0x1c>)
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	4a04      	ldr	r2, [pc, #16]	@ (8007488 <MX_X_CUBE_SUBG2_Process+0x20>)
 8007476:	4805      	ldr	r0, [pc, #20]	@ (800748c <MX_X_CUBE_SUBG2_Process+0x24>)
 8007478:	f000 f850 	bl	800751c <MX_SUBG2_P2P_Process>
  /* USER CODE END S2LP_Library_Process */
}
 800747c:	bf00      	nop
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20000025 	.word	0x20000025
 8007484:	200008bc 	.word	0x200008bc
 8007488:	200008c0 	.word	0x200008c0
 800748c:	20000028 	.word	0x20000028

08007490 <MX_SUBG2_P2P_Init>:
  * @brief  Initialize the EnergyHarvesting Example
  * @retval None
  */

void MX_SUBG2_P2P_Init(void)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0

  /* Initialize USER LED */
  BSP_LED_Init(LED2);
 8007496:	2000      	movs	r0, #0
 8007498:	f7fc fb48 	bl	8003b2c <BSP_LED_Init>

  /* Configure USER Key Button */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800749c:	2101      	movs	r1, #1
 800749e:	2000      	movs	r0, #0
 80074a0:	f7fc fba0 	bl	8003be4 <BSP_PB_Init>

  S2LPInterfaceInit();
 80074a4:	f000 fad6 	bl	8007a54 <S2LPInterfaceInit>

   pRadioDriver = &radio_cb;
 80074a8:	4b18      	ldr	r3, [pc, #96]	@ (800750c <MX_SUBG2_P2P_Init+0x7c>)
 80074aa:	4a19      	ldr	r2, [pc, #100]	@ (8007510 <MX_SUBG2_P2P_Init+0x80>)
 80074ac:	601a      	str	r2, [r3, #0]

  /* S2LP IRQ config */
  S2LP_GPIO_Init(&xGpioIRQ);
 80074ae:	4819      	ldr	r0, [pc, #100]	@ (8007514 <MX_SUBG2_P2P_Init+0x84>)
 80074b0:	f7fa f994 	bl	80017dc <S2LPGpioInit>

  /* S2LP Radio config */
  S2LP_RADIO_Init(&xRadioInit);
 80074b4:	4818      	ldr	r0, [pc, #96]	@ (8007518 <MX_SUBG2_P2P_Init+0x88>)
 80074b6:	f7fb fb4b 	bl	8002b50 <S2LPRadioInit>

  /* S2LP Radio set power */
  S2LP_RADIO_SetMaxPALevel(S_DISABLE);
 80074ba:	2000      	movs	r0, #0
 80074bc:	f7fb fd6a 	bl	8002f94 <S2LPRadioSetMaxPALevel>

  if(!S2LP_ManagementGetRangeExtender())
 80074c0:	f000 fc8c 	bl	8007ddc <S2LP_ManagementGetRangeExtender>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d104      	bne.n	80074d4 <MX_SUBG2_P2P_Init+0x44>
  {
    /* if we haven't an external PA, use the library function */
    S2LP_RADIO_SetPALeveldBm(POWER_INDEX,POWER_DBM);
 80074ca:	210c      	movs	r1, #12
 80074cc:	2007      	movs	r0, #7
 80074ce:	f7fb fd8d 	bl	8002fec <S2LPRadioSetPALeveldBm>
 80074d2:	e007      	b.n	80074e4 <MX_SUBG2_P2P_Init+0x54>
  else
  {
    /* in case we are using the PA board, the S2LPRadioSetPALeveldBm will be not functioning because
    the output power is affected by the amplification of this external component.
    Set the raw register. */
    uint8_t paLevelValue=0x25; /* for example, this value will give 23dBm about */
 80074d4:	2325      	movs	r3, #37	@ 0x25
 80074d6:	71fb      	strb	r3, [r7, #7]
    S2LP_WriteRegister(PA_POWER8_ADDR, 1, &paLevelValue);
 80074d8:	1dfb      	adds	r3, r7, #7
 80074da:	461a      	mov	r2, r3
 80074dc:	2101      	movs	r1, #1
 80074de:	205a      	movs	r0, #90	@ 0x5a
 80074e0:	f7fb ff90 	bl	8003404 <S2LP_WriteRegister>
  }
  S2LP_RADIO_SetPALevelMaxIndex(POWER_INDEX);
 80074e4:	2007      	movs	r0, #7
 80074e6:	f7fb fdab 	bl	8003040 <S2LPRadioSetPALevelMaxIndex>

  /* S2LP Packet config */
  pRadioDriver->PacketConfig();
 80074ea:	4b08      	ldr	r3, [pc, #32]	@ (800750c <MX_SUBG2_P2P_Init+0x7c>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	691b      	ldr	r3, [r3, #16]
 80074f0:	4798      	blx	r3

  pRadioDriver->EnableSQI();
 80074f2:	4b06      	ldr	r3, [pc, #24]	@ (800750c <MX_SUBG2_P2P_Init+0x7c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	4798      	blx	r3

  S2LP_RADIO_QI_SetRssiThreshdBm(RSSI_THRESHOLD);
 80074fa:	f06f 0077 	mvn.w	r0, #119	@ 0x77
 80074fe:	f7fa fc41 	bl	8001d84 <S2LPRadioSetRssiThreshdBm>

}
 8007502:	bf00      	nop
 8007504:	3708      	adds	r7, #8
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	20000920 	.word	0x20000920
 8007510:	20000040 	.word	0x20000040
 8007514:	20000084 	.word	0x20000084
 8007518:	20000088 	.word	0x20000088

0800751c <MX_SUBG2_P2P_Process>:
  * @brief  Process of the P2P application
  * @retval None
  */

void MX_SUBG2_P2P_Process(uint8_t *pTxBuff, uint8_t cTxlen, uint8_t* pRxBuff, uint8_t cRxlen)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b086      	sub	sp, #24
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	607a      	str	r2, [r7, #4]
 8007526:	461a      	mov	r2, r3
 8007528:	460b      	mov	r3, r1
 800752a:	72fb      	strb	r3, [r7, #11]
 800752c:	4613      	mov	r3, r2
 800752e:	72bb      	strb	r3, [r7, #10]
  uint8_t xIndex = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	75fb      	strb	r3, [r7, #23]
  uint8_t ledToggleCtr = 0;
 8007534:	2300      	movs	r3, #0
 8007536:	75bb      	strb	r3, [r7, #22]
  uint8_t  dest_addr;
  /*float rRSSIValue = 0;*/

  switch(SM_State)
 8007538:	4b9e      	ldr	r3, [pc, #632]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	2b07      	cmp	r3, #7
 800753e:	dc19      	bgt.n	8007574 <MX_SUBG2_P2P_Process+0x58>
 8007540:	2b00      	cmp	r3, #0
 8007542:	f2c0 8132 	blt.w	80077aa <MX_SUBG2_P2P_Process+0x28e>
 8007546:	2b07      	cmp	r3, #7
 8007548:	f200 812f 	bhi.w	80077aa <MX_SUBG2_P2P_Process+0x28e>
 800754c:	a201      	add	r2, pc, #4	@ (adr r2, 8007554 <MX_SUBG2_P2P_Process+0x38>)
 800754e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007552:	bf00      	nop
 8007554:	0800757d 	.word	0x0800757d
 8007558:	0800758f 	.word	0x0800758f
 800755c:	080075eb 	.word	0x080075eb
 8007560:	080076c5 	.word	0x080076c5
 8007564:	08007709 	.word	0x08007709
 8007568:	08007739 	.word	0x08007739
 800756c:	08007683 	.word	0x08007683
 8007570:	08007763 	.word	0x08007763
 8007574:	2bff      	cmp	r3, #255	@ 0xff
 8007576:	f000 810c 	beq.w	8007792 <MX_SUBG2_P2P_Process+0x276>
#if defined(USE_LOW_POWER_MODE)
    Enter_LP_mode();
#endif
    break;
}
}
 800757a:	e116      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
      AppliReceiveBuff(pRxBuff, cRxlen);
 800757c:	7abb      	ldrb	r3, [r7, #10]
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f997 	bl	80078b4 <AppliReceiveBuff>
      SM_State = SM_STATE_WAIT_FOR_RX_DONE;
 8007586:	4b8b      	ldr	r3, [pc, #556]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007588:	2201      	movs	r2, #1
 800758a:	701a      	strb	r2, [r3, #0]
    break;
 800758c:	e10d      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    if((RESET != xRxDoneFlag)||(RESET != rx_timeout)||(SET != exitTime))
 800758e:	4b8a      	ldr	r3, [pc, #552]	@ (80077b8 <MX_SUBG2_P2P_Process+0x29c>)
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10a      	bne.n	80075ae <MX_SUBG2_P2P_Process+0x92>
 8007598:	4b88      	ldr	r3, [pc, #544]	@ (80077bc <MX_SUBG2_P2P_Process+0x2a0>)
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d105      	bne.n	80075ae <MX_SUBG2_P2P_Process+0x92>
 80075a2:	4b87      	ldr	r3, [pc, #540]	@ (80077c0 <MX_SUBG2_P2P_Process+0x2a4>)
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	f000 80f9 	beq.w	80077a0 <MX_SUBG2_P2P_Process+0x284>
      if((rx_timeout==SET)||(exitTime==RESET))
 80075ae:	4b83      	ldr	r3, [pc, #524]	@ (80077bc <MX_SUBG2_P2P_Process+0x2a0>)
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d004      	beq.n	80075c2 <MX_SUBG2_P2P_Process+0xa6>
 80075b8:	4b81      	ldr	r3, [pc, #516]	@ (80077c0 <MX_SUBG2_P2P_Process+0x2a4>)
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d106      	bne.n	80075d0 <MX_SUBG2_P2P_Process+0xb4>
        rx_timeout = RESET;
 80075c2:	4b7e      	ldr	r3, [pc, #504]	@ (80077bc <MX_SUBG2_P2P_Process+0x2a0>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	701a      	strb	r2, [r3, #0]
        SM_State = SM_STATE_START_RX;
 80075c8:	4b7a      	ldr	r3, [pc, #488]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	701a      	strb	r2, [r3, #0]
    break;
 80075ce:	e0e7      	b.n	80077a0 <MX_SUBG2_P2P_Process+0x284>
      else if(xRxDoneFlag)
 80075d0:	4b79      	ldr	r3, [pc, #484]	@ (80077b8 <MX_SUBG2_P2P_Process+0x29c>)
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f000 80e2 	beq.w	80077a0 <MX_SUBG2_P2P_Process+0x284>
        xRxDoneFlag=RESET;
 80075dc:	4b76      	ldr	r3, [pc, #472]	@ (80077b8 <MX_SUBG2_P2P_Process+0x29c>)
 80075de:	2200      	movs	r2, #0
 80075e0:	701a      	strb	r2, [r3, #0]
        SM_State = SM_STATE_DATA_RECEIVED;
 80075e2:	4b74      	ldr	r3, [pc, #464]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 80075e4:	2202      	movs	r2, #2
 80075e6:	701a      	strb	r2, [r3, #0]
    break;
 80075e8:	e0da      	b.n	80077a0 <MX_SUBG2_P2P_Process+0x284>
      pRadioDriver = &radio_cb;
 80075ea:	4b76      	ldr	r3, [pc, #472]	@ (80077c4 <MX_SUBG2_P2P_Process+0x2a8>)
 80075ec:	4a76      	ldr	r2, [pc, #472]	@ (80077c8 <MX_SUBG2_P2P_Process+0x2ac>)
 80075ee:	601a      	str	r2, [r3, #0]
      pRadioDriver->GetRxPacket(pRxBuff,&cRxlen);
 80075f0:	4b74      	ldr	r3, [pc, #464]	@ (80077c4 <MX_SUBG2_P2P_Process+0x2a8>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	f107 020a 	add.w	r2, r7, #10
 80075fa:	4611      	mov	r1, r2
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	4798      	blx	r3
      xRxFrame.Cmd = pRxBuff[0];
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	781a      	ldrb	r2, [r3, #0]
 8007604:	4b71      	ldr	r3, [pc, #452]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007606:	70da      	strb	r2, [r3, #3]
      xRxFrame.CmdLen = pRxBuff[1];
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	785a      	ldrb	r2, [r3, #1]
 800760c:	4b6f      	ldr	r3, [pc, #444]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 800760e:	709a      	strb	r2, [r3, #2]
      xRxFrame.Cmdtag = pRxBuff[2];
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	789a      	ldrb	r2, [r3, #2]
 8007614:	4b6d      	ldr	r3, [pc, #436]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007616:	701a      	strb	r2, [r3, #0]
      xRxFrame.CmdType = pRxBuff[3];
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	78da      	ldrb	r2, [r3, #3]
 800761c:	4b6b      	ldr	r3, [pc, #428]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 800761e:	705a      	strb	r2, [r3, #1]
      xRxFrame.DataLen = pRxBuff[4];
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	791a      	ldrb	r2, [r3, #4]
 8007624:	4b69      	ldr	r3, [pc, #420]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007626:	711a      	strb	r2, [r3, #4]
      for (xIndex = 5; xIndex < cRxlen; xIndex++)
 8007628:	2305      	movs	r3, #5
 800762a:	75fb      	strb	r3, [r7, #23]
 800762c:	e00c      	b.n	8007648 <MX_SUBG2_P2P_Process+0x12c>
        xTxFrame.DataBuff[xIndex-5] = pRxBuff[xIndex];
 800762e:	7dfb      	ldrb	r3, [r7, #23]
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	441a      	add	r2, r3
 8007634:	4b66      	ldr	r3, [pc, #408]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 8007636:	6899      	ldr	r1, [r3, #8]
 8007638:	7dfb      	ldrb	r3, [r7, #23]
 800763a:	3b05      	subs	r3, #5
 800763c:	440b      	add	r3, r1
 800763e:	7812      	ldrb	r2, [r2, #0]
 8007640:	701a      	strb	r2, [r3, #0]
      for (xIndex = 5; xIndex < cRxlen; xIndex++)
 8007642:	7dfb      	ldrb	r3, [r7, #23]
 8007644:	3301      	adds	r3, #1
 8007646:	75fb      	strb	r3, [r7, #23]
 8007648:	7abb      	ldrb	r3, [r7, #10]
 800764a:	7dfa      	ldrb	r2, [r7, #23]
 800764c:	429a      	cmp	r2, r3
 800764e:	d3ee      	bcc.n	800762e <MX_SUBG2_P2P_Process+0x112>
      if(xRxFrame.Cmd == LED_TOGGLE)
 8007650:	4b5e      	ldr	r3, [pc, #376]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007652:	78db      	ldrb	r3, [r3, #3]
 8007654:	2bff      	cmp	r3, #255	@ 0xff
 8007656:	d105      	bne.n	8007664 <MX_SUBG2_P2P_Process+0x148>
         MasterFlag = 0;
 8007658:	4b5e      	ldr	r3, [pc, #376]	@ (80077d4 <MX_SUBG2_P2P_Process+0x2b8>)
 800765a:	2200      	movs	r2, #0
 800765c:	601a      	str	r2, [r3, #0]
        SM_State = SM_STATE_TOGGLE_LED;
 800765e:	4b55      	ldr	r3, [pc, #340]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007660:	2207      	movs	r2, #7
 8007662:	701a      	strb	r2, [r3, #0]
      logUsart("Received Buffer: %s\r", (char *)(pRxBuff + 5));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	3305      	adds	r3, #5
 8007668:	4619      	mov	r1, r3
 800766a:	485b      	ldr	r0, [pc, #364]	@ (80077d8 <MX_SUBG2_P2P_Process+0x2bc>)
 800766c:	f000 fb00 	bl	8007c70 <logUsart>
      if(xRxFrame.Cmd == ACK_OK)
 8007670:	4b56      	ldr	r3, [pc, #344]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007672:	78db      	ldrb	r3, [r3, #3]
 8007674:	2b01      	cmp	r3, #1
 8007676:	f040 8095 	bne.w	80077a4 <MX_SUBG2_P2P_Process+0x288>
        SM_State = SM_STATE_ACK_RECEIVED;
 800767a:	4b4e      	ldr	r3, [pc, #312]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 800767c:	2205      	movs	r2, #5
 800767e:	701a      	strb	r2, [r3, #0]
    break;
 8007680:	e090      	b.n	80077a4 <MX_SUBG2_P2P_Process+0x288>
      xTxFrame.Cmd = ACK_OK;
 8007682:	4b53      	ldr	r3, [pc, #332]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 8007684:	2201      	movs	r2, #1
 8007686:	70da      	strb	r2, [r3, #3]
      xTxFrame.CmdLen = 0x01;
 8007688:	4b51      	ldr	r3, [pc, #324]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 800768a:	2201      	movs	r2, #1
 800768c:	709a      	strb	r2, [r3, #2]
      xTxFrame.Cmdtag = xRxFrame.Cmdtag;
 800768e:	4b4f      	ldr	r3, [pc, #316]	@ (80077cc <MX_SUBG2_P2P_Process+0x2b0>)
 8007690:	781a      	ldrb	r2, [r3, #0]
 8007692:	4b4f      	ldr	r3, [pc, #316]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 8007694:	701a      	strb	r2, [r3, #0]
      xTxFrame.CmdType = APPLI_CMD;
 8007696:	4b4e      	ldr	r3, [pc, #312]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 8007698:	2211      	movs	r2, #17
 800769a:	705a      	strb	r2, [r3, #1]
	  xTxFrame.DataBuff = &pRxBuff[5];
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	3305      	adds	r3, #5
 80076a0:	4a4b      	ldr	r2, [pc, #300]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076a2:	6093      	str	r3, [r2, #8]
      xTxFrame.DataLen = cTxlen;
 80076a4:	4a4a      	ldr	r2, [pc, #296]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076a6:	7afb      	ldrb	r3, [r7, #11]
 80076a8:	7113      	strb	r3, [r2, #4]
      HAL_Delay(DELAY_TX_LED_GLOW);
 80076aa:	2064      	movs	r0, #100	@ 0x64
 80076ac:	f7fc fba4 	bl	8003df8 <HAL_Delay>
      AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 80076b0:	4b47      	ldr	r3, [pc, #284]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076b2:	791b      	ldrb	r3, [r3, #4]
 80076b4:	4619      	mov	r1, r3
 80076b6:	4846      	ldr	r0, [pc, #280]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076b8:	f000 f894 	bl	80077e4 <AppliSendBuff>
      SM_State = SM_STATE_WAIT_FOR_TX_DONE;
 80076bc:	4b3d      	ldr	r3, [pc, #244]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 80076be:	2204      	movs	r2, #4
 80076c0:	701a      	strb	r2, [r3, #0]
    break;
 80076c2:	e072      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
      xTxFrame.Cmd = LED_TOGGLE;
 80076c4:	4b42      	ldr	r3, [pc, #264]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076c6:	22ff      	movs	r2, #255	@ 0xff
 80076c8:	70da      	strb	r2, [r3, #3]
      xTxFrame.CmdLen = 0x01;
 80076ca:	4b41      	ldr	r3, [pc, #260]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	709a      	strb	r2, [r3, #2]
      xTxFrame.Cmdtag = txCounter++;
 80076d0:	4b42      	ldr	r3, [pc, #264]	@ (80077dc <MX_SUBG2_P2P_Process+0x2c0>)
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	b291      	uxth	r1, r2
 80076d8:	4a40      	ldr	r2, [pc, #256]	@ (80077dc <MX_SUBG2_P2P_Process+0x2c0>)
 80076da:	8011      	strh	r1, [r2, #0]
 80076dc:	b2da      	uxtb	r2, r3
 80076de:	4b3c      	ldr	r3, [pc, #240]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076e0:	701a      	strb	r2, [r3, #0]
      xTxFrame.CmdType = APPLI_CMD;
 80076e2:	4b3b      	ldr	r3, [pc, #236]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076e4:	2211      	movs	r2, #17
 80076e6:	705a      	strb	r2, [r3, #1]
      xTxFrame.DataBuff = pTxBuff;
 80076e8:	4a39      	ldr	r2, [pc, #228]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6093      	str	r3, [r2, #8]
      xTxFrame.DataLen = cTxlen;
 80076ee:	4a38      	ldr	r2, [pc, #224]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076f0:	7afb      	ldrb	r3, [r7, #11]
 80076f2:	7113      	strb	r3, [r2, #4]
      AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 80076f4:	4b36      	ldr	r3, [pc, #216]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076f6:	791b      	ldrb	r3, [r3, #4]
 80076f8:	4619      	mov	r1, r3
 80076fa:	4835      	ldr	r0, [pc, #212]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 80076fc:	f000 f872 	bl	80077e4 <AppliSendBuff>
      SM_State = SM_STATE_WAIT_FOR_TX_DONE;
 8007700:	4b2c      	ldr	r3, [pc, #176]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007702:	2204      	movs	r2, #4
 8007704:	701a      	strb	r2, [r3, #0]
    break;
 8007706:	e050      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    if(xTxDoneFlag)
 8007708:	4b35      	ldr	r3, [pc, #212]	@ (80077e0 <MX_SUBG2_P2P_Process+0x2c4>)
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	b2db      	uxtb	r3, r3
 800770e:	2b00      	cmp	r3, #0
 8007710:	d04a      	beq.n	80077a8 <MX_SUBG2_P2P_Process+0x28c>
      xTxDoneFlag = RESET;
 8007712:	4b33      	ldr	r3, [pc, #204]	@ (80077e0 <MX_SUBG2_P2P_Process+0x2c4>)
 8007714:	2200      	movs	r2, #0
 8007716:	701a      	strb	r2, [r3, #0]
      if(xTxFrame.Cmd == LED_TOGGLE)
 8007718:	4b2d      	ldr	r3, [pc, #180]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 800771a:	78db      	ldrb	r3, [r3, #3]
 800771c:	2bff      	cmp	r3, #255	@ 0xff
 800771e:	d103      	bne.n	8007728 <MX_SUBG2_P2P_Process+0x20c>
        SM_State = SM_STATE_START_RX;
 8007720:	4b24      	ldr	r3, [pc, #144]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007722:	2200      	movs	r2, #0
 8007724:	701a      	strb	r2, [r3, #0]
    break;
 8007726:	e03f      	b.n	80077a8 <MX_SUBG2_P2P_Process+0x28c>
      else if(xTxFrame.Cmd == ACK_OK)
 8007728:	4b29      	ldr	r3, [pc, #164]	@ (80077d0 <MX_SUBG2_P2P_Process+0x2b4>)
 800772a:	78db      	ldrb	r3, [r3, #3]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d13b      	bne.n	80077a8 <MX_SUBG2_P2P_Process+0x28c>
        SM_State = SM_STATE_IDLE;
 8007730:	4b20      	ldr	r3, [pc, #128]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007732:	22ff      	movs	r2, #255	@ 0xff
 8007734:	701a      	strb	r2, [r3, #0]
    break;
 8007736:	e037      	b.n	80077a8 <MX_SUBG2_P2P_Process+0x28c>
   if (MasterFlag == 1)
 8007738:	4b26      	ldr	r3, [pc, #152]	@ (80077d4 <MX_SUBG2_P2P_Process+0x2b8>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b01      	cmp	r3, #1
 800773e:	d10c      	bne.n	800775a <MX_SUBG2_P2P_Process+0x23e>
    for(; ledToggleCtr<4; ledToggleCtr++)
 8007740:	e008      	b.n	8007754 <MX_SUBG2_P2P_Process+0x238>
      BSP_LED_Toggle(LED2);
 8007742:	2000      	movs	r0, #0
 8007744:	f7fc fa30 	bl	8003ba8 <BSP_LED_Toggle>
      HAL_Delay(DELAY_RX_LED_TOGGLE);
 8007748:	2064      	movs	r0, #100	@ 0x64
 800774a:	f7fc fb55 	bl	8003df8 <HAL_Delay>
    for(; ledToggleCtr<4; ledToggleCtr++)
 800774e:	7dbb      	ldrb	r3, [r7, #22]
 8007750:	3301      	adds	r3, #1
 8007752:	75bb      	strb	r3, [r7, #22]
 8007754:	7dbb      	ldrb	r3, [r7, #22]
 8007756:	2b03      	cmp	r3, #3
 8007758:	d9f3      	bls.n	8007742 <MX_SUBG2_P2P_Process+0x226>
   SM_State = SM_STATE_IDLE;
 800775a:	4b16      	ldr	r3, [pc, #88]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 800775c:	22ff      	movs	r2, #255	@ 0xff
 800775e:	701a      	strb	r2, [r3, #0]
    break;
 8007760:	e023      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    BSP_LED_On(LED2);
 8007762:	2000      	movs	r0, #0
 8007764:	f7fc f9f4 	bl	8003b50 <BSP_LED_On>
    dest_addr = RadioGetReceivedDestinationAddress();
 8007768:	f7fa f940 	bl	80019ec <S2LPGetReceivedDestinationAddress>
 800776c:	4603      	mov	r3, r0
 800776e:	757b      	strb	r3, [r7, #21]
    if ((dest_addr == MULTICAST_ADDRESS) || (dest_addr == BROADCAST_ADDRESS))
 8007770:	7d7b      	ldrb	r3, [r7, #21]
 8007772:	2bee      	cmp	r3, #238	@ 0xee
 8007774:	d002      	beq.n	800777c <MX_SUBG2_P2P_Process+0x260>
 8007776:	7d7b      	ldrb	r3, [r7, #21]
 8007778:	2bff      	cmp	r3, #255	@ 0xff
 800777a:	d106      	bne.n	800778a <MX_SUBG2_P2P_Process+0x26e>
      HAL_Delay(DELAY_TX_LED_GLOW);
 800777c:	2064      	movs	r0, #100	@ 0x64
 800777e:	f7fc fb3b 	bl	8003df8 <HAL_Delay>
      SM_State = SM_STATE_IDLE;
 8007782:	4b0c      	ldr	r3, [pc, #48]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 8007784:	22ff      	movs	r2, #255	@ 0xff
 8007786:	701a      	strb	r2, [r3, #0]
    break;
 8007788:	e00f      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
      SM_State = SM_STATE_SEND_ACK;
 800778a:	4b0a      	ldr	r3, [pc, #40]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 800778c:	2206      	movs	r2, #6
 800778e:	701a      	strb	r2, [r3, #0]
    break;
 8007790:	e00b      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    BSP_LED_Off(LED2);
 8007792:	2000      	movs	r0, #0
 8007794:	f7fc f9f2 	bl	8003b7c <BSP_LED_Off>
    SM_State = SM_STATE_START_RX;
 8007798:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <MX_SUBG2_P2P_Process+0x298>)
 800779a:	2200      	movs	r2, #0
 800779c:	701a      	strb	r2, [r3, #0]
    break;
 800779e:	e004      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    break;
 80077a0:	bf00      	nop
 80077a2:	e002      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    break;
 80077a4:	bf00      	nop
 80077a6:	e000      	b.n	80077aa <MX_SUBG2_P2P_Process+0x28e>
    break;
 80077a8:	bf00      	nop
}
 80077aa:	bf00      	nop
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	200009ac 	.word	0x200009ac
 80077b8:	20000928 	.word	0x20000928
 80077bc:	2000092a 	.word	0x2000092a
 80077c0:	2000092b 	.word	0x2000092b
 80077c4:	20000920 	.word	0x20000920
 80077c8:	20000040 	.word	0x20000040
 80077cc:	2000093c 	.word	0x2000093c
 80077d0:	20000930 	.word	0x20000930
 80077d4:	20000924 	.word	0x20000924
 80077d8:	0800c98c 	.word	0x0800c98c
 80077dc:	200009aa 	.word	0x200009aa
 80077e0:	20000929 	.word	0x20000929

080077e4 <AppliSendBuff>:
* @param  AppliFrame_t *xTxFrame = Pointer to AppliFrame_t structure
*         uint8_t cTxlen = Length of aTransmitBuffer
* @retval None
*/
void AppliSendBuff(AppliFrame_t *xTxFrame, uint8_t cTxlen)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	460b      	mov	r3, r1
 80077ee:	70fb      	strb	r3, [r7, #3]
  uint8_t xIndex = 0;
 80077f0:	2300      	movs	r3, #0
 80077f2:	73fb      	strb	r3, [r7, #15]
  uint8_t trxLength = 0;
 80077f4:	2300      	movs	r3, #0
 80077f6:	73bb      	strb	r3, [r7, #14]
  pRadioDriver = &radio_cb;
 80077f8:	4b29      	ldr	r3, [pc, #164]	@ (80078a0 <AppliSendBuff+0xbc>)
 80077fa:	4a2a      	ldr	r2, [pc, #168]	@ (80078a4 <AppliSendBuff+0xc0>)
 80077fc:	601a      	str	r2, [r3, #0]
  Radio_PktStackLlpInit(&xStackLLPInit);

#endif

#ifdef USE_BASIC_PROTOCOL
  S2LP_PCKT_BASIC_AddressesInit(&xAddressInit);
 80077fe:	482a      	ldr	r0, [pc, #168]	@ (80078a8 <AppliSendBuff+0xc4>)
 8007800:	f7fa fa06 	bl	8001c10 <S2LPPktBasicAddressesInit>
#endif

  TxFrameBuff[0] = xTxFrame->Cmd;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	78da      	ldrb	r2, [r3, #3]
 8007808:	4b28      	ldr	r3, [pc, #160]	@ (80078ac <AppliSendBuff+0xc8>)
 800780a:	701a      	strb	r2, [r3, #0]
  TxFrameBuff[1] = xTxFrame->CmdLen;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	789a      	ldrb	r2, [r3, #2]
 8007810:	4b26      	ldr	r3, [pc, #152]	@ (80078ac <AppliSendBuff+0xc8>)
 8007812:	705a      	strb	r2, [r3, #1]
  TxFrameBuff[2] = xTxFrame->Cmdtag;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	781a      	ldrb	r2, [r3, #0]
 8007818:	4b24      	ldr	r3, [pc, #144]	@ (80078ac <AppliSendBuff+0xc8>)
 800781a:	709a      	strb	r2, [r3, #2]
  TxFrameBuff[3] = xTxFrame->CmdType;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	785a      	ldrb	r2, [r3, #1]
 8007820:	4b22      	ldr	r3, [pc, #136]	@ (80078ac <AppliSendBuff+0xc8>)
 8007822:	70da      	strb	r2, [r3, #3]
  TxFrameBuff[4] = xTxFrame->DataLen;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	791a      	ldrb	r2, [r3, #4]
 8007828:	4b20      	ldr	r3, [pc, #128]	@ (80078ac <AppliSendBuff+0xc8>)
 800782a:	711a      	strb	r2, [r3, #4]

  for(; xIndex < xTxFrame->DataLen; xIndex++)
 800782c:	e00b      	b.n	8007846 <AppliSendBuff+0x62>
  {
    TxFrameBuff[xIndex+5] =  xTxFrame->DataBuff[xIndex];
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689a      	ldr	r2, [r3, #8]
 8007832:	7bfb      	ldrb	r3, [r7, #15]
 8007834:	441a      	add	r2, r3
 8007836:	7bfb      	ldrb	r3, [r7, #15]
 8007838:	3305      	adds	r3, #5
 800783a:	7811      	ldrb	r1, [r2, #0]
 800783c:	4a1b      	ldr	r2, [pc, #108]	@ (80078ac <AppliSendBuff+0xc8>)
 800783e:	54d1      	strb	r1, [r2, r3]
  for(; xIndex < xTxFrame->DataLen; xIndex++)
 8007840:	7bfb      	ldrb	r3, [r7, #15]
 8007842:	3301      	adds	r3, #1
 8007844:	73fb      	strb	r3, [r7, #15]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	791b      	ldrb	r3, [r3, #4]
 800784a:	7bfa      	ldrb	r2, [r7, #15]
 800784c:	429a      	cmp	r2, r3
 800784e:	d3ee      	bcc.n	800782e <AppliSendBuff+0x4a>
  }

  trxLength = (xIndex+5);
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	3305      	adds	r3, #5
 8007854:	73bb      	strb	r3, [r7, #14]

  S2LP_GPIO_IrqDeInit(NULL);
 8007856:	2000      	movs	r0, #0
 8007858:	f7f9 ffde 	bl	8001818 <S2LPGpioIrqDeInit>

  pRadioDriver->EnableTxIrq();
 800785c:	4b10      	ldr	r3, [pc, #64]	@ (80078a0 <AppliSendBuff+0xbc>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	4798      	blx	r3
  /* payload length config */
  pRadioDriver->SetPayloadLen(trxLength);
 8007864:	4b0e      	ldr	r3, [pc, #56]	@ (80078a0 <AppliSendBuff+0xbc>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	7bba      	ldrb	r2, [r7, #14]
 800786c:	4610      	mov	r0, r2
 800786e:	4798      	blx	r3
  /* rx timeout config */
  pRadioDriver->SetRxTimeout(RECEIVE_TIMEOUT);
 8007870:	4b0b      	ldr	r3, [pc, #44]	@ (80078a0 <AppliSendBuff+0xbc>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007876:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80078b0 <AppliSendBuff+0xcc>
 800787a:	4798      	blx	r3
  /* IRQ registers blanking */

  S2LP_GPIO_IrqClearStatus();
 800787c:	f7fa f876 	bl	800196c <S2LPGpioIrqClearStatus>
  /* destination address */
  pRadioDriver->SetDestinationAddress(DESTINATION_ADDRESS);
 8007880:	4b07      	ldr	r3, [pc, #28]	@ (80078a0 <AppliSendBuff+0xbc>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	2044      	movs	r0, #68	@ 0x44
 8007888:	4798      	blx	r3

  /* send the TX command */
  pRadioDriver->StartTx(TxFrameBuff, trxLength);
 800788a:	4b05      	ldr	r3, [pc, #20]	@ (80078a0 <AppliSendBuff+0xbc>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007890:	7bba      	ldrb	r2, [r7, #14]
 8007892:	4611      	mov	r1, r2
 8007894:	4805      	ldr	r0, [pc, #20]	@ (80078ac <AppliSendBuff+0xc8>)
 8007896:	4798      	blx	r3
}
 8007898:	bf00      	nop
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	20000920 	.word	0x20000920
 80078a4:	20000040 	.word	0x20000040
 80078a8:	200000ac 	.word	0x200000ac
 80078ac:	20000948 	.word	0x20000948
 80078b0:	44fa0000 	.word	0x44fa0000

080078b4 <AppliReceiveBuff>:
* @param  uint8_t *RxFrameBuff = Pointer to ReceiveBuffer
*         uint8_t cRxlen = length of ReceiveBuffer
* @retval None
*/
void AppliReceiveBuff(uint8_t *RxFrameBuff, uint8_t cRxlen)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	70fb      	strb	r3, [r7, #3]
  /*float rRSSIValue = 0;*/
  exitTime = SET;
 80078c0:	4b17      	ldr	r3, [pc, #92]	@ (8007920 <AppliReceiveBuff+0x6c>)
 80078c2:	2201      	movs	r2, #1
 80078c4:	701a      	strb	r2, [r3, #0]
  exitCounter = TIME_TO_EXIT_RX;
 80078c6:	4b17      	ldr	r3, [pc, #92]	@ (8007924 <AppliReceiveBuff+0x70>)
 80078c8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80078cc:	801a      	strh	r2, [r3, #0]
    RadioPktStackFilterOnSourceAddress(S_DISABLE);
  }
#endif

  //RadioPktBasicAddressesInit(&xAddressInit);
  S2LP_PCKT_BASIC_AddressesInit(&xAddressInit);
 80078ce:	4816      	ldr	r0, [pc, #88]	@ (8007928 <AppliReceiveBuff+0x74>)
 80078d0:	f7fa f99e 	bl	8001c10 <S2LPPktBasicAddressesInit>

  pRadioDriver = &radio_cb;
 80078d4:	4b15      	ldr	r3, [pc, #84]	@ (800792c <AppliReceiveBuff+0x78>)
 80078d6:	4a16      	ldr	r2, [pc, #88]	@ (8007930 <AppliReceiveBuff+0x7c>)
 80078d8:	601a      	str	r2, [r3, #0]
  /* S2LP IRQs disable */
  S2LP_GPIO_IrqDeInit(NULL);
 80078da:	2000      	movs	r0, #0
 80078dc:	f7f9 ff9c 	bl	8001818 <S2LPGpioIrqDeInit>
  /* S2LP IRQs enable */

  pRadioDriver->EnableRxIrq();
 80078e0:	4b12      	ldr	r3, [pc, #72]	@ (800792c <AppliReceiveBuff+0x78>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	4798      	blx	r3
  /* payload length config */
  pRadioDriver->SetPayloadLen(PAYLOAD_LEN);
 80078e8:	4b10      	ldr	r3, [pc, #64]	@ (800792c <AppliReceiveBuff+0x78>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	2019      	movs	r0, #25
 80078f0:	4798      	blx	r3
  /* rx timeout config */

  S2LP_TIM_SetRxTimerMs(700.0);
 80078f2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8007934 <AppliReceiveBuff+0x80>
 80078f6:	f7fb fd19 	bl	800332c <S2LPTimerSetRxTimerMs>
  SET_INFINITE_RX_TIMEOUT();
 80078fa:	2000      	movs	r0, #0
 80078fc:	f7fb fcb2 	bl	8003264 <S2LPTimerSetRxTimerCounter>

  pRadioDriver->SetDestinationAddress(DESTINATION_ADDRESS);
 8007900:	4b0a      	ldr	r3, [pc, #40]	@ (800792c <AppliReceiveBuff+0x78>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	2044      	movs	r0, #68	@ 0x44
 8007908:	4798      	blx	r3
  /* IRQ registers blanking */
  S2LP_GPIO_IrqClearStatus();
 800790a:	f7fa f82f 	bl	800196c <S2LPGpioIrqClearStatus>

  /* RX command */
  pRadioDriver->StartRx();
 800790e:	4b07      	ldr	r3, [pc, #28]	@ (800792c <AppliReceiveBuff+0x78>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	4798      	blx	r3
  /* destination address */
}
 8007916:	bf00      	nop
 8007918:	3708      	adds	r7, #8
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	2000092b 	.word	0x2000092b
 8007924:	200009a8 	.word	0x200009a8
 8007928:	200000ac 	.word	0x200000ac
 800792c:	20000920 	.word	0x20000920
 8007930:	20000040 	.word	0x20000040
 8007934:	442f0000 	.word	0x442f0000

08007938 <BasicProtocolInit>:
* @brief  This function initializes the BASIC Packet handler of S2LP
* @param  None
* @retval None
*/
void BasicProtocolInit(void)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	af00      	add	r7, sp, #0
  /* RAdio Packet config */
 S2LP_PCKT_BASIC_Init(&xBasicInit);
 800793c:	4802      	ldr	r0, [pc, #8]	@ (8007948 <BasicProtocolInit+0x10>)
 800793e:	f7fa f881 	bl	8001a44 <S2LPPktBasicInit>
}
 8007942:	bf00      	nop
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	2000009c 	.word	0x2000009c

0800794c <Set_KeyStatus>:
* @brief  This routine updates the respective status for key press.
* @param  None
* @retval None
*/
void Set_KeyStatus(FlagStatus val)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	4603      	mov	r3, r0
 8007954:	71fb      	strb	r3, [r7, #7]
  if(val==SET)
 8007956:	79fb      	ldrb	r3, [r7, #7]
 8007958:	2b01      	cmp	r3, #1
 800795a:	d106      	bne.n	800796a <Set_KeyStatus+0x1e>
  {
    SM_State = SM_STATE_SEND_DATA;
 800795c:	4b07      	ldr	r3, [pc, #28]	@ (800797c <Set_KeyStatus+0x30>)
 800795e:	2203      	movs	r2, #3
 8007960:	701a      	strb	r2, [r3, #0]
    MasterFlag = 1;
 8007962:	4b07      	ldr	r3, [pc, #28]	@ (8007980 <Set_KeyStatus+0x34>)
 8007964:	2201      	movs	r2, #1
 8007966:	601a      	str	r2, [r3, #0]
  }
  else
    MasterFlag = 0;
}
 8007968:	e002      	b.n	8007970 <Set_KeyStatus+0x24>
    MasterFlag = 0;
 800796a:	4b05      	ldr	r3, [pc, #20]	@ (8007980 <Set_KeyStatus+0x34>)
 800796c:	2200      	movs	r2, #0
 800796e:	601a      	str	r2, [r3, #0]
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr
 800797c:	200009ac 	.word	0x200009ac
 8007980:	20000924 	.word	0x20000924

08007984 <P2PInterruptHandler>:
*         to manage the S2LP IRQ configured to be notified on the S2LP GPIO_3.
* @param  None
* @retval None
*/
static void P2PInterruptHandler(void)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
  S2LP_GPIO_IrqGetStatus(&xIrqStatus);
 800798a:	4824      	ldr	r0, [pc, #144]	@ (8007a1c <P2PInterruptHandler+0x98>)
 800798c:	f7f9 ffc0 	bl	8001910 <S2LPGpioIrqGetStatus>

  /* Check the S2LP TX_DATA_SENT IRQ flag */
  if(
     (xIrqStatus.IRQ_TX_DATA_SENT)
 8007990:	4b22      	ldr	r3, [pc, #136]	@ (8007a1c <P2PInterruptHandler+0x98>)
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	f003 0304 	and.w	r3, r3, #4
 8007998:	b2db      	uxtb	r3, r3
  if(
 800799a:	2b00      	cmp	r3, #0
 800799c:	d002      	beq.n	80079a4 <P2PInterruptHandler+0x20>
    }
    S2LP_RADIO_QI_SetRssiThreshdBm(RSSI_THRESHOLD);

#endif

    xTxDoneFlag = SET;
 800799e:	4b20      	ldr	r3, [pc, #128]	@ (8007a20 <P2PInterruptHandler+0x9c>)
 80079a0:	2201      	movs	r2, #1
 80079a2:	701a      	strb	r2, [r3, #0]
  }

  /* Check the S2LP RX_DATA_READY IRQ flag */
  if((xIrqStatus.IRQ_RX_DATA_READY))
 80079a4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a1c <P2PInterruptHandler+0x98>)
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	f003 0301 	and.w	r3, r3, #1
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d002      	beq.n	80079b8 <P2PInterruptHandler+0x34>
  {
    xRxDoneFlag = SET;
 80079b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007a24 <P2PInterruptHandler+0xa0>)
 80079b4:	2201      	movs	r2, #1
 80079b6:	701a      	strb	r2, [r3, #0]
  }

  /* Restart receive after receive timeout*/
  if (xIrqStatus.IRQ_RX_TIMEOUT)
 80079b8:	4b18      	ldr	r3, [pc, #96]	@ (8007a1c <P2PInterruptHandler+0x98>)
 80079ba:	78db      	ldrb	r3, [r3, #3]
 80079bc:	f003 0310 	and.w	r3, r3, #16
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d010      	beq.n	80079e8 <P2PInterruptHandler+0x64>
  {
    rx_timeout = SET;
 80079c6:	4b18      	ldr	r3, [pc, #96]	@ (8007a28 <P2PInterruptHandler+0xa4>)
 80079c8:	2201      	movs	r2, #1
 80079ca:	701a      	strb	r2, [r3, #0]
    S2LP_CMD_StrobeRx();
 80079cc:	2390      	movs	r3, #144	@ 0x90
 80079ce:	71fb      	strb	r3, [r7, #7]
 80079d0:	1dfb      	adds	r3, r7, #7
 80079d2:	461a      	mov	r2, r3
 80079d4:	2101      	movs	r1, #1
 80079d6:	2076      	movs	r0, #118	@ 0x76
 80079d8:	f7fb fd14 	bl	8003404 <S2LP_WriteRegister>
 80079dc:	2003      	movs	r0, #3
 80079de:	f7fc f899 	bl	8003b14 <FEM_Operation>
 80079e2:	2061      	movs	r0, #97	@ 0x61
 80079e4:	f7f9 fed0 	bl	8001788 <S2LPCmdStrobeCommand>
  }

  /* Check the S2LP RX_DATA_DISC IRQ flag */
  if(xIrqStatus.IRQ_RX_DATA_DISC)
 80079e8:	4b0c      	ldr	r3, [pc, #48]	@ (8007a1c <P2PInterruptHandler+0x98>)
 80079ea:	781b      	ldrb	r3, [r3, #0]
 80079ec:	f003 0302 	and.w	r3, r3, #2
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00d      	beq.n	8007a12 <P2PInterruptHandler+0x8e>
  {
    /* RX command - to ensure the device will be ready for the next reception */
    S2LP_CMD_StrobeRx();
 80079f6:	2390      	movs	r3, #144	@ 0x90
 80079f8:	71bb      	strb	r3, [r7, #6]
 80079fa:	1dbb      	adds	r3, r7, #6
 80079fc:	461a      	mov	r2, r3
 80079fe:	2101      	movs	r1, #1
 8007a00:	2076      	movs	r0, #118	@ 0x76
 8007a02:	f7fb fcff 	bl	8003404 <S2LP_WriteRegister>
 8007a06:	2003      	movs	r0, #3
 8007a08:	f7fc f884 	bl	8003b14 <FEM_Operation>
 8007a0c:	2061      	movs	r0, #97	@ 0x61
 8007a0e:	f7f9 febb 	bl	8001788 <S2LPCmdStrobeCommand>
  }
}
 8007a12:	bf00      	nop
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	2000092c 	.word	0x2000092c
 8007a20:	20000929 	.word	0x20000929
 8007a24:	20000928 	.word	0x20000928
 8007a28:	2000092a 	.word	0x2000092a

08007a2c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	4603      	mov	r3, r0
 8007a34:	71fb      	strb	r3, [r7, #7]
 if(Button==BUTTON_USER)
 8007a36:	79fb      	ldrb	r3, [r7, #7]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d103      	bne.n	8007a44 <BSP_PB_Callback+0x18>
  {
   Set_KeyStatus(SET);
 8007a3c:	2001      	movs	r0, #1
 8007a3e:	f7ff ff85 	bl	800794c <Set_KeyStatus>
  }
  else
    Set_KeyStatus(RESET);
}
 8007a42:	e002      	b.n	8007a4a <BSP_PB_Callback+0x1e>
    Set_KeyStatus(RESET);
 8007a44:	2000      	movs	r0, #0
 8007a46:	f7ff ff81 	bl	800794c <Set_KeyStatus>
}
 8007a4a:	bf00      	nop
 8007a4c:	3708      	adds	r7, #8
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <S2LPInterfaceInit>:
* @brief  Read the status register.
* @param  None
* @retval Status
*/
void S2LPInterfaceInit(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
  /* Initialize the SDN pin micro side */
  S2868A1_RADIO_Init();
 8007a58:	f7fb fea0 	bl	800379c <S2868A1_RADIO_Init>

  if( S2LP_Init() != S2LP_OK)
 8007a5c:	f7fb fcc2 	bl	80033e4 <S2LP_Init>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d001      	beq.n	8007a6a <S2LPInterfaceInit+0x16>
   {
    /* Initialization Error */
     while(1){};
 8007a66:	bf00      	nop
 8007a68:	e7fd      	b.n	8007a66 <S2LPInterfaceInit+0x12>
   }

  /* EepromSpiInitialization(); */
  S2868A1_EEPROM_Init(EEPROM_INSTANCE);
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	f7fb ff1c 	bl	80038a8 <S2868A1_EEPROM_Init>

  /* S2LP ON */
  S2868A1_RADIO_EnterShutdown();
 8007a70:	f7fb fec6 	bl	8003800 <S2868A1_RADIO_EnterShutdown>
  S2868A1_RADIO_ExitShutdown();
 8007a74:	f7fb fed0 	bl	8003818 <S2868A1_RADIO_ExitShutdown>

  S2LP_ManagementIdentificationRFBoard();
 8007a78:	f000 f9bc 	bl	8007df4 <S2LP_ManagementIdentificationRFBoard>

  /* if the board has eeprom, we can compensate the offset calling S2LP_ManagementGetOffset
  (if eeprom is not present this fcn will return 0) */
  xRadioInit.lFrequencyBase = (uint32_t) BASE_FREQUENCY + S2LP_ManagementGetOffset();
 8007a7c:	f000 f946 	bl	8007d0c <S2LP_ManagementGetOffset>
 8007a80:	4603      	mov	r3, r0
 8007a82:	461a      	mov	r2, r3
 8007a84:	4b05      	ldr	r3, [pc, #20]	@ (8007a9c <S2LPInterfaceInit+0x48>)
 8007a86:	4413      	add	r3, r2
 8007a88:	4a05      	ldr	r2, [pc, #20]	@ (8007aa0 <S2LPInterfaceInit+0x4c>)
 8007a8a:	6013      	str	r3, [r2, #0]

  /* if needed this will set the range extender pins */
  S2LP_ManagementRangeExtInit();
 8007a8c:	f000 f95a 	bl	8007d44 <S2LP_ManagementRangeExtInit>

  S2LP_TCXOInit();
#endif

  /* uC IRQ enable */
  S2868A1_RADIO_IoIrqEnable(GpioIrq);
 8007a90:	4804      	ldr	r0, [pc, #16]	@ (8007aa4 <S2LPInterfaceInit+0x50>)
 8007a92:	f7fb fed1 	bl	8003838 <S2868A1_RADIO_IoIrqEnable>
}
 8007a96:	bf00      	nop
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	33bca100 	.word	0x33bca100
 8007aa0:	20000088 	.word	0x20000088
 8007aa4:	2000003c 	.word	0x2000003c

08007aa8 <S2LP_PacketConfig>:
* @brief  this function sets the packet configuration according to the protocol used
* @param  None
* @retval None
*/
void S2LP_PacketConfig(void)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	af00      	add	r7, sp, #0

  STackProtocolInit();

#elif defined(USE_BASIC_PROTOCOL)

  BasicProtocolInit();
 8007aac:	f7ff ff44 	bl	8007938 <BasicProtocolInit>

#endif
}
 8007ab0:	bf00      	nop
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <S2LP_SetPayloadlength>:
* @brief  this function sets the payload length
* @param  uint8_t length
* @retval None
*/
void S2LP_SetPayloadlength(uint8_t length)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b082      	sub	sp, #8
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	4603      	mov	r3, r0
 8007abc:	71fb      	strb	r3, [r7, #7]
  /* Payload length config */
  S2LP_PCKT_STACK_SetPayloadLength(length);

#elif defined(USE_BASIC_PROTOCOL)
  /* payload length config */
  S2LP_PCKT_BASIC_SetPayloadLength(length);
 8007abe:	79fb      	ldrb	r3, [r7, #7]
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7fa f91a 	bl	8001cfc <S2LPPktBasicSetPayloadLength>
#endif
}
 8007ac8:	bf00      	nop
 8007aca:	3708      	adds	r7, #8
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <S2LP_SetDestinationAddress>:
* @brief  this function sets the destination address
* @param  uint8_t adress
* @retval None
*/
void S2LP_SetDestinationAddress(uint8_t address)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	71fb      	strb	r3, [r7, #7]
#if defined(USE_STack_PROTOCOL)
  /* Destination address */
  S2LP_PktStackSetDestinationAddress(address);
#elif defined(USE_BASIC_PROTOCOL)
  /* destination address */
  S2LP_PCKT_HNDL_SetRxSourceReferenceAddress(address);
 8007ada:	79fb      	ldrb	r3, [r7, #7]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7f9 ff9b 	bl	8001a18 <S2LPSetRxSourceReferenceAddress>
#endif
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <S2LP_EnableTxIrq>:
* @brief  this function enables the Tx IRQ
* @param  None
* @retval None
*/
void S2LP_EnableTxIrq(void)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	af00      	add	r7, sp, #0
  /* S2LP IRQs enable */
  S2LP_GPIO_IrqConfig(TX_DATA_SENT, S_ENABLE);
 8007aee:	2101      	movs	r1, #1
 8007af0:	2004      	movs	r0, #4
 8007af2:	f7f9 feb1 	bl	8001858 <S2LPGpioIrqConfig>
#if defined(USE_STack_LLP)
  S2LP_GPIO_IrqConfig(MAX_RE_TX_REACH, S_ENABLE);
#endif
}
 8007af6:	bf00      	nop
 8007af8:	bd80      	pop	{r7, pc}

08007afa <S2LP_EnableRxIrq>:
* @brief  this function enables the Rx IRQ
* @param  None
* @retval None
*/
void S2LP_EnableRxIrq(void)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	af00      	add	r7, sp, #0
  /* S2LP IRQs enable */
  S2LP_GPIO_IrqConfig(RX_DATA_READY, S_ENABLE);
 8007afe:	2101      	movs	r1, #1
 8007b00:	2001      	movs	r0, #1
 8007b02:	f7f9 fea9 	bl	8001858 <S2LPGpioIrqConfig>
  S2LP_GPIO_IrqConfig(RX_DATA_DISC, S_ENABLE);
 8007b06:	2101      	movs	r1, #1
 8007b08:	2002      	movs	r0, #2
 8007b0a:	f7f9 fea5 	bl	8001858 <S2LPGpioIrqConfig>
  S2LP_GPIO_IrqConfig(RX_TIMEOUT, S_ENABLE);
 8007b0e:	2101      	movs	r1, #1
 8007b10:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8007b14:	f7f9 fea0 	bl	8001858 <S2LPGpioIrqConfig>
}
 8007b18:	bf00      	nop
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <S2LP_SetRxTimeout>:
* @brief  this function set the receive timeout period
* @param  None
* @retval None
*/
void S2LP_SetRxTimeout(float cRxTimeOut)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	ed87 0a01 	vstr	s0, [r7, #4]
  if(cRxTimeOut == 0)
 8007b26:	edd7 7a01 	vldr	s15, [r7, #4]
 8007b2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b32:	d106      	bne.n	8007b42 <S2LP_SetRxTimeout+0x26>
  {
    /* rx timeout config */
    SET_INFINITE_RX_TIMEOUT();
 8007b34:	2000      	movs	r0, #0
 8007b36:	f7fb fb95 	bl	8003264 <S2LPTimerSetRxTimerCounter>
    S2LP_TIM_SetRxTimerStopCondition(ANY_ABOVE_THRESHOLD);
 8007b3a:	200f      	movs	r0, #15
 8007b3c:	f7fb fba8 	bl	8003290 <S2LPTimerSetRxTimerStopCondition>
    /* RX timeout config */
    S2LP_TIM_SetRxTimerMs(cRxTimeOut);
    S2LP_EnableSQI();
    S2LP_TIM_SetRxTimerStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);
  }
}
 8007b40:	e008      	b.n	8007b54 <S2LP_SetRxTimeout+0x38>
    S2LP_TIM_SetRxTimerMs(cRxTimeOut);
 8007b42:	ed97 0a01 	vldr	s0, [r7, #4]
 8007b46:	f7fb fbf1 	bl	800332c <S2LPTimerSetRxTimerMs>
    S2LP_EnableSQI();
 8007b4a:	f000 f807 	bl	8007b5c <S2LP_EnableSQI>
    S2LP_TIM_SetRxTimerStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);
 8007b4e:	2006      	movs	r0, #6
 8007b50:	f7fb fb9e 	bl	8003290 <S2LPTimerSetRxTimerStopCondition>
}
 8007b54:	bf00      	nop
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <S2LP_EnableSQI>:
* @brief  this function enables SQI check
* @param  None
* @retval None
*/
void S2LP_EnableSQI(void)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	af00      	add	r7, sp, #0
  /* enable SQI check */
  S2LP_RADIO_QI_SetSQIThreshold(0x00);
 8007b60:	2000      	movs	r0, #0
 8007b62:	f7fa f92b 	bl	8001dbc <S2LPRadioSetSQIThreshold>
  S2LP_RADIO_QI_EnableSQI(S_ENABLE);
 8007b66:	2001      	movs	r0, #1
 8007b68:	f7fa f94e 	bl	8001e08 <S2LPRadioEnableSQI>
}
 8007b6c:	bf00      	nop
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <S2LP_StartRx>:
* @brief  this function starts the RX process
* @param  None
* @retval None
*/
void S2LP_StartRx(void)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b082      	sub	sp, #8
 8007b74:	af00      	add	r7, sp, #0
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 8007b76:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb0 <S2LP_StartRx+0x40>)
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b30      	cmp	r3, #48	@ 0x30
 8007b82:	d102      	bne.n	8007b8a <S2LP_StartRx+0x1a>
  {
    S2LP_CMD_StrobeSabort();
 8007b84:	2067      	movs	r0, #103	@ 0x67
 8007b86:	f7f9 fdff 	bl	8001788 <S2LPCmdStrobeCommand>
  }
  /* RX command */
  S2LP_CMD_StrobeRx();
 8007b8a:	2390      	movs	r3, #144	@ 0x90
 8007b8c:	71fb      	strb	r3, [r7, #7]
 8007b8e:	1dfb      	adds	r3, r7, #7
 8007b90:	461a      	mov	r2, r3
 8007b92:	2101      	movs	r1, #1
 8007b94:	2076      	movs	r0, #118	@ 0x76
 8007b96:	f7fb fc35 	bl	8003404 <S2LP_WriteRegister>
 8007b9a:	2003      	movs	r0, #3
 8007b9c:	f7fb ffba 	bl	8003b14 <FEM_Operation>
 8007ba0:	2061      	movs	r0, #97	@ 0x61
 8007ba2:	f7f9 fdf1 	bl	8001788 <S2LPCmdStrobeCommand>
}
 8007ba6:	bf00      	nop
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	2000089c 	.word	0x2000089c

08007bb4 <S2LP_GetRxPacket>:
* @brief  this function receives the data
* @param  None
* @retval None
*/
void S2LP_GetRxPacket(uint8_t *buffer, uint8_t *cRxData )
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  uint8_t noofbytes = 0;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	73fb      	strb	r3, [r7, #15]
  /* when rx data ready read the number of received bytes */
  *cRxData=S2LP_FIFO_ReadNumberBytesRxFifo();
 8007bc2:	f7f9 fdf5 	bl	80017b0 <S2LPFifoReadNumberBytesRxFifo>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	461a      	mov	r2, r3
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	701a      	strb	r2, [r3, #0]
  noofbytes = *cRxData;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	73fb      	strb	r3, [r7, #15]
  /* read the RX FIFO */
  S2LP_ReadFIFO(noofbytes, buffer);
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	6879      	ldr	r1, [r7, #4]
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7fb fca5 	bl	8003528 <S2LP_ReadFIFO>

  S2LP_CMD_StrobeFlushRxFifo();
 8007bde:	2071      	movs	r0, #113	@ 0x71
 8007be0:	f7f9 fdd2 	bl	8001788 <S2LPCmdStrobeCommand>
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <S2LP_StartTx>:
* @brief  this function starts the TX process
* @param  None
* @retval None
*/
void S2LP_StartTx(uint8_t *buffer, uint8_t size )
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	70fb      	strb	r3, [r7, #3]
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 8007bf8:	4b12      	ldr	r3, [pc, #72]	@ (8007c44 <S2LP_StartTx+0x58>)
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b30      	cmp	r3, #48	@ 0x30
 8007c04:	d102      	bne.n	8007c0c <S2LP_StartTx+0x20>
  {
    S2LP_CMD_StrobeSabort();
 8007c06:	2067      	movs	r0, #103	@ 0x67
 8007c08:	f7f9 fdbe 	bl	8001788 <S2LPCmdStrobeCommand>
  S2LP_RADIO_QI_SetRssiThreshdBm(CSMA_RSSI_THRESHOLD);

#endif

  /* fit the TX FIFO */
  S2LP_CMD_StrobeFlushTxFifo();
 8007c0c:	2072      	movs	r0, #114	@ 0x72
 8007c0e:	f7f9 fdbb 	bl	8001788 <S2LPCmdStrobeCommand>

  S2LP_WriteFIFO(size, buffer);
 8007c12:	78fb      	ldrb	r3, [r7, #3]
 8007c14:	6879      	ldr	r1, [r7, #4]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7fb fc5c 	bl	80034d4 <S2LP_WriteFIFO>

  /* send the TX command */
  S2LP_CMD_StrobeTx();
 8007c1c:	239c      	movs	r3, #156	@ 0x9c
 8007c1e:	73fb      	strb	r3, [r7, #15]
 8007c20:	f107 030f 	add.w	r3, r7, #15
 8007c24:	461a      	mov	r2, r3
 8007c26:	2101      	movs	r1, #1
 8007c28:	2076      	movs	r0, #118	@ 0x76
 8007c2a:	f7fb fbeb 	bl	8003404 <S2LP_WriteRegister>
 8007c2e:	2002      	movs	r0, #2
 8007c30:	f7fb ff70 	bl	8003b14 <FEM_Operation>
 8007c34:	2060      	movs	r0, #96	@ 0x60
 8007c36:	f7f9 fda7 	bl	8001788 <S2LPCmdStrobeCommand>
}
 8007c3a:	bf00      	nop
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	2000089c 	.word	0x2000089c

08007c48 <logUsartTx>:
  * @retval ERR_INVALID_HANDLE : in case the UART HW is not initalized yet
  * @retval others             : HAL status
  *****************************************************************************
  */
uint8_t logUsartTx(uint8_t *data, uint16_t dataLen)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	460b      	mov	r3, r1
 8007c52:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, data, dataLen, USART_TIMEOUT);
 8007c54:	887a      	ldrh	r2, [r7, #2]
 8007c56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007c5a:	6879      	ldr	r1, [r7, #4]
 8007c5c:	4803      	ldr	r0, [pc, #12]	@ (8007c6c <logUsartTx+0x24>)
 8007c5e:	f7fe fe9f 	bl	80069a0 <HAL_UART_Transmit>
}
 8007c62:	bf00      	nop
 8007c64:	4618      	mov	r0, r3
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	20000810 	.word	0x20000810

08007c70 <logUsart>:
  *
  * @return Number of data sent
  *****************************************************************************
  */
int logUsart(const char* format, ...)
{
 8007c70:	b40f      	push	{r0, r1, r2, r3}
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b0c2      	sub	sp, #264	@ 0x108
 8007c76:	af00      	add	r7, sp, #0

    #define LOG_BUFFER_SIZE 256
    char buf[LOG_BUFFER_SIZE];
    va_list argptr;
    va_start(argptr, format);
 8007c78:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8007c7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c84:	601a      	str	r2, [r3, #0]
    int cnt = vsnprintf(buf, LOG_BUFFER_SIZE, format, argptr);
 8007c86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c8e:	1d38      	adds	r0, r7, #4
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8007c96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007c9a:	f000 fb41 	bl	8008320 <vsnprintf>
 8007c9e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(argptr);

    /* */
    logUsartTx((uint8_t*)buf, strlen(buf));
 8007ca2:	1d3b      	adds	r3, r7, #4
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7f8 fa93 	bl	80001d0 <strlen>
 8007caa:	4603      	mov	r3, r0
 8007cac:	b29a      	uxth	r2, r3
 8007cae:	1d3b      	adds	r3, r7, #4
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7ff ffc8 	bl	8007c48 <logUsartTx>
    return cnt;
 8007cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cc8:	b004      	add	sp, #16
 8007cca:	4770      	bx	lr

08007ccc <S2LP_ManagementSetBand>:
* @brief  Sets the S2LP frequency band (id)
* @param  uint8_t value: RF FREQUENCY BAND ID
* @retval None
*/
void S2LP_ManagementSetBand(uint8_t value)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	71fb      	strb	r3, [r7, #7]
  s_RfModuleBand = value;
 8007cd6:	4a04      	ldr	r2, [pc, #16]	@ (8007ce8 <S2LP_ManagementSetBand+0x1c>)
 8007cd8:	79fb      	ldrb	r3, [r7, #7]
 8007cda:	7013      	strb	r3, [r2, #0]
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr
 8007ce8:	200009ae 	.word	0x200009ae

08007cec <S2LP_ManagementSetOffset>:

  return frequency;
}
/*----------------------------------------------------------------------------*/
void S2LP_ManagementSetOffset(int32_t value)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  s_RfModuleOffset=value;
 8007cf4:	4a04      	ldr	r2, [pc, #16]	@ (8007d08 <S2LP_ManagementSetOffset+0x1c>)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6013      	str	r3, [r2, #0]
}
 8007cfa:	bf00      	nop
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	200009b0 	.word	0x200009b0

08007d0c <S2LP_ManagementGetOffset>:
/*----------------------------------------------------------------------------*/
int32_t S2LP_ManagementGetOffset(void)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	af00      	add	r7, sp, #0
  return s_RfModuleOffset;
 8007d10:	4b03      	ldr	r3, [pc, #12]	@ (8007d20 <S2LP_ManagementGetOffset+0x14>)
 8007d12:	681b      	ldr	r3, [r3, #0]
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	200009b0 	.word	0x200009b0

08007d24 <S2LP_ManagementSetTcxo>:
* @param  tcxo
* @retval None
* @{
*/
void S2LP_ManagementSetTcxo(uint8_t tcxo)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b083      	sub	sp, #12
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	71fb      	strb	r3, [r7, #7]
  s_Tcxo = tcxo;
 8007d2e:	4a04      	ldr	r2, [pc, #16]	@ (8007d40 <S2LP_ManagementSetTcxo+0x1c>)
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	7013      	strb	r3, [r2, #0]
}
 8007d34:	bf00      	nop
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	200009af 	.word	0x200009af

08007d44 <S2LP_ManagementRangeExtInit>:
* @param  None
* @retval None
* @{
*/
void S2LP_ManagementRangeExtInit(void)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
  RangeExtType range_type = S2LP_ManagementGetRangeExtender();
 8007d4a:	f000 f847 	bl	8007ddc <S2LP_ManagementGetRangeExtender>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	73fb      	strb	r3, [r7, #15]
  if(range_type==RANGE_EXT_SKYWORKS_868) {
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	2b04      	cmp	r3, #4
 8007d56:	d127      	bne.n	8007da8 <S2LP_ManagementRangeExtInit+0x64>
    /* CSD control */
    S2LP_GPIO_Init(&(SGpioInit){S2LP_GPIO_0, S2LP_GPIO_MODE_DIGITAL_OUTPUT_HP, S2LP_GPIO_DIG_OUT_TX_RX_MODE});
 8007d58:	4a15      	ldr	r2, [pc, #84]	@ (8007db0 <S2LP_ManagementRangeExtInit+0x6c>)
 8007d5a:	f107 030c 	add.w	r3, r7, #12
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	4611      	mov	r1, r2
 8007d62:	8019      	strh	r1, [r3, #0]
 8007d64:	3302      	adds	r3, #2
 8007d66:	0c12      	lsrs	r2, r2, #16
 8007d68:	701a      	strb	r2, [r3, #0]
 8007d6a:	f107 030c 	add.w	r3, r7, #12
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7f9 fd34 	bl	80017dc <S2LPGpioInit>

    /* CTX/BYP control */
    S2LP_GPIO_Init(&(SGpioInit){S2LP_GPIO_1, S2LP_GPIO_MODE_DIGITAL_OUTPUT_HP, S2LP_GPIO_DIG_OUT_RX_STATE});
 8007d74:	4a0f      	ldr	r2, [pc, #60]	@ (8007db4 <S2LP_ManagementRangeExtInit+0x70>)
 8007d76:	f107 0308 	add.w	r3, r7, #8
 8007d7a:	6812      	ldr	r2, [r2, #0]
 8007d7c:	4611      	mov	r1, r2
 8007d7e:	8019      	strh	r1, [r3, #0]
 8007d80:	3302      	adds	r3, #2
 8007d82:	0c12      	lsrs	r2, r2, #16
 8007d84:	701a      	strb	r2, [r3, #0]
 8007d86:	f107 0308 	add.w	r3, r7, #8
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7f9 fd26 	bl	80017dc <S2LPGpioInit>

    /* Vcont control */
    S2LP_GPIO_Init(&(SGpioInit){S2LP_GPIO_2, S2LP_GPIO_MODE_DIGITAL_OUTPUT_HP, S2LP_GPIO_DIG_OUT_TX_STATE});
 8007d90:	4a09      	ldr	r2, [pc, #36]	@ (8007db8 <S2LP_ManagementRangeExtInit+0x74>)
 8007d92:	1d3b      	adds	r3, r7, #4
 8007d94:	6812      	ldr	r2, [r2, #0]
 8007d96:	4611      	mov	r1, r2
 8007d98:	8019      	strh	r1, [r3, #0]
 8007d9a:	3302      	adds	r3, #2
 8007d9c:	0c12      	lsrs	r2, r2, #16
 8007d9e:	701a      	strb	r2, [r3, #0]
 8007da0:	1d3b      	adds	r3, r7, #4
 8007da2:	4618      	mov	r0, r3
 8007da4:	f7f9 fd1a 	bl	80017dc <S2LPGpioInit>
  }
}
 8007da8:	bf00      	nop
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	0800c9cc 	.word	0x0800c9cc
 8007db4:	0800c9d0 	.word	0x0800c9d0
 8007db8:	0800c9d4 	.word	0x0800c9d4

08007dbc <S2LP_ManagementSetRangeExtender>:
* @brief  Sets the S2LP range extender type
* @param  RangeExtType
* @retval None
*/
void S2LP_ManagementSetRangeExtender(RangeExtType xRangeType)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	71fb      	strb	r3, [r7, #7]
  xRangeExtType = xRangeType;
 8007dc6:	4a04      	ldr	r2, [pc, #16]	@ (8007dd8 <S2LP_ManagementSetRangeExtender+0x1c>)
 8007dc8:	79fb      	ldrb	r3, [r7, #7]
 8007dca:	7013      	strb	r3, [r2, #0]
}
 8007dcc:	bf00      	nop
 8007dce:	370c      	adds	r7, #12
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd6:	4770      	bx	lr
 8007dd8:	200009ad 	.word	0x200009ad

08007ddc <S2LP_ManagementGetRangeExtender>:
* @brief  returns the S2LP range extender type
* @param  None
* @retval RangeExtType
*/
RangeExtType S2LP_ManagementGetRangeExtender(void)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	af00      	add	r7, sp, #0
  return xRangeExtType;
 8007de0:	4b03      	ldr	r3, [pc, #12]	@ (8007df0 <S2LP_ManagementGetRangeExtender+0x14>)
 8007de2:	781b      	ldrb	r3, [r3, #0]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	200009ad 	.word	0x200009ad

08007df4 <S2LP_ManagementIdentificationRFBoard>:
/*----------------------------------------------------------------------------*/
void S2LP_ManagementIdentificationRFBoard(void)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08c      	sub	sp, #48	@ 0x30
 8007df8:	af00      	add	r7, sp, #0
  uint8_t tmp;

  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8007e00:	e006      	b.n	8007e10 <S2LP_ManagementIdentificationRFBoard+0x1c>
 8007e02:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	3301      	adds	r3, #1
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8007e10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2bff      	cmp	r3, #255	@ 0xff
 8007e18:	d1f3      	bne.n	8007e02 <S2LP_ManagementIdentificationRFBoard+0xe>

    /* Reads the MC_STATUS register */
    S2LP_ReadRegister(0x8E, 1, &tmp);
 8007e1a:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 8007e1e:	461a      	mov	r2, r3
 8007e20:	2101      	movs	r1, #1
 8007e22:	208e      	movs	r0, #142	@ 0x8e
 8007e24:	f7fb fb12 	bl	800344c <S2LP_ReadRegister>
    S2LP_RefreshStatus();
 8007e28:	f7fb fa98 	bl	800335c <S2LPRefreshStatus>
  }  while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8007e2c:	4b7b      	ldr	r3, [pc, #492]	@ (800801c <S2LP_ManagementIdentificationRFBoard+0x228>)
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1df      	bne.n	8007dfa <S2LP_ManagementIdentificationRFBoard+0x6>

  S2LP_ReadRegister(0xF1, 1, &tmp);
 8007e3a:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 8007e3e:	461a      	mov	r2, r3
 8007e40:	2101      	movs	r1, #1
 8007e42:	20f1      	movs	r0, #241	@ 0xf1
 8007e44:	f7fb fb02 	bl	800344c <S2LP_ReadRegister>

  s_S2LPCut=(S2LPCutType)tmp;
 8007e48:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8007e4c:	4b74      	ldr	r3, [pc, #464]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8007e4e:	701a      	strb	r2, [r3, #0]

  if((s_S2LPCut==S2LP_CUT_2_0) || (s_S2LPCut==S2LP_CUT_2_1))
 8007e50:	4b73      	ldr	r3, [pc, #460]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	2b81      	cmp	r3, #129	@ 0x81
 8007e56:	d003      	beq.n	8007e60 <S2LP_ManagementIdentificationRFBoard+0x6c>
 8007e58:	4b71      	ldr	r3, [pc, #452]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	2b91      	cmp	r3, #145	@ 0x91
 8007e5e:	d101      	bne.n	8007e64 <S2LP_ManagementIdentificationRFBoard+0x70>
  {
    S2868A1_RADIO_EnterShutdown();
 8007e60:	f7fb fcce 	bl	8003800 <S2868A1_RADIO_EnterShutdown>
  }

   if(!EepromIdentification())  /* EEPROM is not present */
 8007e64:	f000 f8fa 	bl	800805c <EepromIdentification>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d10b      	bne.n	8007e86 <S2LP_ManagementIdentificationRFBoard+0x92>
  {
    S2868A1_RADIO_ExitShutdown();
 8007e6e:	f7fb fcd3 	bl	8003818 <S2868A1_RADIO_ExitShutdown>
    if(S2LP_ManagementComputeXtalFrequency()==0)
 8007e72:	f000 f8e3 	bl	800803c <S2LP_ManagementComputeXtalFrequency>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f040 80c1 	bne.w	8008000 <S2LP_ManagementIdentificationRFBoard+0x20c>
    {
      /* if it fails force it to 50MHz */
      S2LP_RADIO_SetXtalFrequency(XTAL_FREQUENCY);
 8007e7e:	4869      	ldr	r0, [pc, #420]	@ (8008024 <S2LP_ManagementIdentificationRFBoard+0x230>)
 8007e80:	f7fb f86c 	bl	8002f5c <S2LPRadioSetXtalFrequency>
 8007e84:	e0bc      	b.n	8008000 <S2LP_ManagementIdentificationRFBoard+0x20c>
  else  // EEPROM present
  {
    //read the memory and set the variable
    uint8_t tmpBuffer[32];
    uint32_t xtal;
    float foffset=0;
 8007e86:	f04f 0300 	mov.w	r3, #0
 8007e8a:	627b      	str	r3, [r7, #36]	@ 0x24

    S2868A1_EEPROM_ReadPage(EEPROM_INSTANCE, 0x0000, 32, tmpBuffer);
 8007e8c:	1d3b      	adds	r3, r7, #4
 8007e8e:	2220      	movs	r2, #32
 8007e90:	2100      	movs	r1, #0
 8007e92:	2000      	movs	r0, #0
 8007e94:	f7fb fd74 	bl	8003980 <S2868A1_EEPROM_ReadPage>
    if(tmpBuffer[0]==0 || tmpBuffer[0]==0xFF) {
 8007e98:	793b      	ldrb	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <S2LP_ManagementIdentificationRFBoard+0xb0>
 8007e9e:	793b      	ldrb	r3, [r7, #4]
 8007ea0:	2bff      	cmp	r3, #255	@ 0xff
 8007ea2:	d10e      	bne.n	8007ec2 <S2LP_ManagementIdentificationRFBoard+0xce>
      /* this one happens in production where the E2PROM is here but blank */
      S2868A1_RADIO_EnableTCXO();
 8007ea4:	f7fb fe04 	bl	8003ab0 <S2868A1_RADIO_EnableTCXO>
      if((s_S2LPCut==S2LP_CUT_2_0) || (s_S2LPCut==S2LP_CUT_2_1))
 8007ea8:	4b5d      	ldr	r3, [pc, #372]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8007eaa:	781b      	ldrb	r3, [r3, #0]
 8007eac:	2b81      	cmp	r3, #129	@ 0x81
 8007eae:	d003      	beq.n	8007eb8 <S2LP_ManagementIdentificationRFBoard+0xc4>
 8007eb0:	4b5b      	ldr	r3, [pc, #364]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	2b91      	cmp	r3, #145	@ 0x91
 8007eb6:	d101      	bne.n	8007ebc <S2LP_ManagementIdentificationRFBoard+0xc8>
      {
        S2868A1_RADIO_ExitShutdown();
 8007eb8:	f7fb fcae 	bl	8003818 <S2868A1_RADIO_ExitShutdown>
      }
      S2LP_ManagementComputeXtalFrequency();
 8007ebc:	f000 f8be 	bl	800803c <S2LP_ManagementComputeXtalFrequency>
 8007ec0:	e0a8      	b.n	8008014 <S2LP_ManagementIdentificationRFBoard+0x220>
      return;
    }
    switch(tmpBuffer[1]) {
 8007ec2:	797b      	ldrb	r3, [r7, #5]
 8007ec4:	2b05      	cmp	r3, #5
 8007ec6:	dc13      	bgt.n	8007ef0 <S2LP_ManagementIdentificationRFBoard+0xfc>
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	db5e      	blt.n	8007f8a <S2LP_ManagementIdentificationRFBoard+0x196>
 8007ecc:	2b05      	cmp	r3, #5
 8007ece:	d85c      	bhi.n	8007f8a <S2LP_ManagementIdentificationRFBoard+0x196>
 8007ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ed8 <S2LP_ManagementIdentificationRFBoard+0xe4>)
 8007ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed6:	bf00      	nop
 8007ed8:	08007ef7 	.word	0x08007ef7
 8007edc:	08007f05 	.word	0x08007f05
 8007ee0:	08007f13 	.word	0x08007f13
 8007ee4:	08007f21 	.word	0x08007f21
 8007ee8:	08007f2f 	.word	0x08007f2f
 8007eec:	08007f3d 	.word	0x08007f3d
 8007ef0:	2bff      	cmp	r3, #255	@ 0xff
 8007ef2:	d02a      	beq.n	8007f4a <S2LP_ManagementIdentificationRFBoard+0x156>
 8007ef4:	e049      	b.n	8007f8a <S2LP_ManagementIdentificationRFBoard+0x196>
    case 0:
      xtal = 24000000;
 8007ef6:	4b4c      	ldr	r3, [pc, #304]	@ (8008028 <S2LP_ManagementIdentificationRFBoard+0x234>)
 8007ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fb f82d 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f02:	e045      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 1:
      xtal = 25000000;
 8007f04:	4b49      	ldr	r3, [pc, #292]	@ (800802c <S2LP_ManagementIdentificationRFBoard+0x238>)
 8007f06:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fb f826 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f10:	e03e      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 2:
      xtal = 26000000;
 8007f12:	4b47      	ldr	r3, [pc, #284]	@ (8008030 <S2LP_ManagementIdentificationRFBoard+0x23c>)
 8007f14:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7fb f81f 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f1e:	e037      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 3:
      xtal = 48000000;
 8007f20:	4b44      	ldr	r3, [pc, #272]	@ (8008034 <S2LP_ManagementIdentificationRFBoard+0x240>)
 8007f22:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7fb f818 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f2c:	e030      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 4:
      xtal = 50000000;
 8007f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8008024 <S2LP_ManagementIdentificationRFBoard+0x230>)
 8007f30:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7fb f811 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f3a:	e029      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 5:
      xtal = 52000000;
 8007f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8008038 <S2LP_ManagementIdentificationRFBoard+0x244>)
 8007f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fb f80a 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f48:	e022      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    case 0xff:
      /* XTAL freqeuncy is custom */
      for(uint8_t i=0;i<4;i++)
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007f50:	e012      	b.n	8007f78 <S2LP_ManagementIdentificationRFBoard+0x184>
      {
        ((uint8_t*)&xtal)[i]=tmpBuffer[30-i];
 8007f52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f56:	f1c3 021e 	rsb	r2, r3, #30
 8007f5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f5e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8007f62:	440b      	add	r3, r1
 8007f64:	3230      	adds	r2, #48	@ 0x30
 8007f66:	443a      	add	r2, r7
 8007f68:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 8007f6c:	701a      	strb	r2, [r3, #0]
      for(uint8_t i=0;i<4;i++)
 8007f6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f72:	3301      	adds	r3, #1
 8007f74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007f78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f7c:	2b03      	cmp	r3, #3
 8007f7e:	d9e8      	bls.n	8007f52 <S2LP_ManagementIdentificationRFBoard+0x15e>
      }
      S2LP_RADIO_SetXtalFrequency(xtal);
 8007f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fa ffea 	bl	8002f5c <S2LPRadioSetXtalFrequency>
      break;
 8007f88:	e002      	b.n	8007f90 <S2LP_ManagementIdentificationRFBoard+0x19c>
    default:
      S2LP_ManagementComputeXtalFrequency();
 8007f8a:	f000 f857 	bl	800803c <S2LP_ManagementComputeXtalFrequency>
      break;
 8007f8e:	bf00      	nop
    }

    /* TCXO field */
    if(tmpBuffer[31]==1)
 8007f90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d102      	bne.n	8007f9e <S2LP_ManagementIdentificationRFBoard+0x1aa>
    {
      S2LP_ManagementSetTcxo(1);
 8007f98:	2001      	movs	r0, #1
 8007f9a:	f7ff fec3 	bl	8007d24 <S2LP_ManagementSetTcxo>
    }

    S2LP_ManagementSetBand(tmpBuffer[3]);
 8007f9e:	79fb      	ldrb	r3, [r7, #7]
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7ff fe93 	bl	8007ccc <S2LP_ManagementSetBand>
    S2LP_ManagementSetRangeExtender((RangeExtType)tmpBuffer[5]);
 8007fa6:	7a7b      	ldrb	r3, [r7, #9]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f7ff ff07 	bl	8007dbc <S2LP_ManagementSetRangeExtender>

    S2868A1_EEPROM_ReadPage(EEPROM_INSTANCE, 0x0021,4,tmpBuffer);
 8007fae:	1d3b      	adds	r3, r7, #4
 8007fb0:	2204      	movs	r2, #4
 8007fb2:	2121      	movs	r1, #33	@ 0x21
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	f7fb fce3 	bl	8003980 <S2868A1_EEPROM_ReadPage>

    for(uint8_t i=0;i<4;i++)
 8007fba:	2300      	movs	r3, #0
 8007fbc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007fc0:	e012      	b.n	8007fe8 <S2LP_ManagementIdentificationRFBoard+0x1f4>
    {
      ((uint8_t*)&foffset)[i]=tmpBuffer[3-i];
 8007fc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007fc6:	f1c3 0203 	rsb	r2, r3, #3
 8007fca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007fce:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8007fd2:	440b      	add	r3, r1
 8007fd4:	3230      	adds	r2, #48	@ 0x30
 8007fd6:	443a      	add	r2, r7
 8007fd8:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 8007fdc:	701a      	strb	r2, [r3, #0]
    for(uint8_t i=0;i<4;i++)
 8007fde:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007fe8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007fec:	2b03      	cmp	r3, #3
 8007fee:	d9e8      	bls.n	8007fc2 <S2LP_ManagementIdentificationRFBoard+0x1ce>
    }

    S2LP_ManagementSetOffset((int32_t)foffset);
 8007ff0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8007ff4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ff8:	ee17 0a90 	vmov	r0, s15
 8007ffc:	f7ff fe76 	bl	8007cec <S2LP_ManagementSetOffset>
  }

  if((s_S2LPCut==S2LP_CUT_2_0) || (s_S2LPCut==S2LP_CUT_2_1))
 8008000:	4b07      	ldr	r3, [pc, #28]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	2b81      	cmp	r3, #129	@ 0x81
 8008006:	d003      	beq.n	8008010 <S2LP_ManagementIdentificationRFBoard+0x21c>
 8008008:	4b05      	ldr	r3, [pc, #20]	@ (8008020 <S2LP_ManagementIdentificationRFBoard+0x22c>)
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	2b91      	cmp	r3, #145	@ 0x91
 800800e:	d101      	bne.n	8008014 <S2LP_ManagementIdentificationRFBoard+0x220>
  {
    S2868A1_RADIO_ExitShutdown();
 8008010:	f7fb fc02 	bl	8003818 <S2868A1_RADIO_ExitShutdown>
  }

}
 8008014:	3730      	adds	r7, #48	@ 0x30
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
 800801a:	bf00      	nop
 800801c:	2000089c 	.word	0x2000089c
 8008020:	200000b2 	.word	0x200000b2
 8008024:	02faf080 	.word	0x02faf080
 8008028:	016e3600 	.word	0x016e3600
 800802c:	017d7840 	.word	0x017d7840
 8008030:	018cba80 	.word	0x018cba80
 8008034:	02dc6c00 	.word	0x02dc6c00
 8008038:	03197500 	.word	0x03197500

0800803c <S2LP_ManagementComputeXtalFrequency>:
*         S2LP clock output to pin and an STM32L timer in compare mode.
* @param  None.
* @retval None.
*/
uint32_t S2LP_ManagementComputeXtalFrequency(void)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
  uint32_t lMeasuredXtalFrequency;

  lMeasuredXtalFrequency=50000000;
 8008042:	4b05      	ldr	r3, [pc, #20]	@ (8008058 <S2LP_ManagementComputeXtalFrequency+0x1c>)
 8008044:	607b      	str	r3, [r7, #4]

  S2LP_RADIO_SetXtalFrequency(lMeasuredXtalFrequency);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f7fa ff88 	bl	8002f5c <S2LPRadioSetXtalFrequency>

  return lMeasuredXtalFrequency;
 800804c:	687b      	ldr	r3, [r7, #4]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop
 8008058:	02faf080 	.word	0x02faf080

0800805c <EepromIdentification>:
* @brief  Read the status register.
* @param  None
* @retval Status
*/
uint8_t EepromIdentification(void)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
  uint32_t status;
  uint8_t eeprom_status;
  /* try to get the status of the EEPROM */
  status = S2868A1_EEPROM_IsReady(EEPROM_INSTANCE);
 8008062:	2000      	movs	r0, #0
 8008064:	f7fb fcfa 	bl	8003a5c <S2868A1_EEPROM_IsReady>
 8008068:	4603      	mov	r3, r0
 800806a:	603b      	str	r3, [r7, #0]

  if(status == 1) {
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2b01      	cmp	r3, #1
 8008070:	d102      	bne.n	8008078 <EepromIdentification+0x1c>
    /* if it is EEPROM_STATUS_SRWD, ok the EEPROM is present and ready to work */
    eeprom_status = 1;
 8008072:	2301      	movs	r3, #1
 8008074:	71fb      	strb	r3, [r7, #7]
 8008076:	e01a      	b.n	80080ae <EepromIdentification+0x52>
  }
  else
  {
    /* EepromWriteEnable(); */
    BSP_EEPROM_WriteEnable(EEPROM_INSTANCE);
 8008078:	2000      	movs	r0, #0
 800807a:	f7fb fc61 	bl	8003940 <BSP_EEPROM_WriteEnable>

    HAL_Delay(1);
 800807e:	2001      	movs	r0, #1
 8008080:	f7fb feba 	bl	8003df8 <HAL_Delay>
    /* else the bit may be not set (first time we see this EEPROM), try to set it*/
    eeprom_status = BSP_EEPROM_SetSrwd(EEPROM_INSTANCE);
 8008084:	2000      	movs	r0, #0
 8008086:	f7fb fc3b 	bl	8003900 <BSP_EEPROM_SetSrwd>
 800808a:	4603      	mov	r3, r0
 800808c:	71fb      	strb	r3, [r7, #7]

    HAL_Delay(1);
 800808e:	2001      	movs	r0, #1
 8008090:	f7fb feb2 	bl	8003df8 <HAL_Delay>

    status = S2868A1_EEPROM_IsReady(EEPROM_INSTANCE);;
 8008094:	2000      	movs	r0, #0
 8008096:	f7fb fce1 	bl	8003a5c <S2868A1_EEPROM_IsReady>
 800809a:	4603      	mov	r3, r0
 800809c:	603b      	str	r3, [r7, #0]

    if(status == 1) { // 0xF0 mask [SRWD 0 0 0]
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d102      	bne.n	80080aa <EepromIdentification+0x4e>
      /* if it is EEPROM_STATUS_SRWD, ok the EEPROM is present and ready to work */
      eeprom_status = 1;
 80080a4:	2301      	movs	r3, #1
 80080a6:	71fb      	strb	r3, [r7, #7]
 80080a8:	e001      	b.n	80080ae <EepromIdentification+0x52>
    }
    else
    {
      /* else no EEPROM is present */
      eeprom_status = 0;
 80080aa:	2300      	movs	r3, #0
 80080ac:	71fb      	strb	r3, [r7, #7]
    }
  }
  return eeprom_status;
 80080ae:	79fb      	ldrb	r3, [r7, #7]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <std>:
 80080b8:	2300      	movs	r3, #0
 80080ba:	b510      	push	{r4, lr}
 80080bc:	4604      	mov	r4, r0
 80080be:	e9c0 3300 	strd	r3, r3, [r0]
 80080c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080c6:	6083      	str	r3, [r0, #8]
 80080c8:	8181      	strh	r1, [r0, #12]
 80080ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80080cc:	81c2      	strh	r2, [r0, #14]
 80080ce:	6183      	str	r3, [r0, #24]
 80080d0:	4619      	mov	r1, r3
 80080d2:	2208      	movs	r2, #8
 80080d4:	305c      	adds	r0, #92	@ 0x5c
 80080d6:	f000 f931 	bl	800833c <memset>
 80080da:	4b0d      	ldr	r3, [pc, #52]	@ (8008110 <std+0x58>)
 80080dc:	6223      	str	r3, [r4, #32]
 80080de:	4b0d      	ldr	r3, [pc, #52]	@ (8008114 <std+0x5c>)
 80080e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80080e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008118 <std+0x60>)
 80080e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80080e6:	4b0d      	ldr	r3, [pc, #52]	@ (800811c <std+0x64>)
 80080e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80080ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008120 <std+0x68>)
 80080ec:	61e4      	str	r4, [r4, #28]
 80080ee:	429c      	cmp	r4, r3
 80080f0:	d006      	beq.n	8008100 <std+0x48>
 80080f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080f6:	4294      	cmp	r4, r2
 80080f8:	d002      	beq.n	8008100 <std+0x48>
 80080fa:	33d0      	adds	r3, #208	@ 0xd0
 80080fc:	429c      	cmp	r4, r3
 80080fe:	d105      	bne.n	800810c <std+0x54>
 8008100:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008108:	f000 b990 	b.w	800842c <__retarget_lock_init_recursive>
 800810c:	bd10      	pop	{r4, pc}
 800810e:	bf00      	nop
 8008110:	0800823d 	.word	0x0800823d
 8008114:	0800825f 	.word	0x0800825f
 8008118:	08008297 	.word	0x08008297
 800811c:	080082bb 	.word	0x080082bb
 8008120:	200009b4 	.word	0x200009b4

08008124 <stdio_exit_handler>:
 8008124:	4a02      	ldr	r2, [pc, #8]	@ (8008130 <stdio_exit_handler+0xc>)
 8008126:	4903      	ldr	r1, [pc, #12]	@ (8008134 <stdio_exit_handler+0x10>)
 8008128:	4803      	ldr	r0, [pc, #12]	@ (8008138 <stdio_exit_handler+0x14>)
 800812a:	f000 b869 	b.w	8008200 <_fwalk_sglue>
 800812e:	bf00      	nop
 8008130:	200000b4 	.word	0x200000b4
 8008134:	08009f0b 	.word	0x08009f0b
 8008138:	200000c8 	.word	0x200000c8

0800813c <cleanup_stdio>:
 800813c:	6841      	ldr	r1, [r0, #4]
 800813e:	4b0c      	ldr	r3, [pc, #48]	@ (8008170 <cleanup_stdio+0x34>)
 8008140:	4299      	cmp	r1, r3
 8008142:	b510      	push	{r4, lr}
 8008144:	4604      	mov	r4, r0
 8008146:	d001      	beq.n	800814c <cleanup_stdio+0x10>
 8008148:	f001 fedf 	bl	8009f0a <_fclose_r>
 800814c:	68a1      	ldr	r1, [r4, #8]
 800814e:	4b09      	ldr	r3, [pc, #36]	@ (8008174 <cleanup_stdio+0x38>)
 8008150:	4299      	cmp	r1, r3
 8008152:	d002      	beq.n	800815a <cleanup_stdio+0x1e>
 8008154:	4620      	mov	r0, r4
 8008156:	f001 fed8 	bl	8009f0a <_fclose_r>
 800815a:	68e1      	ldr	r1, [r4, #12]
 800815c:	4b06      	ldr	r3, [pc, #24]	@ (8008178 <cleanup_stdio+0x3c>)
 800815e:	4299      	cmp	r1, r3
 8008160:	d004      	beq.n	800816c <cleanup_stdio+0x30>
 8008162:	4620      	mov	r0, r4
 8008164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008168:	f001 becf 	b.w	8009f0a <_fclose_r>
 800816c:	bd10      	pop	{r4, pc}
 800816e:	bf00      	nop
 8008170:	200009b4 	.word	0x200009b4
 8008174:	20000a1c 	.word	0x20000a1c
 8008178:	20000a84 	.word	0x20000a84

0800817c <global_stdio_init.part.0>:
 800817c:	b510      	push	{r4, lr}
 800817e:	4b0b      	ldr	r3, [pc, #44]	@ (80081ac <global_stdio_init.part.0+0x30>)
 8008180:	4c0b      	ldr	r4, [pc, #44]	@ (80081b0 <global_stdio_init.part.0+0x34>)
 8008182:	4a0c      	ldr	r2, [pc, #48]	@ (80081b4 <global_stdio_init.part.0+0x38>)
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	4620      	mov	r0, r4
 8008188:	2200      	movs	r2, #0
 800818a:	2104      	movs	r1, #4
 800818c:	f7ff ff94 	bl	80080b8 <std>
 8008190:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008194:	2201      	movs	r2, #1
 8008196:	2109      	movs	r1, #9
 8008198:	f7ff ff8e 	bl	80080b8 <std>
 800819c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80081a0:	2202      	movs	r2, #2
 80081a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081a6:	2112      	movs	r1, #18
 80081a8:	f7ff bf86 	b.w	80080b8 <std>
 80081ac:	20000aec 	.word	0x20000aec
 80081b0:	200009b4 	.word	0x200009b4
 80081b4:	08008125 	.word	0x08008125

080081b8 <__sfp_lock_acquire>:
 80081b8:	4801      	ldr	r0, [pc, #4]	@ (80081c0 <__sfp_lock_acquire+0x8>)
 80081ba:	f000 b939 	b.w	8008430 <__retarget_lock_acquire_recursive>
 80081be:	bf00      	nop
 80081c0:	20000af6 	.word	0x20000af6

080081c4 <__sfp_lock_release>:
 80081c4:	4801      	ldr	r0, [pc, #4]	@ (80081cc <__sfp_lock_release+0x8>)
 80081c6:	f000 b934 	b.w	8008432 <__retarget_lock_release_recursive>
 80081ca:	bf00      	nop
 80081cc:	20000af6 	.word	0x20000af6

080081d0 <__sinit>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4604      	mov	r4, r0
 80081d4:	f7ff fff0 	bl	80081b8 <__sfp_lock_acquire>
 80081d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081da:	b11b      	cbz	r3, 80081e4 <__sinit+0x14>
 80081dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081e0:	f7ff bff0 	b.w	80081c4 <__sfp_lock_release>
 80081e4:	4b04      	ldr	r3, [pc, #16]	@ (80081f8 <__sinit+0x28>)
 80081e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80081e8:	4b04      	ldr	r3, [pc, #16]	@ (80081fc <__sinit+0x2c>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1f5      	bne.n	80081dc <__sinit+0xc>
 80081f0:	f7ff ffc4 	bl	800817c <global_stdio_init.part.0>
 80081f4:	e7f2      	b.n	80081dc <__sinit+0xc>
 80081f6:	bf00      	nop
 80081f8:	0800813d 	.word	0x0800813d
 80081fc:	20000aec 	.word	0x20000aec

08008200 <_fwalk_sglue>:
 8008200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008204:	4607      	mov	r7, r0
 8008206:	4688      	mov	r8, r1
 8008208:	4614      	mov	r4, r2
 800820a:	2600      	movs	r6, #0
 800820c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008210:	f1b9 0901 	subs.w	r9, r9, #1
 8008214:	d505      	bpl.n	8008222 <_fwalk_sglue+0x22>
 8008216:	6824      	ldr	r4, [r4, #0]
 8008218:	2c00      	cmp	r4, #0
 800821a:	d1f7      	bne.n	800820c <_fwalk_sglue+0xc>
 800821c:	4630      	mov	r0, r6
 800821e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008222:	89ab      	ldrh	r3, [r5, #12]
 8008224:	2b01      	cmp	r3, #1
 8008226:	d907      	bls.n	8008238 <_fwalk_sglue+0x38>
 8008228:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800822c:	3301      	adds	r3, #1
 800822e:	d003      	beq.n	8008238 <_fwalk_sglue+0x38>
 8008230:	4629      	mov	r1, r5
 8008232:	4638      	mov	r0, r7
 8008234:	47c0      	blx	r8
 8008236:	4306      	orrs	r6, r0
 8008238:	3568      	adds	r5, #104	@ 0x68
 800823a:	e7e9      	b.n	8008210 <_fwalk_sglue+0x10>

0800823c <__sread>:
 800823c:	b510      	push	{r4, lr}
 800823e:	460c      	mov	r4, r1
 8008240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008244:	f000 f8a4 	bl	8008390 <_read_r>
 8008248:	2800      	cmp	r0, #0
 800824a:	bfab      	itete	ge
 800824c:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800824e:	89a3      	ldrhlt	r3, [r4, #12]
 8008250:	181b      	addge	r3, r3, r0
 8008252:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008256:	bfac      	ite	ge
 8008258:	6523      	strge	r3, [r4, #80]	@ 0x50
 800825a:	81a3      	strhlt	r3, [r4, #12]
 800825c:	bd10      	pop	{r4, pc}

0800825e <__swrite>:
 800825e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008262:	461f      	mov	r7, r3
 8008264:	898b      	ldrh	r3, [r1, #12]
 8008266:	05db      	lsls	r3, r3, #23
 8008268:	4605      	mov	r5, r0
 800826a:	460c      	mov	r4, r1
 800826c:	4616      	mov	r6, r2
 800826e:	d505      	bpl.n	800827c <__swrite+0x1e>
 8008270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008274:	2302      	movs	r3, #2
 8008276:	2200      	movs	r2, #0
 8008278:	f000 f878 	bl	800836c <_lseek_r>
 800827c:	89a3      	ldrh	r3, [r4, #12]
 800827e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008282:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	4632      	mov	r2, r6
 800828a:	463b      	mov	r3, r7
 800828c:	4628      	mov	r0, r5
 800828e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008292:	f000 b88f 	b.w	80083b4 <_write_r>

08008296 <__sseek>:
 8008296:	b510      	push	{r4, lr}
 8008298:	460c      	mov	r4, r1
 800829a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800829e:	f000 f865 	bl	800836c <_lseek_r>
 80082a2:	1c43      	adds	r3, r0, #1
 80082a4:	89a3      	ldrh	r3, [r4, #12]
 80082a6:	bf15      	itete	ne
 80082a8:	6520      	strne	r0, [r4, #80]	@ 0x50
 80082aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082b2:	81a3      	strheq	r3, [r4, #12]
 80082b4:	bf18      	it	ne
 80082b6:	81a3      	strhne	r3, [r4, #12]
 80082b8:	bd10      	pop	{r4, pc}

080082ba <__sclose>:
 80082ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082be:	f000 b845 	b.w	800834c <_close_r>

080082c2 <_vsnprintf_r>:
 80082c2:	b530      	push	{r4, r5, lr}
 80082c4:	4614      	mov	r4, r2
 80082c6:	2c00      	cmp	r4, #0
 80082c8:	b09b      	sub	sp, #108	@ 0x6c
 80082ca:	4605      	mov	r5, r0
 80082cc:	461a      	mov	r2, r3
 80082ce:	da05      	bge.n	80082dc <_vsnprintf_r+0x1a>
 80082d0:	238b      	movs	r3, #139	@ 0x8b
 80082d2:	6003      	str	r3, [r0, #0]
 80082d4:	f04f 30ff 	mov.w	r0, #4294967295
 80082d8:	b01b      	add	sp, #108	@ 0x6c
 80082da:	bd30      	pop	{r4, r5, pc}
 80082dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80082e0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80082e4:	f04f 0300 	mov.w	r3, #0
 80082e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80082ea:	bf14      	ite	ne
 80082ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80082f0:	4623      	moveq	r3, r4
 80082f2:	9302      	str	r3, [sp, #8]
 80082f4:	9305      	str	r3, [sp, #20]
 80082f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80082fa:	9100      	str	r1, [sp, #0]
 80082fc:	9104      	str	r1, [sp, #16]
 80082fe:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008302:	4669      	mov	r1, sp
 8008304:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008306:	f000 fc03 	bl	8008b10 <_svfprintf_r>
 800830a:	1c43      	adds	r3, r0, #1
 800830c:	bfbc      	itt	lt
 800830e:	238b      	movlt	r3, #139	@ 0x8b
 8008310:	602b      	strlt	r3, [r5, #0]
 8008312:	2c00      	cmp	r4, #0
 8008314:	d0e0      	beq.n	80082d8 <_vsnprintf_r+0x16>
 8008316:	9b00      	ldr	r3, [sp, #0]
 8008318:	2200      	movs	r2, #0
 800831a:	701a      	strb	r2, [r3, #0]
 800831c:	e7dc      	b.n	80082d8 <_vsnprintf_r+0x16>
	...

08008320 <vsnprintf>:
 8008320:	b507      	push	{r0, r1, r2, lr}
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	4613      	mov	r3, r2
 8008326:	460a      	mov	r2, r1
 8008328:	4601      	mov	r1, r0
 800832a:	4803      	ldr	r0, [pc, #12]	@ (8008338 <vsnprintf+0x18>)
 800832c:	6800      	ldr	r0, [r0, #0]
 800832e:	f7ff ffc8 	bl	80082c2 <_vsnprintf_r>
 8008332:	b003      	add	sp, #12
 8008334:	f85d fb04 	ldr.w	pc, [sp], #4
 8008338:	200000c0 	.word	0x200000c0

0800833c <memset>:
 800833c:	4402      	add	r2, r0
 800833e:	4603      	mov	r3, r0
 8008340:	4293      	cmp	r3, r2
 8008342:	d100      	bne.n	8008346 <memset+0xa>
 8008344:	4770      	bx	lr
 8008346:	f803 1b01 	strb.w	r1, [r3], #1
 800834a:	e7f9      	b.n	8008340 <memset+0x4>

0800834c <_close_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d06      	ldr	r5, [pc, #24]	@ (8008368 <_close_r+0x1c>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	602b      	str	r3, [r5, #0]
 8008358:	f7f9 f8e4 	bl	8001524 <_close>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_close_r+0x1a>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_close_r+0x1a>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20000af0 	.word	0x20000af0

0800836c <_lseek_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d07      	ldr	r5, [pc, #28]	@ (800838c <_lseek_r+0x20>)
 8008370:	4604      	mov	r4, r0
 8008372:	4608      	mov	r0, r1
 8008374:	4611      	mov	r1, r2
 8008376:	2200      	movs	r2, #0
 8008378:	602a      	str	r2, [r5, #0]
 800837a:	461a      	mov	r2, r3
 800837c:	f7f9 f8f9 	bl	8001572 <_lseek>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_lseek_r+0x1e>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_lseek_r+0x1e>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	20000af0 	.word	0x20000af0

08008390 <_read_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d07      	ldr	r5, [pc, #28]	@ (80083b0 <_read_r+0x20>)
 8008394:	4604      	mov	r4, r0
 8008396:	4608      	mov	r0, r1
 8008398:	4611      	mov	r1, r2
 800839a:	2200      	movs	r2, #0
 800839c:	602a      	str	r2, [r5, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	f7f9 f887 	bl	80014b2 <_read>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_read_r+0x1e>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_read_r+0x1e>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20000af0 	.word	0x20000af0

080083b4 <_write_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4d07      	ldr	r5, [pc, #28]	@ (80083d4 <_write_r+0x20>)
 80083b8:	4604      	mov	r4, r0
 80083ba:	4608      	mov	r0, r1
 80083bc:	4611      	mov	r1, r2
 80083be:	2200      	movs	r2, #0
 80083c0:	602a      	str	r2, [r5, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	f7f9 f892 	bl	80014ec <_write>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_write_r+0x1e>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_write_r+0x1e>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	20000af0 	.word	0x20000af0

080083d8 <__errno>:
 80083d8:	4b01      	ldr	r3, [pc, #4]	@ (80083e0 <__errno+0x8>)
 80083da:	6818      	ldr	r0, [r3, #0]
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	200000c0 	.word	0x200000c0

080083e4 <__libc_init_array>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	4d0d      	ldr	r5, [pc, #52]	@ (800841c <__libc_init_array+0x38>)
 80083e8:	4c0d      	ldr	r4, [pc, #52]	@ (8008420 <__libc_init_array+0x3c>)
 80083ea:	1b64      	subs	r4, r4, r5
 80083ec:	10a4      	asrs	r4, r4, #2
 80083ee:	2600      	movs	r6, #0
 80083f0:	42a6      	cmp	r6, r4
 80083f2:	d109      	bne.n	8008408 <__libc_init_array+0x24>
 80083f4:	4d0b      	ldr	r5, [pc, #44]	@ (8008424 <__libc_init_array+0x40>)
 80083f6:	4c0c      	ldr	r4, [pc, #48]	@ (8008428 <__libc_init_array+0x44>)
 80083f8:	f004 faac 	bl	800c954 <_init>
 80083fc:	1b64      	subs	r4, r4, r5
 80083fe:	10a4      	asrs	r4, r4, #2
 8008400:	2600      	movs	r6, #0
 8008402:	42a6      	cmp	r6, r4
 8008404:	d105      	bne.n	8008412 <__libc_init_array+0x2e>
 8008406:	bd70      	pop	{r4, r5, r6, pc}
 8008408:	f855 3b04 	ldr.w	r3, [r5], #4
 800840c:	4798      	blx	r3
 800840e:	3601      	adds	r6, #1
 8008410:	e7ee      	b.n	80083f0 <__libc_init_array+0xc>
 8008412:	f855 3b04 	ldr.w	r3, [r5], #4
 8008416:	4798      	blx	r3
 8008418:	3601      	adds	r6, #1
 800841a:	e7f2      	b.n	8008402 <__libc_init_array+0x1e>
 800841c:	0800ce94 	.word	0x0800ce94
 8008420:	0800ce94 	.word	0x0800ce94
 8008424:	0800ce94 	.word	0x0800ce94
 8008428:	0800ce9c 	.word	0x0800ce9c

0800842c <__retarget_lock_init_recursive>:
 800842c:	4770      	bx	lr

0800842e <__retarget_lock_close_recursive>:
 800842e:	4770      	bx	lr

08008430 <__retarget_lock_acquire_recursive>:
 8008430:	4770      	bx	lr

08008432 <__retarget_lock_release_recursive>:
 8008432:	4770      	bx	lr

08008434 <register_fini>:
 8008434:	4b02      	ldr	r3, [pc, #8]	@ (8008440 <register_fini+0xc>)
 8008436:	b113      	cbz	r3, 800843e <register_fini+0xa>
 8008438:	4802      	ldr	r0, [pc, #8]	@ (8008444 <register_fini+0x10>)
 800843a:	f000 b805 	b.w	8008448 <atexit>
 800843e:	4770      	bx	lr
 8008440:	00000000 	.word	0x00000000
 8008444:	0800a161 	.word	0x0800a161

08008448 <atexit>:
 8008448:	2300      	movs	r3, #0
 800844a:	4601      	mov	r1, r0
 800844c:	461a      	mov	r2, r3
 800844e:	4618      	mov	r0, r3
 8008450:	f001 beda 	b.w	800a208 <__register_exitproc>

08008454 <_malloc_trim_r>:
 8008454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008458:	4606      	mov	r6, r0
 800845a:	2008      	movs	r0, #8
 800845c:	4689      	mov	r9, r1
 800845e:	f001 fe93 	bl	800a188 <sysconf>
 8008462:	4f24      	ldr	r7, [pc, #144]	@ (80084f4 <_malloc_trim_r+0xa0>)
 8008464:	4680      	mov	r8, r0
 8008466:	4630      	mov	r0, r6
 8008468:	f000 fb44 	bl	8008af4 <__malloc_lock>
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	685d      	ldr	r5, [r3, #4]
 8008470:	f025 0503 	bic.w	r5, r5, #3
 8008474:	f1a5 0411 	sub.w	r4, r5, #17
 8008478:	eba4 0409 	sub.w	r4, r4, r9
 800847c:	4444      	add	r4, r8
 800847e:	fbb4 f4f8 	udiv	r4, r4, r8
 8008482:	3c01      	subs	r4, #1
 8008484:	fb08 f404 	mul.w	r4, r8, r4
 8008488:	45a0      	cmp	r8, r4
 800848a:	dd05      	ble.n	8008498 <_malloc_trim_r+0x44>
 800848c:	4630      	mov	r0, r6
 800848e:	f000 fb37 	bl	8008b00 <__malloc_unlock>
 8008492:	2000      	movs	r0, #0
 8008494:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008498:	2100      	movs	r1, #0
 800849a:	4630      	mov	r0, r6
 800849c:	f001 fe50 	bl	800a140 <_sbrk_r>
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	442b      	add	r3, r5
 80084a4:	4298      	cmp	r0, r3
 80084a6:	d1f1      	bne.n	800848c <_malloc_trim_r+0x38>
 80084a8:	4261      	negs	r1, r4
 80084aa:	4630      	mov	r0, r6
 80084ac:	f001 fe48 	bl	800a140 <_sbrk_r>
 80084b0:	3001      	adds	r0, #1
 80084b2:	d110      	bne.n	80084d6 <_malloc_trim_r+0x82>
 80084b4:	2100      	movs	r1, #0
 80084b6:	4630      	mov	r0, r6
 80084b8:	f001 fe42 	bl	800a140 <_sbrk_r>
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	1a83      	subs	r3, r0, r2
 80084c0:	2b0f      	cmp	r3, #15
 80084c2:	dde3      	ble.n	800848c <_malloc_trim_r+0x38>
 80084c4:	490c      	ldr	r1, [pc, #48]	@ (80084f8 <_malloc_trim_r+0xa4>)
 80084c6:	6809      	ldr	r1, [r1, #0]
 80084c8:	1a40      	subs	r0, r0, r1
 80084ca:	490c      	ldr	r1, [pc, #48]	@ (80084fc <_malloc_trim_r+0xa8>)
 80084cc:	f043 0301 	orr.w	r3, r3, #1
 80084d0:	6008      	str	r0, [r1, #0]
 80084d2:	6053      	str	r3, [r2, #4]
 80084d4:	e7da      	b.n	800848c <_malloc_trim_r+0x38>
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	4a08      	ldr	r2, [pc, #32]	@ (80084fc <_malloc_trim_r+0xa8>)
 80084da:	1b2d      	subs	r5, r5, r4
 80084dc:	f045 0501 	orr.w	r5, r5, #1
 80084e0:	605d      	str	r5, [r3, #4]
 80084e2:	6813      	ldr	r3, [r2, #0]
 80084e4:	4630      	mov	r0, r6
 80084e6:	1b1b      	subs	r3, r3, r4
 80084e8:	6013      	str	r3, [r2, #0]
 80084ea:	f000 fb09 	bl	8008b00 <__malloc_unlock>
 80084ee:	2001      	movs	r0, #1
 80084f0:	e7d0      	b.n	8008494 <_malloc_trim_r+0x40>
 80084f2:	bf00      	nop
 80084f4:	20000214 	.word	0x20000214
 80084f8:	2000020c 	.word	0x2000020c
 80084fc:	20000afc 	.word	0x20000afc

08008500 <_free_r>:
 8008500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008502:	4604      	mov	r4, r0
 8008504:	460f      	mov	r7, r1
 8008506:	2900      	cmp	r1, #0
 8008508:	f000 80b1 	beq.w	800866e <_free_r+0x16e>
 800850c:	f000 faf2 	bl	8008af4 <__malloc_lock>
 8008510:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008514:	4d56      	ldr	r5, [pc, #344]	@ (8008670 <_free_r+0x170>)
 8008516:	f022 0001 	bic.w	r0, r2, #1
 800851a:	f1a7 0308 	sub.w	r3, r7, #8
 800851e:	eb03 0c00 	add.w	ip, r3, r0
 8008522:	68a9      	ldr	r1, [r5, #8]
 8008524:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008528:	4561      	cmp	r1, ip
 800852a:	f026 0603 	bic.w	r6, r6, #3
 800852e:	f002 0201 	and.w	r2, r2, #1
 8008532:	d11b      	bne.n	800856c <_free_r+0x6c>
 8008534:	4406      	add	r6, r0
 8008536:	b93a      	cbnz	r2, 8008548 <_free_r+0x48>
 8008538:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800853c:	1a9b      	subs	r3, r3, r2
 800853e:	4416      	add	r6, r2
 8008540:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008544:	60ca      	str	r2, [r1, #12]
 8008546:	6091      	str	r1, [r2, #8]
 8008548:	f046 0201 	orr.w	r2, r6, #1
 800854c:	605a      	str	r2, [r3, #4]
 800854e:	60ab      	str	r3, [r5, #8]
 8008550:	4b48      	ldr	r3, [pc, #288]	@ (8008674 <_free_r+0x174>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	42b3      	cmp	r3, r6
 8008556:	d804      	bhi.n	8008562 <_free_r+0x62>
 8008558:	4b47      	ldr	r3, [pc, #284]	@ (8008678 <_free_r+0x178>)
 800855a:	4620      	mov	r0, r4
 800855c:	6819      	ldr	r1, [r3, #0]
 800855e:	f7ff ff79 	bl	8008454 <_malloc_trim_r>
 8008562:	4620      	mov	r0, r4
 8008564:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008568:	f000 baca 	b.w	8008b00 <__malloc_unlock>
 800856c:	f8cc 6004 	str.w	r6, [ip, #4]
 8008570:	2a00      	cmp	r2, #0
 8008572:	d138      	bne.n	80085e6 <_free_r+0xe6>
 8008574:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008578:	1a5b      	subs	r3, r3, r1
 800857a:	4408      	add	r0, r1
 800857c:	6899      	ldr	r1, [r3, #8]
 800857e:	f105 0708 	add.w	r7, r5, #8
 8008582:	42b9      	cmp	r1, r7
 8008584:	d031      	beq.n	80085ea <_free_r+0xea>
 8008586:	68df      	ldr	r7, [r3, #12]
 8008588:	60cf      	str	r7, [r1, #12]
 800858a:	60b9      	str	r1, [r7, #8]
 800858c:	eb0c 0106 	add.w	r1, ip, r6
 8008590:	6849      	ldr	r1, [r1, #4]
 8008592:	07c9      	lsls	r1, r1, #31
 8008594:	d40b      	bmi.n	80085ae <_free_r+0xae>
 8008596:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800859a:	4430      	add	r0, r6
 800859c:	bb3a      	cbnz	r2, 80085ee <_free_r+0xee>
 800859e:	4e37      	ldr	r6, [pc, #220]	@ (800867c <_free_r+0x17c>)
 80085a0:	42b1      	cmp	r1, r6
 80085a2:	d124      	bne.n	80085ee <_free_r+0xee>
 80085a4:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80085a8:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f040 0101 	orr.w	r1, r0, #1
 80085b2:	6059      	str	r1, [r3, #4]
 80085b4:	5018      	str	r0, [r3, r0]
 80085b6:	2a00      	cmp	r2, #0
 80085b8:	d1d3      	bne.n	8008562 <_free_r+0x62>
 80085ba:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80085be:	d21b      	bcs.n	80085f8 <_free_r+0xf8>
 80085c0:	08c2      	lsrs	r2, r0, #3
 80085c2:	2101      	movs	r1, #1
 80085c4:	0940      	lsrs	r0, r0, #5
 80085c6:	4081      	lsls	r1, r0
 80085c8:	6868      	ldr	r0, [r5, #4]
 80085ca:	3201      	adds	r2, #1
 80085cc:	4301      	orrs	r1, r0
 80085ce:	6069      	str	r1, [r5, #4]
 80085d0:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 80085d4:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 80085d8:	3908      	subs	r1, #8
 80085da:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80085de:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 80085e2:	60c3      	str	r3, [r0, #12]
 80085e4:	e7bd      	b.n	8008562 <_free_r+0x62>
 80085e6:	2200      	movs	r2, #0
 80085e8:	e7d0      	b.n	800858c <_free_r+0x8c>
 80085ea:	2201      	movs	r2, #1
 80085ec:	e7ce      	b.n	800858c <_free_r+0x8c>
 80085ee:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80085f2:	60ce      	str	r6, [r1, #12]
 80085f4:	60b1      	str	r1, [r6, #8]
 80085f6:	e7da      	b.n	80085ae <_free_r+0xae>
 80085f8:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 80085fc:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8008600:	d214      	bcs.n	800862c <_free_r+0x12c>
 8008602:	0982      	lsrs	r2, r0, #6
 8008604:	3238      	adds	r2, #56	@ 0x38
 8008606:	1c51      	adds	r1, r2, #1
 8008608:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800860c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008610:	428e      	cmp	r6, r1
 8008612:	d125      	bne.n	8008660 <_free_r+0x160>
 8008614:	2001      	movs	r0, #1
 8008616:	1092      	asrs	r2, r2, #2
 8008618:	fa00 f202 	lsl.w	r2, r0, r2
 800861c:	6868      	ldr	r0, [r5, #4]
 800861e:	4302      	orrs	r2, r0
 8008620:	606a      	str	r2, [r5, #4]
 8008622:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8008626:	60b3      	str	r3, [r6, #8]
 8008628:	60cb      	str	r3, [r1, #12]
 800862a:	e79a      	b.n	8008562 <_free_r+0x62>
 800862c:	2a14      	cmp	r2, #20
 800862e:	d801      	bhi.n	8008634 <_free_r+0x134>
 8008630:	325b      	adds	r2, #91	@ 0x5b
 8008632:	e7e8      	b.n	8008606 <_free_r+0x106>
 8008634:	2a54      	cmp	r2, #84	@ 0x54
 8008636:	d802      	bhi.n	800863e <_free_r+0x13e>
 8008638:	0b02      	lsrs	r2, r0, #12
 800863a:	326e      	adds	r2, #110	@ 0x6e
 800863c:	e7e3      	b.n	8008606 <_free_r+0x106>
 800863e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8008642:	d802      	bhi.n	800864a <_free_r+0x14a>
 8008644:	0bc2      	lsrs	r2, r0, #15
 8008646:	3277      	adds	r2, #119	@ 0x77
 8008648:	e7dd      	b.n	8008606 <_free_r+0x106>
 800864a:	f240 5154 	movw	r1, #1364	@ 0x554
 800864e:	428a      	cmp	r2, r1
 8008650:	bf9a      	itte	ls
 8008652:	0c82      	lsrls	r2, r0, #18
 8008654:	327c      	addls	r2, #124	@ 0x7c
 8008656:	227e      	movhi	r2, #126	@ 0x7e
 8008658:	e7d5      	b.n	8008606 <_free_r+0x106>
 800865a:	6889      	ldr	r1, [r1, #8]
 800865c:	428e      	cmp	r6, r1
 800865e:	d004      	beq.n	800866a <_free_r+0x16a>
 8008660:	684a      	ldr	r2, [r1, #4]
 8008662:	f022 0203 	bic.w	r2, r2, #3
 8008666:	4282      	cmp	r2, r0
 8008668:	d8f7      	bhi.n	800865a <_free_r+0x15a>
 800866a:	68ce      	ldr	r6, [r1, #12]
 800866c:	e7d9      	b.n	8008622 <_free_r+0x122>
 800866e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008670:	20000214 	.word	0x20000214
 8008674:	20000210 	.word	0x20000210
 8008678:	20000b2c 	.word	0x20000b2c
 800867c:	2000021c 	.word	0x2000021c

08008680 <_malloc_r>:
 8008680:	f101 030b 	add.w	r3, r1, #11
 8008684:	2b16      	cmp	r3, #22
 8008686:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800868a:	4605      	mov	r5, r0
 800868c:	d906      	bls.n	800869c <_malloc_r+0x1c>
 800868e:	f033 0707 	bics.w	r7, r3, #7
 8008692:	d504      	bpl.n	800869e <_malloc_r+0x1e>
 8008694:	230c      	movs	r3, #12
 8008696:	602b      	str	r3, [r5, #0]
 8008698:	2400      	movs	r4, #0
 800869a:	e1a3      	b.n	80089e4 <_malloc_r+0x364>
 800869c:	2710      	movs	r7, #16
 800869e:	42b9      	cmp	r1, r7
 80086a0:	d8f8      	bhi.n	8008694 <_malloc_r+0x14>
 80086a2:	4628      	mov	r0, r5
 80086a4:	f000 fa26 	bl	8008af4 <__malloc_lock>
 80086a8:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 80086ac:	4eaf      	ldr	r6, [pc, #700]	@ (800896c <_malloc_r+0x2ec>)
 80086ae:	d237      	bcs.n	8008720 <_malloc_r+0xa0>
 80086b0:	f107 0208 	add.w	r2, r7, #8
 80086b4:	4432      	add	r2, r6
 80086b6:	f1a2 0108 	sub.w	r1, r2, #8
 80086ba:	6854      	ldr	r4, [r2, #4]
 80086bc:	428c      	cmp	r4, r1
 80086be:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80086c2:	d102      	bne.n	80086ca <_malloc_r+0x4a>
 80086c4:	68d4      	ldr	r4, [r2, #12]
 80086c6:	42a2      	cmp	r2, r4
 80086c8:	d010      	beq.n	80086ec <_malloc_r+0x6c>
 80086ca:	6863      	ldr	r3, [r4, #4]
 80086cc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80086d0:	f023 0303 	bic.w	r3, r3, #3
 80086d4:	60ca      	str	r2, [r1, #12]
 80086d6:	4423      	add	r3, r4
 80086d8:	6091      	str	r1, [r2, #8]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	f042 0201 	orr.w	r2, r2, #1
 80086e0:	605a      	str	r2, [r3, #4]
 80086e2:	4628      	mov	r0, r5
 80086e4:	f000 fa0c 	bl	8008b00 <__malloc_unlock>
 80086e8:	3408      	adds	r4, #8
 80086ea:	e17b      	b.n	80089e4 <_malloc_r+0x364>
 80086ec:	3302      	adds	r3, #2
 80086ee:	6934      	ldr	r4, [r6, #16]
 80086f0:	499f      	ldr	r1, [pc, #636]	@ (8008970 <_malloc_r+0x2f0>)
 80086f2:	428c      	cmp	r4, r1
 80086f4:	d077      	beq.n	80087e6 <_malloc_r+0x166>
 80086f6:	6862      	ldr	r2, [r4, #4]
 80086f8:	f022 0c03 	bic.w	ip, r2, #3
 80086fc:	ebac 0007 	sub.w	r0, ip, r7
 8008700:	280f      	cmp	r0, #15
 8008702:	dd48      	ble.n	8008796 <_malloc_r+0x116>
 8008704:	19e2      	adds	r2, r4, r7
 8008706:	f040 0301 	orr.w	r3, r0, #1
 800870a:	f047 0701 	orr.w	r7, r7, #1
 800870e:	6067      	str	r7, [r4, #4]
 8008710:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008714:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008718:	6053      	str	r3, [r2, #4]
 800871a:	f844 000c 	str.w	r0, [r4, ip]
 800871e:	e7e0      	b.n	80086e2 <_malloc_r+0x62>
 8008720:	0a7b      	lsrs	r3, r7, #9
 8008722:	d02a      	beq.n	800877a <_malloc_r+0xfa>
 8008724:	2b04      	cmp	r3, #4
 8008726:	d812      	bhi.n	800874e <_malloc_r+0xce>
 8008728:	09bb      	lsrs	r3, r7, #6
 800872a:	3338      	adds	r3, #56	@ 0x38
 800872c:	1c5a      	adds	r2, r3, #1
 800872e:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008732:	f1a2 0c08 	sub.w	ip, r2, #8
 8008736:	6854      	ldr	r4, [r2, #4]
 8008738:	4564      	cmp	r4, ip
 800873a:	d006      	beq.n	800874a <_malloc_r+0xca>
 800873c:	6862      	ldr	r2, [r4, #4]
 800873e:	f022 0203 	bic.w	r2, r2, #3
 8008742:	1bd0      	subs	r0, r2, r7
 8008744:	280f      	cmp	r0, #15
 8008746:	dd1c      	ble.n	8008782 <_malloc_r+0x102>
 8008748:	3b01      	subs	r3, #1
 800874a:	3301      	adds	r3, #1
 800874c:	e7cf      	b.n	80086ee <_malloc_r+0x6e>
 800874e:	2b14      	cmp	r3, #20
 8008750:	d801      	bhi.n	8008756 <_malloc_r+0xd6>
 8008752:	335b      	adds	r3, #91	@ 0x5b
 8008754:	e7ea      	b.n	800872c <_malloc_r+0xac>
 8008756:	2b54      	cmp	r3, #84	@ 0x54
 8008758:	d802      	bhi.n	8008760 <_malloc_r+0xe0>
 800875a:	0b3b      	lsrs	r3, r7, #12
 800875c:	336e      	adds	r3, #110	@ 0x6e
 800875e:	e7e5      	b.n	800872c <_malloc_r+0xac>
 8008760:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8008764:	d802      	bhi.n	800876c <_malloc_r+0xec>
 8008766:	0bfb      	lsrs	r3, r7, #15
 8008768:	3377      	adds	r3, #119	@ 0x77
 800876a:	e7df      	b.n	800872c <_malloc_r+0xac>
 800876c:	f240 5254 	movw	r2, #1364	@ 0x554
 8008770:	4293      	cmp	r3, r2
 8008772:	d804      	bhi.n	800877e <_malloc_r+0xfe>
 8008774:	0cbb      	lsrs	r3, r7, #18
 8008776:	337c      	adds	r3, #124	@ 0x7c
 8008778:	e7d8      	b.n	800872c <_malloc_r+0xac>
 800877a:	233f      	movs	r3, #63	@ 0x3f
 800877c:	e7d6      	b.n	800872c <_malloc_r+0xac>
 800877e:	237e      	movs	r3, #126	@ 0x7e
 8008780:	e7d4      	b.n	800872c <_malloc_r+0xac>
 8008782:	2800      	cmp	r0, #0
 8008784:	68e1      	ldr	r1, [r4, #12]
 8008786:	db04      	blt.n	8008792 <_malloc_r+0x112>
 8008788:	68a3      	ldr	r3, [r4, #8]
 800878a:	60d9      	str	r1, [r3, #12]
 800878c:	608b      	str	r3, [r1, #8]
 800878e:	18a3      	adds	r3, r4, r2
 8008790:	e7a3      	b.n	80086da <_malloc_r+0x5a>
 8008792:	460c      	mov	r4, r1
 8008794:	e7d0      	b.n	8008738 <_malloc_r+0xb8>
 8008796:	2800      	cmp	r0, #0
 8008798:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800879c:	db07      	blt.n	80087ae <_malloc_r+0x12e>
 800879e:	44a4      	add	ip, r4
 80087a0:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80087a4:	f043 0301 	orr.w	r3, r3, #1
 80087a8:	f8cc 3004 	str.w	r3, [ip, #4]
 80087ac:	e799      	b.n	80086e2 <_malloc_r+0x62>
 80087ae:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 80087b2:	6870      	ldr	r0, [r6, #4]
 80087b4:	f080 8095 	bcs.w	80088e2 <_malloc_r+0x262>
 80087b8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80087bc:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80087c0:	f04f 0c01 	mov.w	ip, #1
 80087c4:	3201      	adds	r2, #1
 80087c6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80087ca:	ea4c 0000 	orr.w	r0, ip, r0
 80087ce:	6070      	str	r0, [r6, #4]
 80087d0:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80087d4:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80087d8:	3808      	subs	r0, #8
 80087da:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80087de:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80087e2:	f8cc 400c 	str.w	r4, [ip, #12]
 80087e6:	1098      	asrs	r0, r3, #2
 80087e8:	2201      	movs	r2, #1
 80087ea:	4082      	lsls	r2, r0
 80087ec:	6870      	ldr	r0, [r6, #4]
 80087ee:	4290      	cmp	r0, r2
 80087f0:	d326      	bcc.n	8008840 <_malloc_r+0x1c0>
 80087f2:	4210      	tst	r0, r2
 80087f4:	d106      	bne.n	8008804 <_malloc_r+0x184>
 80087f6:	f023 0303 	bic.w	r3, r3, #3
 80087fa:	0052      	lsls	r2, r2, #1
 80087fc:	4210      	tst	r0, r2
 80087fe:	f103 0304 	add.w	r3, r3, #4
 8008802:	d0fa      	beq.n	80087fa <_malloc_r+0x17a>
 8008804:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008808:	46c1      	mov	r9, r8
 800880a:	469e      	mov	lr, r3
 800880c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008810:	454c      	cmp	r4, r9
 8008812:	f040 80b9 	bne.w	8008988 <_malloc_r+0x308>
 8008816:	f10e 0e01 	add.w	lr, lr, #1
 800881a:	f01e 0f03 	tst.w	lr, #3
 800881e:	f109 0908 	add.w	r9, r9, #8
 8008822:	d1f3      	bne.n	800880c <_malloc_r+0x18c>
 8008824:	0798      	lsls	r0, r3, #30
 8008826:	f040 80e3 	bne.w	80089f0 <_malloc_r+0x370>
 800882a:	6873      	ldr	r3, [r6, #4]
 800882c:	ea23 0302 	bic.w	r3, r3, r2
 8008830:	6073      	str	r3, [r6, #4]
 8008832:	6870      	ldr	r0, [r6, #4]
 8008834:	0052      	lsls	r2, r2, #1
 8008836:	4290      	cmp	r0, r2
 8008838:	d302      	bcc.n	8008840 <_malloc_r+0x1c0>
 800883a:	2a00      	cmp	r2, #0
 800883c:	f040 80e5 	bne.w	8008a0a <_malloc_r+0x38a>
 8008840:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8008844:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008848:	f023 0903 	bic.w	r9, r3, #3
 800884c:	45b9      	cmp	r9, r7
 800884e:	d304      	bcc.n	800885a <_malloc_r+0x1da>
 8008850:	eba9 0207 	sub.w	r2, r9, r7
 8008854:	2a0f      	cmp	r2, #15
 8008856:	f300 8141 	bgt.w	8008adc <_malloc_r+0x45c>
 800885a:	4b46      	ldr	r3, [pc, #280]	@ (8008974 <_malloc_r+0x2f4>)
 800885c:	6819      	ldr	r1, [r3, #0]
 800885e:	3110      	adds	r1, #16
 8008860:	4439      	add	r1, r7
 8008862:	2008      	movs	r0, #8
 8008864:	9101      	str	r1, [sp, #4]
 8008866:	f001 fc8f 	bl	800a188 <sysconf>
 800886a:	4a43      	ldr	r2, [pc, #268]	@ (8008978 <_malloc_r+0x2f8>)
 800886c:	9901      	ldr	r1, [sp, #4]
 800886e:	6813      	ldr	r3, [r2, #0]
 8008870:	3301      	adds	r3, #1
 8008872:	bf1f      	itttt	ne
 8008874:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008878:	1809      	addne	r1, r1, r0
 800887a:	4243      	negne	r3, r0
 800887c:	4019      	andne	r1, r3
 800887e:	4680      	mov	r8, r0
 8008880:	4628      	mov	r0, r5
 8008882:	9101      	str	r1, [sp, #4]
 8008884:	f001 fc5c 	bl	800a140 <_sbrk_r>
 8008888:	1c42      	adds	r2, r0, #1
 800888a:	eb0a 0b09 	add.w	fp, sl, r9
 800888e:	4604      	mov	r4, r0
 8008890:	f000 80f7 	beq.w	8008a82 <_malloc_r+0x402>
 8008894:	4583      	cmp	fp, r0
 8008896:	9901      	ldr	r1, [sp, #4]
 8008898:	4a37      	ldr	r2, [pc, #220]	@ (8008978 <_malloc_r+0x2f8>)
 800889a:	d902      	bls.n	80088a2 <_malloc_r+0x222>
 800889c:	45b2      	cmp	sl, r6
 800889e:	f040 80f0 	bne.w	8008a82 <_malloc_r+0x402>
 80088a2:	4b36      	ldr	r3, [pc, #216]	@ (800897c <_malloc_r+0x2fc>)
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	45a3      	cmp	fp, r4
 80088a8:	eb00 0e01 	add.w	lr, r0, r1
 80088ac:	f8c3 e000 	str.w	lr, [r3]
 80088b0:	f108 3cff 	add.w	ip, r8, #4294967295
 80088b4:	f040 80ab 	bne.w	8008a0e <_malloc_r+0x38e>
 80088b8:	ea1b 0f0c 	tst.w	fp, ip
 80088bc:	f040 80a7 	bne.w	8008a0e <_malloc_r+0x38e>
 80088c0:	68b2      	ldr	r2, [r6, #8]
 80088c2:	4449      	add	r1, r9
 80088c4:	f041 0101 	orr.w	r1, r1, #1
 80088c8:	6051      	str	r1, [r2, #4]
 80088ca:	4a2d      	ldr	r2, [pc, #180]	@ (8008980 <_malloc_r+0x300>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	6811      	ldr	r1, [r2, #0]
 80088d0:	428b      	cmp	r3, r1
 80088d2:	bf88      	it	hi
 80088d4:	6013      	strhi	r3, [r2, #0]
 80088d6:	4a2b      	ldr	r2, [pc, #172]	@ (8008984 <_malloc_r+0x304>)
 80088d8:	6811      	ldr	r1, [r2, #0]
 80088da:	428b      	cmp	r3, r1
 80088dc:	bf88      	it	hi
 80088de:	6013      	strhi	r3, [r2, #0]
 80088e0:	e0cf      	b.n	8008a82 <_malloc_r+0x402>
 80088e2:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 80088e6:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80088ea:	d218      	bcs.n	800891e <_malloc_r+0x29e>
 80088ec:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80088f0:	3238      	adds	r2, #56	@ 0x38
 80088f2:	f102 0e01 	add.w	lr, r2, #1
 80088f6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 80088fa:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 80088fe:	45f0      	cmp	r8, lr
 8008900:	d12b      	bne.n	800895a <_malloc_r+0x2da>
 8008902:	1092      	asrs	r2, r2, #2
 8008904:	f04f 0c01 	mov.w	ip, #1
 8008908:	fa0c f202 	lsl.w	r2, ip, r2
 800890c:	4302      	orrs	r2, r0
 800890e:	6072      	str	r2, [r6, #4]
 8008910:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008914:	f8c8 4008 	str.w	r4, [r8, #8]
 8008918:	f8ce 400c 	str.w	r4, [lr, #12]
 800891c:	e763      	b.n	80087e6 <_malloc_r+0x166>
 800891e:	2a14      	cmp	r2, #20
 8008920:	d801      	bhi.n	8008926 <_malloc_r+0x2a6>
 8008922:	325b      	adds	r2, #91	@ 0x5b
 8008924:	e7e5      	b.n	80088f2 <_malloc_r+0x272>
 8008926:	2a54      	cmp	r2, #84	@ 0x54
 8008928:	d803      	bhi.n	8008932 <_malloc_r+0x2b2>
 800892a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800892e:	326e      	adds	r2, #110	@ 0x6e
 8008930:	e7df      	b.n	80088f2 <_malloc_r+0x272>
 8008932:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8008936:	d803      	bhi.n	8008940 <_malloc_r+0x2c0>
 8008938:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800893c:	3277      	adds	r2, #119	@ 0x77
 800893e:	e7d8      	b.n	80088f2 <_malloc_r+0x272>
 8008940:	f240 5e54 	movw	lr, #1364	@ 0x554
 8008944:	4572      	cmp	r2, lr
 8008946:	bf9a      	itte	ls
 8008948:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800894c:	327c      	addls	r2, #124	@ 0x7c
 800894e:	227e      	movhi	r2, #126	@ 0x7e
 8008950:	e7cf      	b.n	80088f2 <_malloc_r+0x272>
 8008952:	f8de e008 	ldr.w	lr, [lr, #8]
 8008956:	45f0      	cmp	r8, lr
 8008958:	d005      	beq.n	8008966 <_malloc_r+0x2e6>
 800895a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800895e:	f022 0203 	bic.w	r2, r2, #3
 8008962:	4562      	cmp	r2, ip
 8008964:	d8f5      	bhi.n	8008952 <_malloc_r+0x2d2>
 8008966:	f8de 800c 	ldr.w	r8, [lr, #12]
 800896a:	e7d1      	b.n	8008910 <_malloc_r+0x290>
 800896c:	20000214 	.word	0x20000214
 8008970:	2000021c 	.word	0x2000021c
 8008974:	20000b2c 	.word	0x20000b2c
 8008978:	2000020c 	.word	0x2000020c
 800897c:	20000afc 	.word	0x20000afc
 8008980:	20000b28 	.word	0x20000b28
 8008984:	20000b24 	.word	0x20000b24
 8008988:	6860      	ldr	r0, [r4, #4]
 800898a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800898e:	f020 0003 	bic.w	r0, r0, #3
 8008992:	eba0 0a07 	sub.w	sl, r0, r7
 8008996:	f1ba 0f0f 	cmp.w	sl, #15
 800899a:	dd12      	ble.n	80089c2 <_malloc_r+0x342>
 800899c:	68a3      	ldr	r3, [r4, #8]
 800899e:	19e2      	adds	r2, r4, r7
 80089a0:	f047 0701 	orr.w	r7, r7, #1
 80089a4:	6067      	str	r7, [r4, #4]
 80089a6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80089aa:	f8cc 3008 	str.w	r3, [ip, #8]
 80089ae:	f04a 0301 	orr.w	r3, sl, #1
 80089b2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80089b6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80089ba:	6053      	str	r3, [r2, #4]
 80089bc:	f844 a000 	str.w	sl, [r4, r0]
 80089c0:	e68f      	b.n	80086e2 <_malloc_r+0x62>
 80089c2:	f1ba 0f00 	cmp.w	sl, #0
 80089c6:	db11      	blt.n	80089ec <_malloc_r+0x36c>
 80089c8:	4420      	add	r0, r4
 80089ca:	6843      	ldr	r3, [r0, #4]
 80089cc:	f043 0301 	orr.w	r3, r3, #1
 80089d0:	6043      	str	r3, [r0, #4]
 80089d2:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80089d6:	4628      	mov	r0, r5
 80089d8:	f8c3 c00c 	str.w	ip, [r3, #12]
 80089dc:	f8cc 3008 	str.w	r3, [ip, #8]
 80089e0:	f000 f88e 	bl	8008b00 <__malloc_unlock>
 80089e4:	4620      	mov	r0, r4
 80089e6:	b003      	add	sp, #12
 80089e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ec:	4664      	mov	r4, ip
 80089ee:	e70f      	b.n	8008810 <_malloc_r+0x190>
 80089f0:	f858 0908 	ldr.w	r0, [r8], #-8
 80089f4:	4540      	cmp	r0, r8
 80089f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80089fa:	f43f af13 	beq.w	8008824 <_malloc_r+0x1a4>
 80089fe:	e718      	b.n	8008832 <_malloc_r+0x1b2>
 8008a00:	3304      	adds	r3, #4
 8008a02:	0052      	lsls	r2, r2, #1
 8008a04:	4210      	tst	r0, r2
 8008a06:	d0fb      	beq.n	8008a00 <_malloc_r+0x380>
 8008a08:	e6fc      	b.n	8008804 <_malloc_r+0x184>
 8008a0a:	4673      	mov	r3, lr
 8008a0c:	e7fa      	b.n	8008a04 <_malloc_r+0x384>
 8008a0e:	6810      	ldr	r0, [r2, #0]
 8008a10:	3001      	adds	r0, #1
 8008a12:	bf1b      	ittet	ne
 8008a14:	eba4 0b0b 	subne.w	fp, r4, fp
 8008a18:	eb0b 020e 	addne.w	r2, fp, lr
 8008a1c:	6014      	streq	r4, [r2, #0]
 8008a1e:	601a      	strne	r2, [r3, #0]
 8008a20:	f014 0b07 	ands.w	fp, r4, #7
 8008a24:	bf1a      	itte	ne
 8008a26:	f1cb 0008 	rsbne	r0, fp, #8
 8008a2a:	1824      	addne	r4, r4, r0
 8008a2c:	4658      	moveq	r0, fp
 8008a2e:	1862      	adds	r2, r4, r1
 8008a30:	ea02 010c 	and.w	r1, r2, ip
 8008a34:	4480      	add	r8, r0
 8008a36:	eba8 0801 	sub.w	r8, r8, r1
 8008a3a:	ea08 080c 	and.w	r8, r8, ip
 8008a3e:	4641      	mov	r1, r8
 8008a40:	4628      	mov	r0, r5
 8008a42:	9201      	str	r2, [sp, #4]
 8008a44:	f001 fb7c 	bl	800a140 <_sbrk_r>
 8008a48:	1c43      	adds	r3, r0, #1
 8008a4a:	9a01      	ldr	r2, [sp, #4]
 8008a4c:	4b28      	ldr	r3, [pc, #160]	@ (8008af0 <_malloc_r+0x470>)
 8008a4e:	d107      	bne.n	8008a60 <_malloc_r+0x3e0>
 8008a50:	f1bb 0f00 	cmp.w	fp, #0
 8008a54:	d023      	beq.n	8008a9e <_malloc_r+0x41e>
 8008a56:	f1ab 0008 	sub.w	r0, fp, #8
 8008a5a:	4410      	add	r0, r2
 8008a5c:	f04f 0800 	mov.w	r8, #0
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	60b4      	str	r4, [r6, #8]
 8008a64:	1b00      	subs	r0, r0, r4
 8008a66:	4440      	add	r0, r8
 8008a68:	4442      	add	r2, r8
 8008a6a:	f040 0001 	orr.w	r0, r0, #1
 8008a6e:	45b2      	cmp	sl, r6
 8008a70:	601a      	str	r2, [r3, #0]
 8008a72:	6060      	str	r0, [r4, #4]
 8008a74:	f43f af29 	beq.w	80088ca <_malloc_r+0x24a>
 8008a78:	f1b9 0f0f 	cmp.w	r9, #15
 8008a7c:	d812      	bhi.n	8008aa4 <_malloc_r+0x424>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	68b3      	ldr	r3, [r6, #8]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	f023 0303 	bic.w	r3, r3, #3
 8008a8a:	42bb      	cmp	r3, r7
 8008a8c:	eba3 0207 	sub.w	r2, r3, r7
 8008a90:	d301      	bcc.n	8008a96 <_malloc_r+0x416>
 8008a92:	2a0f      	cmp	r2, #15
 8008a94:	dc22      	bgt.n	8008adc <_malloc_r+0x45c>
 8008a96:	4628      	mov	r0, r5
 8008a98:	f000 f832 	bl	8008b00 <__malloc_unlock>
 8008a9c:	e5fc      	b.n	8008698 <_malloc_r+0x18>
 8008a9e:	4610      	mov	r0, r2
 8008aa0:	46d8      	mov	r8, fp
 8008aa2:	e7dd      	b.n	8008a60 <_malloc_r+0x3e0>
 8008aa4:	f8da 2004 	ldr.w	r2, [sl, #4]
 8008aa8:	f1a9 090c 	sub.w	r9, r9, #12
 8008aac:	f029 0907 	bic.w	r9, r9, #7
 8008ab0:	f002 0201 	and.w	r2, r2, #1
 8008ab4:	ea42 0209 	orr.w	r2, r2, r9
 8008ab8:	f8ca 2004 	str.w	r2, [sl, #4]
 8008abc:	2105      	movs	r1, #5
 8008abe:	eb0a 0209 	add.w	r2, sl, r9
 8008ac2:	f1b9 0f0f 	cmp.w	r9, #15
 8008ac6:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8008aca:	f67f aefe 	bls.w	80088ca <_malloc_r+0x24a>
 8008ace:	f10a 0108 	add.w	r1, sl, #8
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	f7ff fd14 	bl	8008500 <_free_r>
 8008ad8:	4b05      	ldr	r3, [pc, #20]	@ (8008af0 <_malloc_r+0x470>)
 8008ada:	e6f6      	b.n	80088ca <_malloc_r+0x24a>
 8008adc:	68b4      	ldr	r4, [r6, #8]
 8008ade:	f047 0301 	orr.w	r3, r7, #1
 8008ae2:	4427      	add	r7, r4
 8008ae4:	f042 0201 	orr.w	r2, r2, #1
 8008ae8:	6063      	str	r3, [r4, #4]
 8008aea:	60b7      	str	r7, [r6, #8]
 8008aec:	607a      	str	r2, [r7, #4]
 8008aee:	e5f8      	b.n	80086e2 <_malloc_r+0x62>
 8008af0:	20000afc 	.word	0x20000afc

08008af4 <__malloc_lock>:
 8008af4:	4801      	ldr	r0, [pc, #4]	@ (8008afc <__malloc_lock+0x8>)
 8008af6:	f7ff bc9b 	b.w	8008430 <__retarget_lock_acquire_recursive>
 8008afa:	bf00      	nop
 8008afc:	20000af4 	.word	0x20000af4

08008b00 <__malloc_unlock>:
 8008b00:	4801      	ldr	r0, [pc, #4]	@ (8008b08 <__malloc_unlock+0x8>)
 8008b02:	f7ff bc96 	b.w	8008432 <__retarget_lock_release_recursive>
 8008b06:	bf00      	nop
 8008b08:	20000af4 	.word	0x20000af4
 8008b0c:	00000000 	.word	0x00000000

08008b10 <_svfprintf_r>:
 8008b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b14:	b0d3      	sub	sp, #332	@ 0x14c
 8008b16:	4693      	mov	fp, r2
 8008b18:	9106      	str	r1, [sp, #24]
 8008b1a:	461f      	mov	r7, r3
 8008b1c:	9003      	str	r0, [sp, #12]
 8008b1e:	f001 fb0b 	bl	800a138 <_localeconv_r>
 8008b22:	6803      	ldr	r3, [r0, #0]
 8008b24:	9315      	str	r3, [sp, #84]	@ 0x54
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7f7 fb52 	bl	80001d0 <strlen>
 8008b2c:	9b06      	ldr	r3, [sp, #24]
 8008b2e:	900e      	str	r0, [sp, #56]	@ 0x38
 8008b30:	899b      	ldrh	r3, [r3, #12]
 8008b32:	061a      	lsls	r2, r3, #24
 8008b34:	d514      	bpl.n	8008b60 <_svfprintf_r+0x50>
 8008b36:	9b06      	ldr	r3, [sp, #24]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	b98b      	cbnz	r3, 8008b60 <_svfprintf_r+0x50>
 8008b3c:	9803      	ldr	r0, [sp, #12]
 8008b3e:	2140      	movs	r1, #64	@ 0x40
 8008b40:	f7ff fd9e 	bl	8008680 <_malloc_r>
 8008b44:	9b06      	ldr	r3, [sp, #24]
 8008b46:	6018      	str	r0, [r3, #0]
 8008b48:	6118      	str	r0, [r3, #16]
 8008b4a:	b930      	cbnz	r0, 8008b5a <_svfprintf_r+0x4a>
 8008b4c:	9a03      	ldr	r2, [sp, #12]
 8008b4e:	230c      	movs	r3, #12
 8008b50:	6013      	str	r3, [r2, #0]
 8008b52:	f04f 33ff 	mov.w	r3, #4294967295
 8008b56:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b58:	e1f5      	b.n	8008f46 <_svfprintf_r+0x436>
 8008b5a:	9a06      	ldr	r2, [sp, #24]
 8008b5c:	2340      	movs	r3, #64	@ 0x40
 8008b5e:	6153      	str	r3, [r2, #20]
 8008b60:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8008db0 <_svfprintf_r+0x2a0>
 8008b64:	2300      	movs	r3, #0
 8008b66:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8008b6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008b6e:	ac29      	add	r4, sp, #164	@ 0xa4
 8008b70:	9426      	str	r4, [sp, #152]	@ 0x98
 8008b72:	9304      	str	r3, [sp, #16]
 8008b74:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b76:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b7a:	9314      	str	r3, [sp, #80]	@ 0x50
 8008b7c:	9316      	str	r3, [sp, #88]	@ 0x58
 8008b7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008b80:	465b      	mov	r3, fp
 8008b82:	461d      	mov	r5, r3
 8008b84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b88:	b10a      	cbz	r2, 8008b8e <_svfprintf_r+0x7e>
 8008b8a:	2a25      	cmp	r2, #37	@ 0x25
 8008b8c:	d1f9      	bne.n	8008b82 <_svfprintf_r+0x72>
 8008b8e:	ebb5 060b 	subs.w	r6, r5, fp
 8008b92:	d00d      	beq.n	8008bb0 <_svfprintf_r+0xa0>
 8008b94:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008b96:	4433      	add	r3, r6
 8008b98:	9328      	str	r3, [sp, #160]	@ 0xa0
 8008b9a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	2b07      	cmp	r3, #7
 8008ba0:	e9c4 b600 	strd	fp, r6, [r4]
 8008ba4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008ba6:	dc75      	bgt.n	8008c94 <_svfprintf_r+0x184>
 8008ba8:	3408      	adds	r4, #8
 8008baa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bac:	4433      	add	r3, r6
 8008bae:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bb0:	782b      	ldrb	r3, [r5, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f001 8140 	beq.w	8009e38 <_svfprintf_r+0x1328>
 8008bb8:	2200      	movs	r2, #0
 8008bba:	1c6b      	adds	r3, r5, #1
 8008bbc:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8008bc0:	f04f 36ff 	mov.w	r6, #4294967295
 8008bc4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008bc6:	4615      	mov	r5, r2
 8008bc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bcc:	9207      	str	r2, [sp, #28]
 8008bce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bd0:	9b07      	ldr	r3, [sp, #28]
 8008bd2:	3b20      	subs	r3, #32
 8008bd4:	2b5a      	cmp	r3, #90	@ 0x5a
 8008bd6:	f200 859d 	bhi.w	8009714 <_svfprintf_r+0xc04>
 8008bda:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008bde:	009e      	.short	0x009e
 8008be0:	059b059b 	.word	0x059b059b
 8008be4:	059b00a6 	.word	0x059b00a6
 8008be8:	059b059b 	.word	0x059b059b
 8008bec:	059b0086 	.word	0x059b0086
 8008bf0:	00a9059b 	.word	0x00a9059b
 8008bf4:	059b00b3 	.word	0x059b00b3
 8008bf8:	00b500b0 	.word	0x00b500b0
 8008bfc:	00d0059b 	.word	0x00d0059b
 8008c00:	00d300d3 	.word	0x00d300d3
 8008c04:	00d300d3 	.word	0x00d300d3
 8008c08:	00d300d3 	.word	0x00d300d3
 8008c0c:	00d300d3 	.word	0x00d300d3
 8008c10:	059b00d3 	.word	0x059b00d3
 8008c14:	059b059b 	.word	0x059b059b
 8008c18:	059b059b 	.word	0x059b059b
 8008c1c:	059b059b 	.word	0x059b059b
 8008c20:	059b014a 	.word	0x059b014a
 8008c24:	011b0109 	.word	0x011b0109
 8008c28:	014a014a 	.word	0x014a014a
 8008c2c:	059b014a 	.word	0x059b014a
 8008c30:	059b059b 	.word	0x059b059b
 8008c34:	00e6059b 	.word	0x00e6059b
 8008c38:	059b059b 	.word	0x059b059b
 8008c3c:	059b0494 	.word	0x059b0494
 8008c40:	059b059b 	.word	0x059b059b
 8008c44:	059b04de 	.word	0x059b04de
 8008c48:	059b04fd 	.word	0x059b04fd
 8008c4c:	0520059b 	.word	0x0520059b
 8008c50:	059b059b 	.word	0x059b059b
 8008c54:	059b059b 	.word	0x059b059b
 8008c58:	059b059b 	.word	0x059b059b
 8008c5c:	059b059b 	.word	0x059b059b
 8008c60:	059b014a 	.word	0x059b014a
 8008c64:	011d0109 	.word	0x011d0109
 8008c68:	014a014a 	.word	0x014a014a
 8008c6c:	00ef014a 	.word	0x00ef014a
 8008c70:	0103011d 	.word	0x0103011d
 8008c74:	00fc059b 	.word	0x00fc059b
 8008c78:	0475059b 	.word	0x0475059b
 8008c7c:	04cc0496 	.word	0x04cc0496
 8008c80:	059b0103 	.word	0x059b0103
 8008c84:	009c04de 	.word	0x009c04de
 8008c88:	059b04ff 	.word	0x059b04ff
 8008c8c:	0065059b 	.word	0x0065059b
 8008c90:	009c059b 	.word	0x009c059b
 8008c94:	9906      	ldr	r1, [sp, #24]
 8008c96:	9803      	ldr	r0, [sp, #12]
 8008c98:	aa26      	add	r2, sp, #152	@ 0x98
 8008c9a:	f001 f90f 	bl	8009ebc <__ssprint_r>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	f040 814c 	bne.w	8008f3c <_svfprintf_r+0x42c>
 8008ca4:	ac29      	add	r4, sp, #164	@ 0xa4
 8008ca6:	e780      	b.n	8008baa <_svfprintf_r+0x9a>
 8008ca8:	4b43      	ldr	r3, [pc, #268]	@ (8008db8 <_svfprintf_r+0x2a8>)
 8008caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cac:	f015 0320 	ands.w	r3, r5, #32
 8008cb0:	f000 84b8 	beq.w	8009624 <_svfprintf_r+0xb14>
 8008cb4:	3707      	adds	r7, #7
 8008cb6:	f027 0307 	bic.w	r3, r7, #7
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008cc0:	f852 7b08 	ldr.w	r7, [r2], #8
 8008cc4:	9208      	str	r2, [sp, #32]
 8008cc6:	07e8      	lsls	r0, r5, #31
 8008cc8:	d50a      	bpl.n	8008ce0 <_svfprintf_r+0x1d0>
 8008cca:	ea57 0308 	orrs.w	r3, r7, r8
 8008cce:	d007      	beq.n	8008ce0 <_svfprintf_r+0x1d0>
 8008cd0:	2330      	movs	r3, #48	@ 0x30
 8008cd2:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8008cd6:	9b07      	ldr	r3, [sp, #28]
 8008cd8:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8008cdc:	f045 0502 	orr.w	r5, r5, #2
 8008ce0:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8008ce4:	2302      	movs	r3, #2
 8008ce6:	f000 bc1f 	b.w	8009528 <_svfprintf_r+0xa18>
 8008cea:	9803      	ldr	r0, [sp, #12]
 8008cec:	f001 fa24 	bl	800a138 <_localeconv_r>
 8008cf0:	6843      	ldr	r3, [r0, #4]
 8008cf2:	9316      	str	r3, [sp, #88]	@ 0x58
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f7f7 fa6b 	bl	80001d0 <strlen>
 8008cfa:	9014      	str	r0, [sp, #80]	@ 0x50
 8008cfc:	9803      	ldr	r0, [sp, #12]
 8008cfe:	f001 fa1b 	bl	800a138 <_localeconv_r>
 8008d02:	6883      	ldr	r3, [r0, #8]
 8008d04:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d08:	b12b      	cbz	r3, 8008d16 <_svfprintf_r+0x206>
 8008d0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d0c:	b11b      	cbz	r3, 8008d16 <_svfprintf_r+0x206>
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	b10b      	cbz	r3, 8008d16 <_svfprintf_r+0x206>
 8008d12:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8008d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d18:	e756      	b.n	8008bc8 <_svfprintf_r+0xb8>
 8008d1a:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f9      	bne.n	8008d16 <_svfprintf_r+0x206>
 8008d22:	2320      	movs	r3, #32
 8008d24:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008d28:	e7f5      	b.n	8008d16 <_svfprintf_r+0x206>
 8008d2a:	f045 0501 	orr.w	r5, r5, #1
 8008d2e:	e7f2      	b.n	8008d16 <_svfprintf_r+0x206>
 8008d30:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d34:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	daed      	bge.n	8008d16 <_svfprintf_r+0x206>
 8008d3a:	425b      	negs	r3, r3
 8008d3c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d3e:	f045 0504 	orr.w	r5, r5, #4
 8008d42:	e7e8      	b.n	8008d16 <_svfprintf_r+0x206>
 8008d44:	232b      	movs	r3, #43	@ 0x2b
 8008d46:	e7ed      	b.n	8008d24 <_svfprintf_r+0x214>
 8008d48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d4e:	9207      	str	r2, [sp, #28]
 8008d50:	2a2a      	cmp	r2, #42	@ 0x2a
 8008d52:	d111      	bne.n	8008d78 <_svfprintf_r+0x268>
 8008d54:	f857 6b04 	ldr.w	r6, [r7], #4
 8008d58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d5a:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8008d5e:	e7da      	b.n	8008d16 <_svfprintf_r+0x206>
 8008d60:	fb01 2606 	mla	r6, r1, r6, r2
 8008d64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d68:	9207      	str	r2, [sp, #28]
 8008d6a:	9a07      	ldr	r2, [sp, #28]
 8008d6c:	3a30      	subs	r2, #48	@ 0x30
 8008d6e:	2a09      	cmp	r2, #9
 8008d70:	d9f6      	bls.n	8008d60 <_svfprintf_r+0x250>
 8008d72:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8008d76:	e72a      	b.n	8008bce <_svfprintf_r+0xbe>
 8008d78:	2600      	movs	r6, #0
 8008d7a:	210a      	movs	r1, #10
 8008d7c:	e7f5      	b.n	8008d6a <_svfprintf_r+0x25a>
 8008d7e:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8008d82:	e7c8      	b.n	8008d16 <_svfprintf_r+0x206>
 8008d84:	2300      	movs	r3, #0
 8008d86:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d88:	220a      	movs	r2, #10
 8008d8a:	9b07      	ldr	r3, [sp, #28]
 8008d8c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008d8e:	3b30      	subs	r3, #48	@ 0x30
 8008d90:	fb02 3301 	mla	r3, r2, r1, r3
 8008d94:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d98:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008d9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d9e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008da2:	2b09      	cmp	r3, #9
 8008da4:	9107      	str	r1, [sp, #28]
 8008da6:	d9f0      	bls.n	8008d8a <_svfprintf_r+0x27a>
 8008da8:	e712      	b.n	8008bd0 <_svfprintf_r+0xc0>
 8008daa:	f045 0508 	orr.w	r5, r5, #8
 8008dae:	e7b2      	b.n	8008d16 <_svfprintf_r+0x206>
	...
 8008db8:	0800cb0c 	.word	0x0800cb0c
 8008dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	2b68      	cmp	r3, #104	@ 0x68
 8008dc2:	bf01      	itttt	eq
 8008dc4:	9b0b      	ldreq	r3, [sp, #44]	@ 0x2c
 8008dc6:	3301      	addeq	r3, #1
 8008dc8:	930b      	streq	r3, [sp, #44]	@ 0x2c
 8008dca:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8008dce:	bf18      	it	ne
 8008dd0:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8008dd4:	e79f      	b.n	8008d16 <_svfprintf_r+0x206>
 8008dd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b6c      	cmp	r3, #108	@ 0x6c
 8008ddc:	d105      	bne.n	8008dea <_svfprintf_r+0x2da>
 8008dde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de0:	3301      	adds	r3, #1
 8008de2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008de4:	f045 0520 	orr.w	r5, r5, #32
 8008de8:	e795      	b.n	8008d16 <_svfprintf_r+0x206>
 8008dea:	f045 0510 	orr.w	r5, r5, #16
 8008dee:	e792      	b.n	8008d16 <_svfprintf_r+0x206>
 8008df0:	463a      	mov	r2, r7
 8008df2:	f852 3b04 	ldr.w	r3, [r2], #4
 8008df6:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9208      	str	r2, [sp, #32]
 8008dfe:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008e02:	469a      	mov	sl, r3
 8008e04:	2601      	movs	r6, #1
 8008e06:	4699      	mov	r9, r3
 8008e08:	4698      	mov	r8, r3
 8008e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e0c:	461f      	mov	r7, r3
 8008e0e:	f10d 0be4 	add.w	fp, sp, #228	@ 0xe4
 8008e12:	e1b4      	b.n	800917e <_svfprintf_r+0x66e>
 8008e14:	f045 0510 	orr.w	r5, r5, #16
 8008e18:	06ab      	lsls	r3, r5, #26
 8008e1a:	d514      	bpl.n	8008e46 <_svfprintf_r+0x336>
 8008e1c:	3707      	adds	r7, #7
 8008e1e:	f027 0307 	bic.w	r3, r7, #7
 8008e22:	461a      	mov	r2, r3
 8008e24:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008e28:	f852 7b08 	ldr.w	r7, [r2], #8
 8008e2c:	9208      	str	r2, [sp, #32]
 8008e2e:	f1b8 0f00 	cmp.w	r8, #0
 8008e32:	da06      	bge.n	8008e42 <_svfprintf_r+0x332>
 8008e34:	427f      	negs	r7, r7
 8008e36:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8008e3a:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 8008e3e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008e42:	2301      	movs	r3, #1
 8008e44:	e373      	b.n	800952e <_svfprintf_r+0xa1e>
 8008e46:	463a      	mov	r2, r7
 8008e48:	06ef      	lsls	r7, r5, #27
 8008e4a:	f852 3b04 	ldr.w	r3, [r2], #4
 8008e4e:	9208      	str	r2, [sp, #32]
 8008e50:	d503      	bpl.n	8008e5a <_svfprintf_r+0x34a>
 8008e52:	461f      	mov	r7, r3
 8008e54:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8008e58:	e7e9      	b.n	8008e2e <_svfprintf_r+0x31e>
 8008e5a:	0668      	lsls	r0, r5, #25
 8008e5c:	d503      	bpl.n	8008e66 <_svfprintf_r+0x356>
 8008e5e:	b21f      	sxth	r7, r3
 8008e60:	f343 38c0 	sbfx	r8, r3, #15, #1
 8008e64:	e7e3      	b.n	8008e2e <_svfprintf_r+0x31e>
 8008e66:	05a9      	lsls	r1, r5, #22
 8008e68:	d5f3      	bpl.n	8008e52 <_svfprintf_r+0x342>
 8008e6a:	b25f      	sxtb	r7, r3
 8008e6c:	f343 18c0 	sbfx	r8, r3, #7, #1
 8008e70:	e7dd      	b.n	8008e2e <_svfprintf_r+0x31e>
 8008e72:	3707      	adds	r7, #7
 8008e74:	f027 0307 	bic.w	r3, r7, #7
 8008e78:	ecb3 7b02 	vldmia	r3!, {d7}
 8008e7c:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008e80:	9308      	str	r3, [sp, #32]
 8008e82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e84:	9318      	str	r3, [sp, #96]	@ 0x60
 8008e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e8c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e8e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008e92:	4b6e      	ldr	r3, [pc, #440]	@ (800904c <_svfprintf_r+0x53c>)
 8008e94:	f04f 32ff 	mov.w	r2, #4294967295
 8008e98:	f7f7 fe48 	bl	8000b2c <__aeabi_dcmpun>
 8008e9c:	bb00      	cbnz	r0, 8008ee0 <_svfprintf_r+0x3d0>
 8008e9e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8008ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800904c <_svfprintf_r+0x53c>)
 8008ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea8:	f7f7 fe22 	bl	8000af0 <__aeabi_dcmple>
 8008eac:	b9c0      	cbnz	r0, 8008ee0 <_svfprintf_r+0x3d0>
 8008eae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	f7f7 fe11 	bl	8000adc <__aeabi_dcmplt>
 8008eba:	b110      	cbz	r0, 8008ec2 <_svfprintf_r+0x3b2>
 8008ebc:	232d      	movs	r3, #45	@ 0x2d
 8008ebe:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8008ec2:	4a63      	ldr	r2, [pc, #396]	@ (8009050 <_svfprintf_r+0x540>)
 8008ec4:	4b63      	ldr	r3, [pc, #396]	@ (8009054 <_svfprintf_r+0x544>)
 8008ec6:	9907      	ldr	r1, [sp, #28]
 8008ec8:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8008ecc:	2947      	cmp	r1, #71	@ 0x47
 8008ece:	bfcc      	ite	gt
 8008ed0:	4693      	movgt	fp, r2
 8008ed2:	469b      	movle	fp, r3
 8008ed4:	f04f 0a00 	mov.w	sl, #0
 8008ed8:	2603      	movs	r6, #3
 8008eda:	46d1      	mov	r9, sl
 8008edc:	f000 bfe3 	b.w	8009ea6 <_svfprintf_r+0x1396>
 8008ee0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008ee4:	4610      	mov	r0, r2
 8008ee6:	4619      	mov	r1, r3
 8008ee8:	f7f7 fe20 	bl	8000b2c <__aeabi_dcmpun>
 8008eec:	4682      	mov	sl, r0
 8008eee:	b140      	cbz	r0, 8008f02 <_svfprintf_r+0x3f2>
 8008ef0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ef2:	4a59      	ldr	r2, [pc, #356]	@ (8009058 <_svfprintf_r+0x548>)
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	bfbc      	itt	lt
 8008ef8:	232d      	movlt	r3, #45	@ 0x2d
 8008efa:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 8008efe:	4b57      	ldr	r3, [pc, #348]	@ (800905c <_svfprintf_r+0x54c>)
 8008f00:	e7e1      	b.n	8008ec6 <_svfprintf_r+0x3b6>
 8008f02:	9b07      	ldr	r3, [sp, #28]
 8008f04:	2b61      	cmp	r3, #97	@ 0x61
 8008f06:	d022      	beq.n	8008f4e <_svfprintf_r+0x43e>
 8008f08:	2b41      	cmp	r3, #65	@ 0x41
 8008f0a:	d122      	bne.n	8008f52 <_svfprintf_r+0x442>
 8008f0c:	2358      	movs	r3, #88	@ 0x58
 8008f0e:	2230      	movs	r2, #48	@ 0x30
 8008f10:	2e63      	cmp	r6, #99	@ 0x63
 8008f12:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 8008f16:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8008f1a:	f045 0502 	orr.w	r5, r5, #2
 8008f1e:	f340 8081 	ble.w	8009024 <_svfprintf_r+0x514>
 8008f22:	9803      	ldr	r0, [sp, #12]
 8008f24:	1c71      	adds	r1, r6, #1
 8008f26:	f7ff fbab 	bl	8008680 <_malloc_r>
 8008f2a:	4683      	mov	fp, r0
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	d17e      	bne.n	800902e <_svfprintf_r+0x51e>
 8008f30:	9b06      	ldr	r3, [sp, #24]
 8008f32:	9a06      	ldr	r2, [sp, #24]
 8008f34:	899b      	ldrh	r3, [r3, #12]
 8008f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f3a:	8193      	strh	r3, [r2, #12]
 8008f3c:	9b06      	ldr	r3, [sp, #24]
 8008f3e:	899b      	ldrh	r3, [r3, #12]
 8008f40:	065b      	lsls	r3, r3, #25
 8008f42:	f53f ae06 	bmi.w	8008b52 <_svfprintf_r+0x42>
 8008f46:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f48:	b053      	add	sp, #332	@ 0x14c
 8008f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4e:	2378      	movs	r3, #120	@ 0x78
 8008f50:	e7dd      	b.n	8008f0e <_svfprintf_r+0x3fe>
 8008f52:	1c72      	adds	r2, r6, #1
 8008f54:	d06d      	beq.n	8009032 <_svfprintf_r+0x522>
 8008f56:	9b07      	ldr	r3, [sp, #28]
 8008f58:	f023 0320 	bic.w	r3, r3, #32
 8008f5c:	2b47      	cmp	r3, #71	@ 0x47
 8008f5e:	d101      	bne.n	8008f64 <_svfprintf_r+0x454>
 8008f60:	2e00      	cmp	r6, #0
 8008f62:	d068      	beq.n	8009036 <_svfprintf_r+0x526>
 8008f64:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8008f68:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	da65      	bge.n	800903c <_svfprintf_r+0x52c>
 8008f70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f72:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f76:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008f7a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f7c:	232d      	movs	r3, #45	@ 0x2d
 8008f7e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008f80:	9b07      	ldr	r3, [sp, #28]
 8008f82:	f023 0820 	bic.w	r8, r3, #32
 8008f86:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 8008f8a:	f040 81d9 	bne.w	8009340 <_svfprintf_r+0x830>
 8008f8e:	a820      	add	r0, sp, #128	@ 0x80
 8008f90:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 8008f94:	f001 f904 	bl	800a1a0 <frexp>
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8008f9e:	ec51 0b10 	vmov	r0, r1, d0
 8008fa2:	f7f7 fb29 	bl	80005f8 <__aeabi_dmul>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	460b      	mov	r3, r1
 8008faa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	f7f7 fd89 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fb6:	b108      	cbz	r0, 8008fbc <_svfprintf_r+0x4ac>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	9320      	str	r3, [sp, #128]	@ 0x80
 8008fbc:	4a28      	ldr	r2, [pc, #160]	@ (8009060 <_svfprintf_r+0x550>)
 8008fbe:	4b29      	ldr	r3, [pc, #164]	@ (8009064 <_svfprintf_r+0x554>)
 8008fc0:	9907      	ldr	r1, [sp, #28]
 8008fc2:	2961      	cmp	r1, #97	@ 0x61
 8008fc4:	bf08      	it	eq
 8008fc6:	461a      	moveq	r2, r3
 8008fc8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fca:	3e01      	subs	r6, #1
 8008fcc:	465f      	mov	r7, fp
 8008fce:	4b26      	ldr	r3, [pc, #152]	@ (8009068 <_svfprintf_r+0x558>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fd6:	f7f7 fb0f 	bl	80005f8 <__aeabi_dmul>
 8008fda:	4680      	mov	r8, r0
 8008fdc:	4689      	mov	r9, r1
 8008fde:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8008fe2:	f7f7 fdb9 	bl	8000b58 <__aeabi_d2iz>
 8008fe6:	4680      	mov	r8, r0
 8008fe8:	f7f7 fa9c 	bl	8000524 <__aeabi_i2d>
 8008fec:	4602      	mov	r2, r0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ff4:	f7f7 f948 	bl	8000288 <__aeabi_dsub>
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009002:	f813 3008 	ldrb.w	r3, [r3, r8]
 8009006:	f807 3b01 	strb.w	r3, [r7], #1
 800900a:	1c73      	adds	r3, r6, #1
 800900c:	d02e      	beq.n	800906c <_svfprintf_r+0x55c>
 800900e:	2200      	movs	r2, #0
 8009010:	2300      	movs	r3, #0
 8009012:	f106 38ff 	add.w	r8, r6, #4294967295
 8009016:	f7f7 fd57 	bl	8000ac8 <__aeabi_dcmpeq>
 800901a:	b1a8      	cbz	r0, 8009048 <_svfprintf_r+0x538>
 800901c:	463b      	mov	r3, r7
 800901e:	19b9      	adds	r1, r7, r6
 8009020:	2030      	movs	r0, #48	@ 0x30
 8009022:	e184      	b.n	800932e <_svfprintf_r+0x81e>
 8009024:	f04f 0a00 	mov.w	sl, #0
 8009028:	f10d 0be4 	add.w	fp, sp, #228	@ 0xe4
 800902c:	e79a      	b.n	8008f64 <_svfprintf_r+0x454>
 800902e:	4682      	mov	sl, r0
 8009030:	e798      	b.n	8008f64 <_svfprintf_r+0x454>
 8009032:	2606      	movs	r6, #6
 8009034:	e796      	b.n	8008f64 <_svfprintf_r+0x454>
 8009036:	46b2      	mov	sl, r6
 8009038:	2601      	movs	r6, #1
 800903a:	e793      	b.n	8008f64 <_svfprintf_r+0x454>
 800903c:	ed9d 7b0c 	vldr	d7, [sp, #48]	@ 0x30
 8009040:	2300      	movs	r3, #0
 8009042:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8009046:	e79a      	b.n	8008f7e <_svfprintf_r+0x46e>
 8009048:	4646      	mov	r6, r8
 800904a:	e7c0      	b.n	8008fce <_svfprintf_r+0x4be>
 800904c:	7fefffff 	.word	0x7fefffff
 8009050:	0800cb00 	.word	0x0800cb00
 8009054:	0800cafc 	.word	0x0800cafc
 8009058:	0800cb08 	.word	0x0800cb08
 800905c:	0800cb04 	.word	0x0800cb04
 8009060:	0800cb1d 	.word	0x0800cb1d
 8009064:	0800cb0c 	.word	0x0800cb0c
 8009068:	40300000 	.word	0x40300000
 800906c:	4baa      	ldr	r3, [pc, #680]	@ (8009318 <_svfprintf_r+0x808>)
 800906e:	2200      	movs	r2, #0
 8009070:	f7f7 fd52 	bl	8000b18 <__aeabi_dcmpgt>
 8009074:	b950      	cbnz	r0, 800908c <_svfprintf_r+0x57c>
 8009076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800907a:	4ba7      	ldr	r3, [pc, #668]	@ (8009318 <_svfprintf_r+0x808>)
 800907c:	2200      	movs	r2, #0
 800907e:	f7f7 fd23 	bl	8000ac8 <__aeabi_dcmpeq>
 8009082:	2800      	cmp	r0, #0
 8009084:	d0ca      	beq.n	800901c <_svfprintf_r+0x50c>
 8009086:	f018 0f01 	tst.w	r8, #1
 800908a:	d0c7      	beq.n	800901c <_svfprintf_r+0x50c>
 800908c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800908e:	9724      	str	r7, [sp, #144]	@ 0x90
 8009090:	7bd9      	ldrb	r1, [r3, #15]
 8009092:	2030      	movs	r0, #48	@ 0x30
 8009094:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009096:	1e53      	subs	r3, r2, #1
 8009098:	9324      	str	r3, [sp, #144]	@ 0x90
 800909a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800909e:	428b      	cmp	r3, r1
 80090a0:	f000 8140 	beq.w	8009324 <_svfprintf_r+0x814>
 80090a4:	2b39      	cmp	r3, #57	@ 0x39
 80090a6:	bf0b      	itete	eq
 80090a8:	9b09      	ldreq	r3, [sp, #36]	@ 0x24
 80090aa:	3301      	addne	r3, #1
 80090ac:	7a9b      	ldrbeq	r3, [r3, #10]
 80090ae:	b2db      	uxtbne	r3, r3
 80090b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80090b4:	eba7 030b 	sub.w	r3, r7, fp
 80090b8:	9304      	str	r3, [sp, #16]
 80090ba:	9907      	ldr	r1, [sp, #28]
 80090bc:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80090c0:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80090c2:	f021 0120 	bic.w	r1, r1, #32
 80090c6:	2941      	cmp	r1, #65	@ 0x41
 80090c8:	bf08      	it	eq
 80090ca:	320f      	addeq	r2, #15
 80090cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80090d0:	bf06      	itte	eq
 80090d2:	b2d2      	uxtbeq	r2, r2
 80090d4:	2101      	moveq	r1, #1
 80090d6:	2100      	movne	r1, #0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	9320      	str	r3, [sp, #128]	@ 0x80
 80090dc:	bfb8      	it	lt
 80090de:	f1c0 0301 	rsblt	r3, r0, #1
 80090e2:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 80090e6:	bfb4      	ite	lt
 80090e8:	222d      	movlt	r2, #45	@ 0x2d
 80090ea:	222b      	movge	r2, #43	@ 0x2b
 80090ec:	2b09      	cmp	r3, #9
 80090ee:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 80090f2:	f340 8192 	ble.w	800941a <_svfprintf_r+0x90a>
 80090f6:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80090fa:	270a      	movs	r7, #10
 80090fc:	4602      	mov	r2, r0
 80090fe:	fbb3 f6f7 	udiv	r6, r3, r7
 8009102:	fb07 3116 	mls	r1, r7, r6, r3
 8009106:	3130      	adds	r1, #48	@ 0x30
 8009108:	f802 1c01 	strb.w	r1, [r2, #-1]
 800910c:	4619      	mov	r1, r3
 800910e:	2963      	cmp	r1, #99	@ 0x63
 8009110:	f100 30ff 	add.w	r0, r0, #4294967295
 8009114:	4633      	mov	r3, r6
 8009116:	dcf1      	bgt.n	80090fc <_svfprintf_r+0x5ec>
 8009118:	3330      	adds	r3, #48	@ 0x30
 800911a:	1e91      	subs	r1, r2, #2
 800911c:	f800 3c01 	strb.w	r3, [r0, #-1]
 8009120:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8009124:	460b      	mov	r3, r1
 8009126:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800912a:	4283      	cmp	r3, r0
 800912c:	f0c0 8170 	bcc.w	8009410 <_svfprintf_r+0x900>
 8009130:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8009134:	1a9b      	subs	r3, r3, r2
 8009136:	4281      	cmp	r1, r0
 8009138:	bf88      	it	hi
 800913a:	2300      	movhi	r3, #0
 800913c:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8009140:	441a      	add	r2, r3
 8009142:	ab22      	add	r3, sp, #136	@ 0x88
 8009144:	1ad3      	subs	r3, r2, r3
 8009146:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009148:	9b04      	ldr	r3, [sp, #16]
 800914a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800914c:	2b01      	cmp	r3, #1
 800914e:	eb03 0602 	add.w	r6, r3, r2
 8009152:	dc01      	bgt.n	8009158 <_svfprintf_r+0x648>
 8009154:	07e8      	lsls	r0, r5, #31
 8009156:	d501      	bpl.n	800915c <_svfprintf_r+0x64c>
 8009158:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800915a:	441e      	add	r6, r3
 800915c:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8009160:	f04f 0800 	mov.w	r8, #0
 8009164:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8009168:	9311      	str	r3, [sp, #68]	@ 0x44
 800916a:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800916e:	4647      	mov	r7, r8
 8009170:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009172:	2b00      	cmp	r3, #0
 8009174:	f040 81a4 	bne.w	80094c0 <_svfprintf_r+0x9b0>
 8009178:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800917a:	f04f 0900 	mov.w	r9, #0
 800917e:	45b1      	cmp	r9, r6
 8009180:	464b      	mov	r3, r9
 8009182:	bfb8      	it	lt
 8009184:	4633      	movlt	r3, r6
 8009186:	9311      	str	r3, [sp, #68]	@ 0x44
 8009188:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800918c:	b113      	cbz	r3, 8009194 <_svfprintf_r+0x684>
 800918e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009190:	3301      	adds	r3, #1
 8009192:	9311      	str	r3, [sp, #68]	@ 0x44
 8009194:	f015 0302 	ands.w	r3, r5, #2
 8009198:	931b      	str	r3, [sp, #108]	@ 0x6c
 800919a:	bf1e      	ittt	ne
 800919c:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 800919e:	3302      	addne	r3, #2
 80091a0:	9311      	strne	r3, [sp, #68]	@ 0x44
 80091a2:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 80091a6:	931c      	str	r3, [sp, #112]	@ 0x70
 80091a8:	d120      	bne.n	80091ec <_svfprintf_r+0x6dc>
 80091aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091ac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091ae:	1a9b      	subs	r3, r3, r2
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	dd1b      	ble.n	80091ec <_svfprintf_r+0x6dc>
 80091b4:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 80091b8:	4958      	ldr	r1, [pc, #352]	@ (800931c <_svfprintf_r+0x80c>)
 80091ba:	6021      	str	r1, [r4, #0]
 80091bc:	2b10      	cmp	r3, #16
 80091be:	f102 0201 	add.w	r2, r2, #1
 80091c2:	f104 0008 	add.w	r0, r4, #8
 80091c6:	f300 82b1 	bgt.w	800972c <_svfprintf_r+0xc1c>
 80091ca:	eb0c 0103 	add.w	r1, ip, r3
 80091ce:	2a07      	cmp	r2, #7
 80091d0:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 80091d4:	6063      	str	r3, [r4, #4]
 80091d6:	f340 82be 	ble.w	8009756 <_svfprintf_r+0xc46>
 80091da:	9906      	ldr	r1, [sp, #24]
 80091dc:	9803      	ldr	r0, [sp, #12]
 80091de:	aa26      	add	r2, sp, #152	@ 0x98
 80091e0:	f000 fe6c 	bl	8009ebc <__ssprint_r>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	f040 8605 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80091ea:	ac29      	add	r4, sp, #164	@ 0xa4
 80091ec:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 80091f0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80091f2:	b16a      	cbz	r2, 8009210 <_svfprintf_r+0x700>
 80091f4:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 80091f8:	6022      	str	r2, [r4, #0]
 80091fa:	2201      	movs	r2, #1
 80091fc:	4413      	add	r3, r2
 80091fe:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009200:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009202:	6062      	str	r2, [r4, #4]
 8009204:	4413      	add	r3, r2
 8009206:	2b07      	cmp	r3, #7
 8009208:	9327      	str	r3, [sp, #156]	@ 0x9c
 800920a:	f300 82a6 	bgt.w	800975a <_svfprintf_r+0xc4a>
 800920e:	3408      	adds	r4, #8
 8009210:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009212:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009214:	b162      	cbz	r2, 8009230 <_svfprintf_r+0x720>
 8009216:	aa1f      	add	r2, sp, #124	@ 0x7c
 8009218:	6022      	str	r2, [r4, #0]
 800921a:	2202      	movs	r2, #2
 800921c:	4413      	add	r3, r2
 800921e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009220:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009222:	6062      	str	r2, [r4, #4]
 8009224:	3301      	adds	r3, #1
 8009226:	2b07      	cmp	r3, #7
 8009228:	9327      	str	r3, [sp, #156]	@ 0x9c
 800922a:	f300 82a0 	bgt.w	800976e <_svfprintf_r+0xc5e>
 800922e:	3408      	adds	r4, #8
 8009230:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8009232:	2b80      	cmp	r3, #128	@ 0x80
 8009234:	d120      	bne.n	8009278 <_svfprintf_r+0x768>
 8009236:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009238:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800923a:	1a9b      	subs	r3, r3, r2
 800923c:	2b00      	cmp	r3, #0
 800923e:	dd1b      	ble.n	8009278 <_svfprintf_r+0x768>
 8009240:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 8009244:	4936      	ldr	r1, [pc, #216]	@ (8009320 <_svfprintf_r+0x810>)
 8009246:	6021      	str	r1, [r4, #0]
 8009248:	2b10      	cmp	r3, #16
 800924a:	f102 0201 	add.w	r2, r2, #1
 800924e:	f104 0008 	add.w	r0, r4, #8
 8009252:	f300 8296 	bgt.w	8009782 <_svfprintf_r+0xc72>
 8009256:	eb0c 0103 	add.w	r1, ip, r3
 800925a:	2a07      	cmp	r2, #7
 800925c:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8009260:	6063      	str	r3, [r4, #4]
 8009262:	f340 82a3 	ble.w	80097ac <_svfprintf_r+0xc9c>
 8009266:	9906      	ldr	r1, [sp, #24]
 8009268:	9803      	ldr	r0, [sp, #12]
 800926a:	aa26      	add	r2, sp, #152	@ 0x98
 800926c:	f000 fe26 	bl	8009ebc <__ssprint_r>
 8009270:	2800      	cmp	r0, #0
 8009272:	f040 85bf 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009276:	ac29      	add	r4, sp, #164	@ 0xa4
 8009278:	eba9 0906 	sub.w	r9, r9, r6
 800927c:	f1b9 0f00 	cmp.w	r9, #0
 8009280:	dd1c      	ble.n	80092bc <_svfprintf_r+0x7ac>
 8009282:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8009286:	4826      	ldr	r0, [pc, #152]	@ (8009320 <_svfprintf_r+0x810>)
 8009288:	6020      	str	r0, [r4, #0]
 800928a:	f1b9 0f10 	cmp.w	r9, #16
 800928e:	f102 0201 	add.w	r2, r2, #1
 8009292:	f104 0108 	add.w	r1, r4, #8
 8009296:	f300 828b 	bgt.w	80097b0 <_svfprintf_r+0xca0>
 800929a:	444b      	add	r3, r9
 800929c:	2a07      	cmp	r2, #7
 800929e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80092a2:	f8c4 9004 	str.w	r9, [r4, #4]
 80092a6:	f340 8297 	ble.w	80097d8 <_svfprintf_r+0xcc8>
 80092aa:	9906      	ldr	r1, [sp, #24]
 80092ac:	9803      	ldr	r0, [sp, #12]
 80092ae:	aa26      	add	r2, sp, #152	@ 0x98
 80092b0:	f000 fe04 	bl	8009ebc <__ssprint_r>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	f040 859d 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80092ba:	ac29      	add	r4, sp, #164	@ 0xa4
 80092bc:	05eb      	lsls	r3, r5, #23
 80092be:	f8dd 90a0 	ldr.w	r9, [sp, #160]	@ 0xa0
 80092c2:	f100 828f 	bmi.w	80097e4 <_svfprintf_r+0xcd4>
 80092c6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80092c8:	3301      	adds	r3, #1
 80092ca:	e9c4 b600 	strd	fp, r6, [r4]
 80092ce:	2b07      	cmp	r3, #7
 80092d0:	444e      	add	r6, r9
 80092d2:	9628      	str	r6, [sp, #160]	@ 0xa0
 80092d4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80092d6:	f300 82ca 	bgt.w	800986e <_svfprintf_r+0xd5e>
 80092da:	3408      	adds	r4, #8
 80092dc:	076a      	lsls	r2, r5, #29
 80092de:	f100 856b 	bmi.w	8009db8 <_svfprintf_r+0x12a8>
 80092e2:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	@ 0x3c
 80092e6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80092e8:	428a      	cmp	r2, r1
 80092ea:	bfac      	ite	ge
 80092ec:	189b      	addge	r3, r3, r2
 80092ee:	185b      	addlt	r3, r3, r1
 80092f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80092f2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80092f4:	b13b      	cbz	r3, 8009306 <_svfprintf_r+0x7f6>
 80092f6:	9906      	ldr	r1, [sp, #24]
 80092f8:	9803      	ldr	r0, [sp, #12]
 80092fa:	aa26      	add	r2, sp, #152	@ 0x98
 80092fc:	f000 fdde 	bl	8009ebc <__ssprint_r>
 8009300:	2800      	cmp	r0, #0
 8009302:	f040 8577 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009306:	2300      	movs	r3, #0
 8009308:	9327      	str	r3, [sp, #156]	@ 0x9c
 800930a:	f1ba 0f00 	cmp.w	sl, #0
 800930e:	f040 858d 	bne.w	8009e2c <_svfprintf_r+0x131c>
 8009312:	9f08      	ldr	r7, [sp, #32]
 8009314:	ac29      	add	r4, sp, #164	@ 0xa4
 8009316:	e0e0      	b.n	80094da <_svfprintf_r+0x9ca>
 8009318:	3fe00000 	.word	0x3fe00000
 800931c:	0800cc55 	.word	0x0800cc55
 8009320:	0800cc45 	.word	0x0800cc45
 8009324:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009328:	e6b4      	b.n	8009094 <_svfprintf_r+0x584>
 800932a:	f803 0b01 	strb.w	r0, [r3], #1
 800932e:	1aca      	subs	r2, r1, r3
 8009330:	2a00      	cmp	r2, #0
 8009332:	dafa      	bge.n	800932a <_svfprintf_r+0x81a>
 8009334:	1c73      	adds	r3, r6, #1
 8009336:	3601      	adds	r6, #1
 8009338:	bfb8      	it	lt
 800933a:	2300      	movlt	r3, #0
 800933c:	441f      	add	r7, r3
 800933e:	e6b9      	b.n	80090b4 <_svfprintf_r+0x5a4>
 8009340:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009344:	d005      	beq.n	8009352 <_svfprintf_r+0x842>
 8009346:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800934a:	d12f      	bne.n	80093ac <_svfprintf_r+0x89c>
 800934c:	1c77      	adds	r7, r6, #1
 800934e:	2102      	movs	r1, #2
 8009350:	e001      	b.n	8009356 <_svfprintf_r+0x846>
 8009352:	4637      	mov	r7, r6
 8009354:	2103      	movs	r1, #3
 8009356:	ab24      	add	r3, sp, #144	@ 0x90
 8009358:	9301      	str	r3, [sp, #4]
 800935a:	ab21      	add	r3, sp, #132	@ 0x84
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 8009362:	9803      	ldr	r0, [sp, #12]
 8009364:	ab20      	add	r3, sp, #128	@ 0x80
 8009366:	463a      	mov	r2, r7
 8009368:	f001 f816 	bl	800a398 <_dtoa_r>
 800936c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009370:	4683      	mov	fp, r0
 8009372:	d130      	bne.n	80093d6 <_svfprintf_r+0x8c6>
 8009374:	07ea      	lsls	r2, r5, #31
 8009376:	d41b      	bmi.n	80093b0 <_svfprintf_r+0x8a0>
 8009378:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800937a:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800937c:	eba3 030b 	sub.w	r3, r3, fp
 8009380:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009384:	9304      	str	r3, [sp, #16]
 8009386:	d03b      	beq.n	8009400 <_svfprintf_r+0x8f0>
 8009388:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800938c:	f47f ae95 	bne.w	80090ba <_svfprintf_r+0x5aa>
 8009390:	f005 0301 	and.w	r3, r5, #1
 8009394:	2f00      	cmp	r7, #0
 8009396:	ea43 0306 	orr.w	r3, r3, r6
 800939a:	dd58      	ble.n	800944e <_svfprintf_r+0x93e>
 800939c:	2b00      	cmp	r3, #0
 800939e:	d060      	beq.n	8009462 <_svfprintf_r+0x952>
 80093a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093a2:	18fb      	adds	r3, r7, r3
 80093a4:	441e      	add	r6, r3
 80093a6:	2366      	movs	r3, #102	@ 0x66
 80093a8:	9307      	str	r3, [sp, #28]
 80093aa:	e05f      	b.n	800946c <_svfprintf_r+0x95c>
 80093ac:	4637      	mov	r7, r6
 80093ae:	e7ce      	b.n	800934e <_svfprintf_r+0x83e>
 80093b0:	eb00 0907 	add.w	r9, r0, r7
 80093b4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 80093b8:	2200      	movs	r2, #0
 80093ba:	2300      	movs	r3, #0
 80093bc:	f7f7 fb84 	bl	8000ac8 <__aeabi_dcmpeq>
 80093c0:	b108      	cbz	r0, 80093c6 <_svfprintf_r+0x8b6>
 80093c2:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
 80093c6:	2230      	movs	r2, #48	@ 0x30
 80093c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80093ca:	4599      	cmp	r9, r3
 80093cc:	d9d4      	bls.n	8009378 <_svfprintf_r+0x868>
 80093ce:	1c59      	adds	r1, r3, #1
 80093d0:	9124      	str	r1, [sp, #144]	@ 0x90
 80093d2:	701a      	strb	r2, [r3, #0]
 80093d4:	e7f8      	b.n	80093c8 <_svfprintf_r+0x8b8>
 80093d6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80093da:	eb00 0907 	add.w	r9, r0, r7
 80093de:	d1e9      	bne.n	80093b4 <_svfprintf_r+0x8a4>
 80093e0:	7803      	ldrb	r3, [r0, #0]
 80093e2:	2b30      	cmp	r3, #48	@ 0x30
 80093e4:	d109      	bne.n	80093fa <_svfprintf_r+0x8ea>
 80093e6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 80093ea:	2200      	movs	r2, #0
 80093ec:	2300      	movs	r3, #0
 80093ee:	f7f7 fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80093f2:	b910      	cbnz	r0, 80093fa <_svfprintf_r+0x8ea>
 80093f4:	f1c7 0701 	rsb	r7, r7, #1
 80093f8:	9720      	str	r7, [sp, #128]	@ 0x80
 80093fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80093fc:	4499      	add	r9, r3
 80093fe:	e7d9      	b.n	80093b4 <_svfprintf_r+0x8a4>
 8009400:	1cfb      	adds	r3, r7, #3
 8009402:	db01      	blt.n	8009408 <_svfprintf_r+0x8f8>
 8009404:	42be      	cmp	r6, r7
 8009406:	da15      	bge.n	8009434 <_svfprintf_r+0x924>
 8009408:	9b07      	ldr	r3, [sp, #28]
 800940a:	3b02      	subs	r3, #2
 800940c:	9307      	str	r3, [sp, #28]
 800940e:	e654      	b.n	80090ba <_svfprintf_r+0x5aa>
 8009410:	f813 7b01 	ldrb.w	r7, [r3], #1
 8009414:	f806 7f01 	strb.w	r7, [r6, #1]!
 8009418:	e687      	b.n	800912a <_svfprintf_r+0x61a>
 800941a:	b941      	cbnz	r1, 800942e <_svfprintf_r+0x91e>
 800941c:	2230      	movs	r2, #48	@ 0x30
 800941e:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8009422:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8009426:	3330      	adds	r3, #48	@ 0x30
 8009428:	f802 3b01 	strb.w	r3, [r2], #1
 800942c:	e689      	b.n	8009142 <_svfprintf_r+0x632>
 800942e:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8009432:	e7f8      	b.n	8009426 <_svfprintf_r+0x916>
 8009434:	9b04      	ldr	r3, [sp, #16]
 8009436:	42bb      	cmp	r3, r7
 8009438:	dd0d      	ble.n	8009456 <_svfprintf_r+0x946>
 800943a:	9b04      	ldr	r3, [sp, #16]
 800943c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800943e:	2f00      	cmp	r7, #0
 8009440:	eb03 0602 	add.w	r6, r3, r2
 8009444:	dc0b      	bgt.n	800945e <_svfprintf_r+0x94e>
 8009446:	f1c7 0301 	rsb	r3, r7, #1
 800944a:	441e      	add	r6, r3
 800944c:	e007      	b.n	800945e <_svfprintf_r+0x94e>
 800944e:	b153      	cbz	r3, 8009466 <_svfprintf_r+0x956>
 8009450:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009452:	3301      	adds	r3, #1
 8009454:	e7a6      	b.n	80093a4 <_svfprintf_r+0x894>
 8009456:	07e9      	lsls	r1, r5, #31
 8009458:	d51d      	bpl.n	8009496 <_svfprintf_r+0x986>
 800945a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800945c:	18fe      	adds	r6, r7, r3
 800945e:	2367      	movs	r3, #103	@ 0x67
 8009460:	e7a2      	b.n	80093a8 <_svfprintf_r+0x898>
 8009462:	463e      	mov	r6, r7
 8009464:	e79f      	b.n	80093a6 <_svfprintf_r+0x896>
 8009466:	2366      	movs	r3, #102	@ 0x66
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	2601      	movs	r6, #1
 800946c:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8009470:	9309      	str	r3, [sp, #36]	@ 0x24
 8009472:	d022      	beq.n	80094ba <_svfprintf_r+0x9aa>
 8009474:	f04f 0800 	mov.w	r8, #0
 8009478:	2f00      	cmp	r7, #0
 800947a:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800947e:	f77f ae77 	ble.w	8009170 <_svfprintf_r+0x660>
 8009482:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	2bff      	cmp	r3, #255	@ 0xff
 8009488:	d107      	bne.n	800949a <_svfprintf_r+0x98a>
 800948a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800948c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800948e:	4443      	add	r3, r8
 8009490:	fb02 6603 	mla	r6, r2, r3, r6
 8009494:	e66c      	b.n	8009170 <_svfprintf_r+0x660>
 8009496:	463e      	mov	r6, r7
 8009498:	e7e1      	b.n	800945e <_svfprintf_r+0x94e>
 800949a:	42bb      	cmp	r3, r7
 800949c:	daf5      	bge.n	800948a <_svfprintf_r+0x97a>
 800949e:	1aff      	subs	r7, r7, r3
 80094a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094a2:	785b      	ldrb	r3, [r3, #1]
 80094a4:	b133      	cbz	r3, 80094b4 <_svfprintf_r+0x9a4>
 80094a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a8:	3301      	adds	r3, #1
 80094aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80094ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ae:	3301      	adds	r3, #1
 80094b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80094b2:	e7e6      	b.n	8009482 <_svfprintf_r+0x972>
 80094b4:	f108 0801 	add.w	r8, r8, #1
 80094b8:	e7e3      	b.n	8009482 <_svfprintf_r+0x972>
 80094ba:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 80094be:	e657      	b.n	8009170 <_svfprintf_r+0x660>
 80094c0:	232d      	movs	r3, #45	@ 0x2d
 80094c2:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80094c6:	e657      	b.n	8009178 <_svfprintf_r+0x668>
 80094c8:	06aa      	lsls	r2, r5, #26
 80094ca:	d50a      	bpl.n	80094e2 <_svfprintf_r+0x9d2>
 80094cc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80094d2:	17d2      	asrs	r2, r2, #31
 80094d4:	e9c3 1200 	strd	r1, r2, [r3]
 80094d8:	3704      	adds	r7, #4
 80094da:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 80094de:	f7ff bb4f 	b.w	8008b80 <_svfprintf_r+0x70>
 80094e2:	06eb      	lsls	r3, r5, #27
 80094e4:	d503      	bpl.n	80094ee <_svfprintf_r+0x9de>
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80094ea:	601a      	str	r2, [r3, #0]
 80094ec:	e7f4      	b.n	80094d8 <_svfprintf_r+0x9c8>
 80094ee:	066e      	lsls	r6, r5, #25
 80094f0:	d503      	bpl.n	80094fa <_svfprintf_r+0x9ea>
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80094f6:	801a      	strh	r2, [r3, #0]
 80094f8:	e7ee      	b.n	80094d8 <_svfprintf_r+0x9c8>
 80094fa:	05ad      	lsls	r5, r5, #22
 80094fc:	d5f3      	bpl.n	80094e6 <_svfprintf_r+0x9d6>
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009502:	701a      	strb	r2, [r3, #0]
 8009504:	e7e8      	b.n	80094d8 <_svfprintf_r+0x9c8>
 8009506:	f045 0510 	orr.w	r5, r5, #16
 800950a:	f015 0320 	ands.w	r3, r5, #32
 800950e:	d01f      	beq.n	8009550 <_svfprintf_r+0xa40>
 8009510:	3707      	adds	r7, #7
 8009512:	f027 0307 	bic.w	r3, r7, #7
 8009516:	461a      	mov	r2, r3
 8009518:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800951c:	f852 7b08 	ldr.w	r7, [r2], #8
 8009520:	9208      	str	r2, [sp, #32]
 8009522:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8009526:	2300      	movs	r3, #0
 8009528:	2200      	movs	r2, #0
 800952a:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800952e:	2e00      	cmp	r6, #0
 8009530:	f2c0 848d 	blt.w	8009e4e <_svfprintf_r+0x133e>
 8009534:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8009538:	9209      	str	r2, [sp, #36]	@ 0x24
 800953a:	ea57 0208 	orrs.w	r2, r7, r8
 800953e:	f040 848b 	bne.w	8009e58 <_svfprintf_r+0x1348>
 8009542:	2e00      	cmp	r6, #0
 8009544:	f000 80de 	beq.w	8009704 <_svfprintf_r+0xbf4>
 8009548:	2b01      	cmp	r3, #1
 800954a:	f040 8488 	bne.w	8009e5e <_svfprintf_r+0x134e>
 800954e:	e083      	b.n	8009658 <_svfprintf_r+0xb48>
 8009550:	463a      	mov	r2, r7
 8009552:	f015 0810 	ands.w	r8, r5, #16
 8009556:	f852 7b04 	ldr.w	r7, [r2], #4
 800955a:	9208      	str	r2, [sp, #32]
 800955c:	d001      	beq.n	8009562 <_svfprintf_r+0xa52>
 800955e:	4698      	mov	r8, r3
 8009560:	e7df      	b.n	8009522 <_svfprintf_r+0xa12>
 8009562:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8009566:	d001      	beq.n	800956c <_svfprintf_r+0xa5c>
 8009568:	b2bf      	uxth	r7, r7
 800956a:	e7da      	b.n	8009522 <_svfprintf_r+0xa12>
 800956c:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8009570:	d0d7      	beq.n	8009522 <_svfprintf_r+0xa12>
 8009572:	b2ff      	uxtb	r7, r7
 8009574:	e7f3      	b.n	800955e <_svfprintf_r+0xa4e>
 8009576:	463b      	mov	r3, r7
 8009578:	2278      	movs	r2, #120	@ 0x78
 800957a:	f853 7b04 	ldr.w	r7, [r3], #4
 800957e:	9308      	str	r3, [sp, #32]
 8009580:	f647 0330 	movw	r3, #30768	@ 0x7830
 8009584:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8009588:	4b94      	ldr	r3, [pc, #592]	@ (80097dc <_svfprintf_r+0xccc>)
 800958a:	931a      	str	r3, [sp, #104]	@ 0x68
 800958c:	f04f 0800 	mov.w	r8, #0
 8009590:	f045 0502 	orr.w	r5, r5, #2
 8009594:	2302      	movs	r3, #2
 8009596:	9207      	str	r2, [sp, #28]
 8009598:	e7c6      	b.n	8009528 <_svfprintf_r+0xa18>
 800959a:	463b      	mov	r3, r7
 800959c:	2700      	movs	r7, #0
 800959e:	f853 bb04 	ldr.w	fp, [r3], #4
 80095a2:	9308      	str	r3, [sp, #32]
 80095a4:	42be      	cmp	r6, r7
 80095a6:	f88d 707b 	strb.w	r7, [sp, #123]	@ 0x7b
 80095aa:	db0f      	blt.n	80095cc <_svfprintf_r+0xabc>
 80095ac:	4632      	mov	r2, r6
 80095ae:	4639      	mov	r1, r7
 80095b0:	4658      	mov	r0, fp
 80095b2:	f7f6 fe15 	bl	80001e0 <memchr>
 80095b6:	4682      	mov	sl, r0
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f43f ac8e 	beq.w	8008eda <_svfprintf_r+0x3ca>
 80095be:	eba0 060b 	sub.w	r6, r0, fp
 80095c2:	46ba      	mov	sl, r7
 80095c4:	46b9      	mov	r9, r7
 80095c6:	46b8      	mov	r8, r7
 80095c8:	9709      	str	r7, [sp, #36]	@ 0x24
 80095ca:	e5d8      	b.n	800917e <_svfprintf_r+0x66e>
 80095cc:	4658      	mov	r0, fp
 80095ce:	f7f6 fdff 	bl	80001d0 <strlen>
 80095d2:	46ba      	mov	sl, r7
 80095d4:	4606      	mov	r6, r0
 80095d6:	e480      	b.n	8008eda <_svfprintf_r+0x3ca>
 80095d8:	f045 0510 	orr.w	r5, r5, #16
 80095dc:	f015 0320 	ands.w	r3, r5, #32
 80095e0:	d00a      	beq.n	80095f8 <_svfprintf_r+0xae8>
 80095e2:	3707      	adds	r7, #7
 80095e4:	f027 0307 	bic.w	r3, r7, #7
 80095e8:	461a      	mov	r2, r3
 80095ea:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80095ee:	f852 7b08 	ldr.w	r7, [r2], #8
 80095f2:	9208      	str	r2, [sp, #32]
 80095f4:	2301      	movs	r3, #1
 80095f6:	e797      	b.n	8009528 <_svfprintf_r+0xa18>
 80095f8:	463a      	mov	r2, r7
 80095fa:	f015 0810 	ands.w	r8, r5, #16
 80095fe:	f852 7b04 	ldr.w	r7, [r2], #4
 8009602:	9208      	str	r2, [sp, #32]
 8009604:	d001      	beq.n	800960a <_svfprintf_r+0xafa>
 8009606:	4698      	mov	r8, r3
 8009608:	e7f4      	b.n	80095f4 <_svfprintf_r+0xae4>
 800960a:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800960e:	d001      	beq.n	8009614 <_svfprintf_r+0xb04>
 8009610:	b2bf      	uxth	r7, r7
 8009612:	e7ef      	b.n	80095f4 <_svfprintf_r+0xae4>
 8009614:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8009618:	d0ec      	beq.n	80095f4 <_svfprintf_r+0xae4>
 800961a:	b2ff      	uxtb	r7, r7
 800961c:	e7f3      	b.n	8009606 <_svfprintf_r+0xaf6>
 800961e:	4b70      	ldr	r3, [pc, #448]	@ (80097e0 <_svfprintf_r+0xcd0>)
 8009620:	f7ff bb43 	b.w	8008caa <_svfprintf_r+0x19a>
 8009624:	463a      	mov	r2, r7
 8009626:	f015 0810 	ands.w	r8, r5, #16
 800962a:	f852 7b04 	ldr.w	r7, [r2], #4
 800962e:	9208      	str	r2, [sp, #32]
 8009630:	d002      	beq.n	8009638 <_svfprintf_r+0xb28>
 8009632:	4698      	mov	r8, r3
 8009634:	f7ff bb47 	b.w	8008cc6 <_svfprintf_r+0x1b6>
 8009638:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800963c:	d002      	beq.n	8009644 <_svfprintf_r+0xb34>
 800963e:	b2bf      	uxth	r7, r7
 8009640:	f7ff bb41 	b.w	8008cc6 <_svfprintf_r+0x1b6>
 8009644:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8009648:	f43f ab3d 	beq.w	8008cc6 <_svfprintf_r+0x1b6>
 800964c:	b2ff      	uxtb	r7, r7
 800964e:	e7f0      	b.n	8009632 <_svfprintf_r+0xb22>
 8009650:	2f0a      	cmp	r7, #10
 8009652:	f178 0300 	sbcs.w	r3, r8, #0
 8009656:	d207      	bcs.n	8009668 <_svfprintf_r+0xb58>
 8009658:	3730      	adds	r7, #48	@ 0x30
 800965a:	b2ff      	uxtb	r7, r7
 800965c:	f88d 7147 	strb.w	r7, [sp, #327]	@ 0x147
 8009660:	f20d 1b47 	addw	fp, sp, #327	@ 0x147
 8009664:	f000 bc18 	b.w	8009e98 <_svfprintf_r+0x1388>
 8009668:	2300      	movs	r3, #0
 800966a:	9304      	str	r3, [sp, #16]
 800966c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800966e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009672:	ad52      	add	r5, sp, #328	@ 0x148
 8009674:	9311      	str	r3, [sp, #68]	@ 0x44
 8009676:	220a      	movs	r2, #10
 8009678:	2300      	movs	r3, #0
 800967a:	4638      	mov	r0, r7
 800967c:	4641      	mov	r1, r8
 800967e:	f7f7 fa93 	bl	8000ba8 <__aeabi_uldivmod>
 8009682:	9b04      	ldr	r3, [sp, #16]
 8009684:	3301      	adds	r3, #1
 8009686:	9304      	str	r3, [sp, #16]
 8009688:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800968a:	3230      	adds	r2, #48	@ 0x30
 800968c:	4682      	mov	sl, r0
 800968e:	4689      	mov	r9, r1
 8009690:	f105 3bff 	add.w	fp, r5, #4294967295
 8009694:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009698:	b303      	cbz	r3, 80096dc <_svfprintf_r+0xbcc>
 800969a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800969c:	781a      	ldrb	r2, [r3, #0]
 800969e:	9b04      	ldr	r3, [sp, #16]
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d11b      	bne.n	80096dc <_svfprintf_r+0xbcc>
 80096a4:	2bff      	cmp	r3, #255	@ 0xff
 80096a6:	d019      	beq.n	80096dc <_svfprintf_r+0xbcc>
 80096a8:	2f0a      	cmp	r7, #10
 80096aa:	f178 0800 	sbcs.w	r8, r8, #0
 80096ae:	f0c0 83f3 	bcc.w	8009e98 <_svfprintf_r+0x1388>
 80096b2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096b4:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80096b6:	ebab 0b03 	sub.w	fp, fp, r3
 80096ba:	461a      	mov	r2, r3
 80096bc:	4658      	mov	r0, fp
 80096be:	f000 fd28 	bl	800a112 <strncpy>
 80096c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096c4:	785a      	ldrb	r2, [r3, #1]
 80096c6:	b13a      	cbz	r2, 80096d8 <_svfprintf_r+0xbc8>
 80096c8:	3301      	adds	r3, #1
 80096ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80096cc:	2300      	movs	r3, #0
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	4657      	mov	r7, sl
 80096d2:	46c8      	mov	r8, r9
 80096d4:	465d      	mov	r5, fp
 80096d6:	e7ce      	b.n	8009676 <_svfprintf_r+0xb66>
 80096d8:	9204      	str	r2, [sp, #16]
 80096da:	e7f9      	b.n	80096d0 <_svfprintf_r+0xbc0>
 80096dc:	2f0a      	cmp	r7, #10
 80096de:	f178 0800 	sbcs.w	r8, r8, #0
 80096e2:	d2f5      	bcs.n	80096d0 <_svfprintf_r+0xbc0>
 80096e4:	e3d8      	b.n	8009e98 <_svfprintf_r+0x1388>
 80096e6:	f007 030f 	and.w	r3, r7, #15
 80096ea:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096ec:	093f      	lsrs	r7, r7, #4
 80096ee:	5cd3      	ldrb	r3, [r2, r3]
 80096f0:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 80096f4:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 80096f8:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80096fc:	ea57 0308 	orrs.w	r3, r7, r8
 8009700:	d1f1      	bne.n	80096e6 <_svfprintf_r+0xbd6>
 8009702:	e3c9      	b.n	8009e98 <_svfprintf_r+0x1388>
 8009704:	b91b      	cbnz	r3, 800970e <_svfprintf_r+0xbfe>
 8009706:	07ea      	lsls	r2, r5, #31
 8009708:	d501      	bpl.n	800970e <_svfprintf_r+0xbfe>
 800970a:	2730      	movs	r7, #48	@ 0x30
 800970c:	e7a6      	b.n	800965c <_svfprintf_r+0xb4c>
 800970e:	f50d 7ba4 	add.w	fp, sp, #328	@ 0x148
 8009712:	e3c1      	b.n	8009e98 <_svfprintf_r+0x1388>
 8009714:	9b07      	ldr	r3, [sp, #28]
 8009716:	2b00      	cmp	r3, #0
 8009718:	f000 838e 	beq.w	8009e38 <_svfprintf_r+0x1328>
 800971c:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8009720:	2300      	movs	r3, #0
 8009722:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8009726:	9708      	str	r7, [sp, #32]
 8009728:	f7ff bb6b 	b.w	8008e02 <_svfprintf_r+0x2f2>
 800972c:	2110      	movs	r1, #16
 800972e:	6061      	str	r1, [r4, #4]
 8009730:	2a07      	cmp	r2, #7
 8009732:	4461      	add	r1, ip
 8009734:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8009738:	dd0a      	ble.n	8009750 <_svfprintf_r+0xc40>
 800973a:	9906      	ldr	r1, [sp, #24]
 800973c:	9803      	ldr	r0, [sp, #12]
 800973e:	931d      	str	r3, [sp, #116]	@ 0x74
 8009740:	aa26      	add	r2, sp, #152	@ 0x98
 8009742:	f000 fbbb 	bl	8009ebc <__ssprint_r>
 8009746:	2800      	cmp	r0, #0
 8009748:	f040 8354 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800974c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800974e:	a829      	add	r0, sp, #164	@ 0xa4
 8009750:	3b10      	subs	r3, #16
 8009752:	4604      	mov	r4, r0
 8009754:	e52e      	b.n	80091b4 <_svfprintf_r+0x6a4>
 8009756:	4604      	mov	r4, r0
 8009758:	e548      	b.n	80091ec <_svfprintf_r+0x6dc>
 800975a:	9906      	ldr	r1, [sp, #24]
 800975c:	9803      	ldr	r0, [sp, #12]
 800975e:	aa26      	add	r2, sp, #152	@ 0x98
 8009760:	f000 fbac 	bl	8009ebc <__ssprint_r>
 8009764:	2800      	cmp	r0, #0
 8009766:	f040 8345 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800976a:	ac29      	add	r4, sp, #164	@ 0xa4
 800976c:	e550      	b.n	8009210 <_svfprintf_r+0x700>
 800976e:	9906      	ldr	r1, [sp, #24]
 8009770:	9803      	ldr	r0, [sp, #12]
 8009772:	aa26      	add	r2, sp, #152	@ 0x98
 8009774:	f000 fba2 	bl	8009ebc <__ssprint_r>
 8009778:	2800      	cmp	r0, #0
 800977a:	f040 833b 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800977e:	ac29      	add	r4, sp, #164	@ 0xa4
 8009780:	e556      	b.n	8009230 <_svfprintf_r+0x720>
 8009782:	2110      	movs	r1, #16
 8009784:	6061      	str	r1, [r4, #4]
 8009786:	2a07      	cmp	r2, #7
 8009788:	4461      	add	r1, ip
 800978a:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 800978e:	dd0a      	ble.n	80097a6 <_svfprintf_r+0xc96>
 8009790:	9906      	ldr	r1, [sp, #24]
 8009792:	9803      	ldr	r0, [sp, #12]
 8009794:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009796:	aa26      	add	r2, sp, #152	@ 0x98
 8009798:	f000 fb90 	bl	8009ebc <__ssprint_r>
 800979c:	2800      	cmp	r0, #0
 800979e:	f040 8329 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80097a2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80097a4:	a829      	add	r0, sp, #164	@ 0xa4
 80097a6:	3b10      	subs	r3, #16
 80097a8:	4604      	mov	r4, r0
 80097aa:	e549      	b.n	8009240 <_svfprintf_r+0x730>
 80097ac:	4604      	mov	r4, r0
 80097ae:	e563      	b.n	8009278 <_svfprintf_r+0x768>
 80097b0:	2010      	movs	r0, #16
 80097b2:	4403      	add	r3, r0
 80097b4:	2a07      	cmp	r2, #7
 80097b6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80097ba:	6060      	str	r0, [r4, #4]
 80097bc:	dd08      	ble.n	80097d0 <_svfprintf_r+0xcc0>
 80097be:	9906      	ldr	r1, [sp, #24]
 80097c0:	9803      	ldr	r0, [sp, #12]
 80097c2:	aa26      	add	r2, sp, #152	@ 0x98
 80097c4:	f000 fb7a 	bl	8009ebc <__ssprint_r>
 80097c8:	2800      	cmp	r0, #0
 80097ca:	f040 8313 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80097ce:	a929      	add	r1, sp, #164	@ 0xa4
 80097d0:	f1a9 0910 	sub.w	r9, r9, #16
 80097d4:	460c      	mov	r4, r1
 80097d6:	e554      	b.n	8009282 <_svfprintf_r+0x772>
 80097d8:	460c      	mov	r4, r1
 80097da:	e56f      	b.n	80092bc <_svfprintf_r+0x7ac>
 80097dc:	0800cb0c 	.word	0x0800cb0c
 80097e0:	0800cb1d 	.word	0x0800cb1d
 80097e4:	9b07      	ldr	r3, [sp, #28]
 80097e6:	2b65      	cmp	r3, #101	@ 0x65
 80097e8:	f340 8245 	ble.w	8009c76 <_svfprintf_r+0x1166>
 80097ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097f0:	2200      	movs	r2, #0
 80097f2:	2300      	movs	r3, #0
 80097f4:	f7f7 f968 	bl	8000ac8 <__aeabi_dcmpeq>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	d069      	beq.n	80098d0 <_svfprintf_r+0xdc0>
 80097fc:	4b72      	ldr	r3, [pc, #456]	@ (80099c8 <_svfprintf_r+0xeb8>)
 80097fe:	6023      	str	r3, [r4, #0]
 8009800:	2301      	movs	r3, #1
 8009802:	6063      	str	r3, [r4, #4]
 8009804:	444b      	add	r3, r9
 8009806:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009808:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800980a:	3301      	adds	r3, #1
 800980c:	2b07      	cmp	r3, #7
 800980e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009810:	dc37      	bgt.n	8009882 <_svfprintf_r+0xd72>
 8009812:	3408      	adds	r4, #8
 8009814:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009816:	9a04      	ldr	r2, [sp, #16]
 8009818:	4293      	cmp	r3, r2
 800981a:	db02      	blt.n	8009822 <_svfprintf_r+0xd12>
 800981c:	07ef      	lsls	r7, r5, #31
 800981e:	f57f ad5d 	bpl.w	80092dc <_svfprintf_r+0x7cc>
 8009822:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009824:	6023      	str	r3, [r4, #0]
 8009826:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009828:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800982a:	6063      	str	r3, [r4, #4]
 800982c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800982e:	4413      	add	r3, r2
 8009830:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009832:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009834:	3301      	adds	r3, #1
 8009836:	2b07      	cmp	r3, #7
 8009838:	9327      	str	r3, [sp, #156]	@ 0x9c
 800983a:	dc2c      	bgt.n	8009896 <_svfprintf_r+0xd86>
 800983c:	3408      	adds	r4, #8
 800983e:	9b04      	ldr	r3, [sp, #16]
 8009840:	1e5e      	subs	r6, r3, #1
 8009842:	2e00      	cmp	r6, #0
 8009844:	f77f ad4a 	ble.w	80092dc <_svfprintf_r+0x7cc>
 8009848:	4f60      	ldr	r7, [pc, #384]	@ (80099cc <_svfprintf_r+0xebc>)
 800984a:	f04f 0810 	mov.w	r8, #16
 800984e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009852:	2e10      	cmp	r6, #16
 8009854:	f103 0301 	add.w	r3, r3, #1
 8009858:	f104 0108 	add.w	r1, r4, #8
 800985c:	6027      	str	r7, [r4, #0]
 800985e:	dc24      	bgt.n	80098aa <_svfprintf_r+0xd9a>
 8009860:	6066      	str	r6, [r4, #4]
 8009862:	2b07      	cmp	r3, #7
 8009864:	4416      	add	r6, r2
 8009866:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800986a:	f340 82a2 	ble.w	8009db2 <_svfprintf_r+0x12a2>
 800986e:	9906      	ldr	r1, [sp, #24]
 8009870:	9803      	ldr	r0, [sp, #12]
 8009872:	aa26      	add	r2, sp, #152	@ 0x98
 8009874:	f000 fb22 	bl	8009ebc <__ssprint_r>
 8009878:	2800      	cmp	r0, #0
 800987a:	f040 82bb 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800987e:	ac29      	add	r4, sp, #164	@ 0xa4
 8009880:	e52c      	b.n	80092dc <_svfprintf_r+0x7cc>
 8009882:	9906      	ldr	r1, [sp, #24]
 8009884:	9803      	ldr	r0, [sp, #12]
 8009886:	aa26      	add	r2, sp, #152	@ 0x98
 8009888:	f000 fb18 	bl	8009ebc <__ssprint_r>
 800988c:	2800      	cmp	r0, #0
 800988e:	f040 82b1 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009892:	ac29      	add	r4, sp, #164	@ 0xa4
 8009894:	e7be      	b.n	8009814 <_svfprintf_r+0xd04>
 8009896:	9906      	ldr	r1, [sp, #24]
 8009898:	9803      	ldr	r0, [sp, #12]
 800989a:	aa26      	add	r2, sp, #152	@ 0x98
 800989c:	f000 fb0e 	bl	8009ebc <__ssprint_r>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	f040 82a7 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80098a6:	ac29      	add	r4, sp, #164	@ 0xa4
 80098a8:	e7c9      	b.n	800983e <_svfprintf_r+0xd2e>
 80098aa:	3210      	adds	r2, #16
 80098ac:	2b07      	cmp	r3, #7
 80098ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80098b2:	f8c4 8004 	str.w	r8, [r4, #4]
 80098b6:	dd08      	ble.n	80098ca <_svfprintf_r+0xdba>
 80098b8:	9906      	ldr	r1, [sp, #24]
 80098ba:	9803      	ldr	r0, [sp, #12]
 80098bc:	aa26      	add	r2, sp, #152	@ 0x98
 80098be:	f000 fafd 	bl	8009ebc <__ssprint_r>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	f040 8296 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80098c8:	a929      	add	r1, sp, #164	@ 0xa4
 80098ca:	3e10      	subs	r6, #16
 80098cc:	460c      	mov	r4, r1
 80098ce:	e7be      	b.n	800984e <_svfprintf_r+0xd3e>
 80098d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	dc7c      	bgt.n	80099d0 <_svfprintf_r+0xec0>
 80098d6:	4b3c      	ldr	r3, [pc, #240]	@ (80099c8 <_svfprintf_r+0xeb8>)
 80098d8:	6023      	str	r3, [r4, #0]
 80098da:	2301      	movs	r3, #1
 80098dc:	6063      	str	r3, [r4, #4]
 80098de:	444b      	add	r3, r9
 80098e0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80098e2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80098e4:	3301      	adds	r3, #1
 80098e6:	2b07      	cmp	r3, #7
 80098e8:	9327      	str	r3, [sp, #156]	@ 0x9c
 80098ea:	dc46      	bgt.n	800997a <_svfprintf_r+0xe6a>
 80098ec:	3408      	adds	r4, #8
 80098ee:	9904      	ldr	r1, [sp, #16]
 80098f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098f2:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80098f4:	430b      	orrs	r3, r1
 80098f6:	f005 0101 	and.w	r1, r5, #1
 80098fa:	430b      	orrs	r3, r1
 80098fc:	f43f acee 	beq.w	80092dc <_svfprintf_r+0x7cc>
 8009900:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009902:	6023      	str	r3, [r4, #0]
 8009904:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009906:	6063      	str	r3, [r4, #4]
 8009908:	441a      	add	r2, r3
 800990a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800990c:	9228      	str	r2, [sp, #160]	@ 0xa0
 800990e:	3301      	adds	r3, #1
 8009910:	2b07      	cmp	r3, #7
 8009912:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009914:	dc3b      	bgt.n	800998e <_svfprintf_r+0xe7e>
 8009916:	f104 0308 	add.w	r3, r4, #8
 800991a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800991c:	2e00      	cmp	r6, #0
 800991e:	da1b      	bge.n	8009958 <_svfprintf_r+0xe48>
 8009920:	4f2a      	ldr	r7, [pc, #168]	@ (80099cc <_svfprintf_r+0xebc>)
 8009922:	4276      	negs	r6, r6
 8009924:	461a      	mov	r2, r3
 8009926:	2410      	movs	r4, #16
 8009928:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 800992c:	2e10      	cmp	r6, #16
 800992e:	f101 0101 	add.w	r1, r1, #1
 8009932:	f103 0308 	add.w	r3, r3, #8
 8009936:	6017      	str	r7, [r2, #0]
 8009938:	dc33      	bgt.n	80099a2 <_svfprintf_r+0xe92>
 800993a:	6056      	str	r6, [r2, #4]
 800993c:	2907      	cmp	r1, #7
 800993e:	4406      	add	r6, r0
 8009940:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8009944:	dd08      	ble.n	8009958 <_svfprintf_r+0xe48>
 8009946:	9906      	ldr	r1, [sp, #24]
 8009948:	9803      	ldr	r0, [sp, #12]
 800994a:	aa26      	add	r2, sp, #152	@ 0x98
 800994c:	f000 fab6 	bl	8009ebc <__ssprint_r>
 8009950:	2800      	cmp	r0, #0
 8009952:	f040 824f 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009956:	ab29      	add	r3, sp, #164	@ 0xa4
 8009958:	9a04      	ldr	r2, [sp, #16]
 800995a:	9904      	ldr	r1, [sp, #16]
 800995c:	605a      	str	r2, [r3, #4]
 800995e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8009960:	f8c3 b000 	str.w	fp, [r3]
 8009964:	440a      	add	r2, r1
 8009966:	9228      	str	r2, [sp, #160]	@ 0xa0
 8009968:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800996a:	3201      	adds	r2, #1
 800996c:	2a07      	cmp	r2, #7
 800996e:	9227      	str	r2, [sp, #156]	@ 0x9c
 8009970:	f73f af7d 	bgt.w	800986e <_svfprintf_r+0xd5e>
 8009974:	f103 0408 	add.w	r4, r3, #8
 8009978:	e4b0      	b.n	80092dc <_svfprintf_r+0x7cc>
 800997a:	9906      	ldr	r1, [sp, #24]
 800997c:	9803      	ldr	r0, [sp, #12]
 800997e:	aa26      	add	r2, sp, #152	@ 0x98
 8009980:	f000 fa9c 	bl	8009ebc <__ssprint_r>
 8009984:	2800      	cmp	r0, #0
 8009986:	f040 8235 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800998a:	ac29      	add	r4, sp, #164	@ 0xa4
 800998c:	e7af      	b.n	80098ee <_svfprintf_r+0xdde>
 800998e:	9906      	ldr	r1, [sp, #24]
 8009990:	9803      	ldr	r0, [sp, #12]
 8009992:	aa26      	add	r2, sp, #152	@ 0x98
 8009994:	f000 fa92 	bl	8009ebc <__ssprint_r>
 8009998:	2800      	cmp	r0, #0
 800999a:	f040 822b 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 800999e:	ab29      	add	r3, sp, #164	@ 0xa4
 80099a0:	e7bb      	b.n	800991a <_svfprintf_r+0xe0a>
 80099a2:	3010      	adds	r0, #16
 80099a4:	2907      	cmp	r1, #7
 80099a6:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 80099aa:	6054      	str	r4, [r2, #4]
 80099ac:	dd08      	ble.n	80099c0 <_svfprintf_r+0xeb0>
 80099ae:	9906      	ldr	r1, [sp, #24]
 80099b0:	9803      	ldr	r0, [sp, #12]
 80099b2:	aa26      	add	r2, sp, #152	@ 0x98
 80099b4:	f000 fa82 	bl	8009ebc <__ssprint_r>
 80099b8:	2800      	cmp	r0, #0
 80099ba:	f040 821b 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 80099be:	ab29      	add	r3, sp, #164	@ 0xa4
 80099c0:	3e10      	subs	r6, #16
 80099c2:	461a      	mov	r2, r3
 80099c4:	e7b0      	b.n	8009928 <_svfprintf_r+0xe18>
 80099c6:	bf00      	nop
 80099c8:	0800cb2e 	.word	0x0800cb2e
 80099cc:	0800cc45 	.word	0x0800cc45
 80099d0:	9b04      	ldr	r3, [sp, #16]
 80099d2:	42bb      	cmp	r3, r7
 80099d4:	bfa8      	it	ge
 80099d6:	463b      	movge	r3, r7
 80099d8:	2b00      	cmp	r3, #0
 80099da:	461e      	mov	r6, r3
 80099dc:	dd0a      	ble.n	80099f4 <_svfprintf_r+0xee4>
 80099de:	e9c4 b300 	strd	fp, r3, [r4]
 80099e2:	444b      	add	r3, r9
 80099e4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80099e6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80099e8:	3301      	adds	r3, #1
 80099ea:	2b07      	cmp	r3, #7
 80099ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 80099ee:	f300 808e 	bgt.w	8009b0e <_svfprintf_r+0xffe>
 80099f2:	3408      	adds	r4, #8
 80099f4:	2e00      	cmp	r6, #0
 80099f6:	bfac      	ite	ge
 80099f8:	1bbe      	subge	r6, r7, r6
 80099fa:	463e      	movlt	r6, r7
 80099fc:	2e00      	cmp	r6, #0
 80099fe:	dd1c      	ble.n	8009a3a <_svfprintf_r+0xf2a>
 8009a00:	f8df 9344 	ldr.w	r9, [pc, #836]	@ 8009d48 <_svfprintf_r+0x1238>
 8009a04:	f8c4 9000 	str.w	r9, [r4]
 8009a08:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009a0c:	2e10      	cmp	r6, #16
 8009a0e:	f103 0301 	add.w	r3, r3, #1
 8009a12:	f104 0108 	add.w	r1, r4, #8
 8009a16:	f300 8084 	bgt.w	8009b22 <_svfprintf_r+0x1012>
 8009a1a:	6066      	str	r6, [r4, #4]
 8009a1c:	2b07      	cmp	r3, #7
 8009a1e:	4416      	add	r6, r2
 8009a20:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8009a24:	f340 8090 	ble.w	8009b48 <_svfprintf_r+0x1038>
 8009a28:	9906      	ldr	r1, [sp, #24]
 8009a2a:	9803      	ldr	r0, [sp, #12]
 8009a2c:	aa26      	add	r2, sp, #152	@ 0x98
 8009a2e:	f000 fa45 	bl	8009ebc <__ssprint_r>
 8009a32:	2800      	cmp	r0, #0
 8009a34:	f040 81de 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009a38:	ac29      	add	r4, sp, #164	@ 0xa4
 8009a3a:	056e      	lsls	r6, r5, #21
 8009a3c:	445f      	add	r7, fp
 8009a3e:	d50c      	bpl.n	8009a5a <_svfprintf_r+0xf4a>
 8009a40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f300 8082 	bgt.w	8009b4c <_svfprintf_r+0x103c>
 8009a48:	f1b8 0f00 	cmp.w	r8, #0
 8009a4c:	f300 8081 	bgt.w	8009b52 <_svfprintf_r+0x1042>
 8009a50:	9b04      	ldr	r3, [sp, #16]
 8009a52:	445b      	add	r3, fp
 8009a54:	429f      	cmp	r7, r3
 8009a56:	bf28      	it	cs
 8009a58:	461f      	movcs	r7, r3
 8009a5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009a5c:	9a04      	ldr	r2, [sp, #16]
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	db01      	blt.n	8009a66 <_svfprintf_r+0xf56>
 8009a62:	07e8      	lsls	r0, r5, #31
 8009a64:	d50e      	bpl.n	8009a84 <_svfprintf_r+0xf74>
 8009a66:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a6e:	6063      	str	r3, [r4, #4]
 8009a70:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009a72:	4413      	add	r3, r2
 8009a74:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009a76:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009a78:	3301      	adds	r3, #1
 8009a7a:	2b07      	cmp	r3, #7
 8009a7c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009a7e:	f300 80e6 	bgt.w	8009c4e <_svfprintf_r+0x113e>
 8009a82:	3408      	adds	r4, #8
 8009a84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009a86:	9a04      	ldr	r2, [sp, #16]
 8009a88:	eba2 0803 	sub.w	r8, r2, r3
 8009a8c:	eb0b 0302 	add.w	r3, fp, r2
 8009a90:	1bdb      	subs	r3, r3, r7
 8009a92:	4598      	cmp	r8, r3
 8009a94:	bfa8      	it	ge
 8009a96:	4698      	movge	r8, r3
 8009a98:	f1b8 0f00 	cmp.w	r8, #0
 8009a9c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009a9e:	dd0a      	ble.n	8009ab6 <_svfprintf_r+0xfa6>
 8009aa0:	4443      	add	r3, r8
 8009aa2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009aa4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	2b07      	cmp	r3, #7
 8009aaa:	e9c4 7800 	strd	r7, r8, [r4]
 8009aae:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009ab0:	f300 80d7 	bgt.w	8009c62 <_svfprintf_r+0x1152>
 8009ab4:	3408      	adds	r4, #8
 8009ab6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009ab8:	9b04      	ldr	r3, [sp, #16]
 8009aba:	f1b8 0f00 	cmp.w	r8, #0
 8009abe:	eba3 0606 	sub.w	r6, r3, r6
 8009ac2:	bfa8      	it	ge
 8009ac4:	eba6 0608 	subge.w	r6, r6, r8
 8009ac8:	2e00      	cmp	r6, #0
 8009aca:	f77f ac07 	ble.w	80092dc <_svfprintf_r+0x7cc>
 8009ace:	4f9e      	ldr	r7, [pc, #632]	@ (8009d48 <_svfprintf_r+0x1238>)
 8009ad0:	f04f 0810 	mov.w	r8, #16
 8009ad4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009ad8:	2e10      	cmp	r6, #16
 8009ada:	f103 0301 	add.w	r3, r3, #1
 8009ade:	f104 0108 	add.w	r1, r4, #8
 8009ae2:	6027      	str	r7, [r4, #0]
 8009ae4:	f77f aebc 	ble.w	8009860 <_svfprintf_r+0xd50>
 8009ae8:	3210      	adds	r2, #16
 8009aea:	2b07      	cmp	r3, #7
 8009aec:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8009af0:	f8c4 8004 	str.w	r8, [r4, #4]
 8009af4:	dd08      	ble.n	8009b08 <_svfprintf_r+0xff8>
 8009af6:	9906      	ldr	r1, [sp, #24]
 8009af8:	9803      	ldr	r0, [sp, #12]
 8009afa:	aa26      	add	r2, sp, #152	@ 0x98
 8009afc:	f000 f9de 	bl	8009ebc <__ssprint_r>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	f040 8177 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009b06:	a929      	add	r1, sp, #164	@ 0xa4
 8009b08:	3e10      	subs	r6, #16
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	e7e2      	b.n	8009ad4 <_svfprintf_r+0xfc4>
 8009b0e:	9906      	ldr	r1, [sp, #24]
 8009b10:	9803      	ldr	r0, [sp, #12]
 8009b12:	aa26      	add	r2, sp, #152	@ 0x98
 8009b14:	f000 f9d2 	bl	8009ebc <__ssprint_r>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f040 816b 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009b1e:	ac29      	add	r4, sp, #164	@ 0xa4
 8009b20:	e768      	b.n	80099f4 <_svfprintf_r+0xee4>
 8009b22:	2010      	movs	r0, #16
 8009b24:	4402      	add	r2, r0
 8009b26:	2b07      	cmp	r3, #7
 8009b28:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8009b2c:	6060      	str	r0, [r4, #4]
 8009b2e:	dd08      	ble.n	8009b42 <_svfprintf_r+0x1032>
 8009b30:	9906      	ldr	r1, [sp, #24]
 8009b32:	9803      	ldr	r0, [sp, #12]
 8009b34:	aa26      	add	r2, sp, #152	@ 0x98
 8009b36:	f000 f9c1 	bl	8009ebc <__ssprint_r>
 8009b3a:	2800      	cmp	r0, #0
 8009b3c:	f040 815a 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009b40:	a929      	add	r1, sp, #164	@ 0xa4
 8009b42:	3e10      	subs	r6, #16
 8009b44:	460c      	mov	r4, r1
 8009b46:	e75d      	b.n	8009a04 <_svfprintf_r+0xef4>
 8009b48:	460c      	mov	r4, r1
 8009b4a:	e776      	b.n	8009a3a <_svfprintf_r+0xf2a>
 8009b4c:	f1b8 0f00 	cmp.w	r8, #0
 8009b50:	dd4d      	ble.n	8009bee <_svfprintf_r+0x10de>
 8009b52:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b56:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b5c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009b5e:	6063      	str	r3, [r4, #4]
 8009b60:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009b62:	4413      	add	r3, r2
 8009b64:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009b66:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009b68:	3301      	adds	r3, #1
 8009b6a:	2b07      	cmp	r3, #7
 8009b6c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009b6e:	dc45      	bgt.n	8009bfc <_svfprintf_r+0x10ec>
 8009b70:	3408      	adds	r4, #8
 8009b72:	9b04      	ldr	r3, [sp, #16]
 8009b74:	eb0b 0903 	add.w	r9, fp, r3
 8009b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b7a:	781b      	ldrb	r3, [r3, #0]
 8009b7c:	eba9 0907 	sub.w	r9, r9, r7
 8009b80:	4599      	cmp	r9, r3
 8009b82:	bfa8      	it	ge
 8009b84:	4699      	movge	r9, r3
 8009b86:	f1b9 0f00 	cmp.w	r9, #0
 8009b8a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009b8c:	dd09      	ble.n	8009ba2 <_svfprintf_r+0x1092>
 8009b8e:	444b      	add	r3, r9
 8009b90:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009b92:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009b94:	3301      	adds	r3, #1
 8009b96:	2b07      	cmp	r3, #7
 8009b98:	e9c4 7900 	strd	r7, r9, [r4]
 8009b9c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009b9e:	dc37      	bgt.n	8009c10 <_svfprintf_r+0x1100>
 8009ba0:	3408      	adds	r4, #8
 8009ba2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ba4:	781e      	ldrb	r6, [r3, #0]
 8009ba6:	f1b9 0f00 	cmp.w	r9, #0
 8009baa:	bfa8      	it	ge
 8009bac:	eba6 0609 	subge.w	r6, r6, r9
 8009bb0:	2e00      	cmp	r6, #0
 8009bb2:	dd18      	ble.n	8009be6 <_svfprintf_r+0x10d6>
 8009bb4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009bb8:	4863      	ldr	r0, [pc, #396]	@ (8009d48 <_svfprintf_r+0x1238>)
 8009bba:	6020      	str	r0, [r4, #0]
 8009bbc:	2e10      	cmp	r6, #16
 8009bbe:	f103 0301 	add.w	r3, r3, #1
 8009bc2:	f104 0108 	add.w	r1, r4, #8
 8009bc6:	dc2d      	bgt.n	8009c24 <_svfprintf_r+0x1114>
 8009bc8:	6066      	str	r6, [r4, #4]
 8009bca:	2b07      	cmp	r3, #7
 8009bcc:	4416      	add	r6, r2
 8009bce:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8009bd2:	dd3a      	ble.n	8009c4a <_svfprintf_r+0x113a>
 8009bd4:	9906      	ldr	r1, [sp, #24]
 8009bd6:	9803      	ldr	r0, [sp, #12]
 8009bd8:	aa26      	add	r2, sp, #152	@ 0x98
 8009bda:	f000 f96f 	bl	8009ebc <__ssprint_r>
 8009bde:	2800      	cmp	r0, #0
 8009be0:	f040 8108 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009be4:	ac29      	add	r4, sp, #164	@ 0xa4
 8009be6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	441f      	add	r7, r3
 8009bec:	e728      	b.n	8009a40 <_svfprintf_r+0xf30>
 8009bee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bfa:	e7ac      	b.n	8009b56 <_svfprintf_r+0x1046>
 8009bfc:	9906      	ldr	r1, [sp, #24]
 8009bfe:	9803      	ldr	r0, [sp, #12]
 8009c00:	aa26      	add	r2, sp, #152	@ 0x98
 8009c02:	f000 f95b 	bl	8009ebc <__ssprint_r>
 8009c06:	2800      	cmp	r0, #0
 8009c08:	f040 80f4 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009c0c:	ac29      	add	r4, sp, #164	@ 0xa4
 8009c0e:	e7b0      	b.n	8009b72 <_svfprintf_r+0x1062>
 8009c10:	9906      	ldr	r1, [sp, #24]
 8009c12:	9803      	ldr	r0, [sp, #12]
 8009c14:	aa26      	add	r2, sp, #152	@ 0x98
 8009c16:	f000 f951 	bl	8009ebc <__ssprint_r>
 8009c1a:	2800      	cmp	r0, #0
 8009c1c:	f040 80ea 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009c20:	ac29      	add	r4, sp, #164	@ 0xa4
 8009c22:	e7be      	b.n	8009ba2 <_svfprintf_r+0x1092>
 8009c24:	2010      	movs	r0, #16
 8009c26:	4402      	add	r2, r0
 8009c28:	2b07      	cmp	r3, #7
 8009c2a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8009c2e:	6060      	str	r0, [r4, #4]
 8009c30:	dd08      	ble.n	8009c44 <_svfprintf_r+0x1134>
 8009c32:	9906      	ldr	r1, [sp, #24]
 8009c34:	9803      	ldr	r0, [sp, #12]
 8009c36:	aa26      	add	r2, sp, #152	@ 0x98
 8009c38:	f000 f940 	bl	8009ebc <__ssprint_r>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	f040 80d9 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009c42:	a929      	add	r1, sp, #164	@ 0xa4
 8009c44:	3e10      	subs	r6, #16
 8009c46:	460c      	mov	r4, r1
 8009c48:	e7b4      	b.n	8009bb4 <_svfprintf_r+0x10a4>
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	e7cb      	b.n	8009be6 <_svfprintf_r+0x10d6>
 8009c4e:	9906      	ldr	r1, [sp, #24]
 8009c50:	9803      	ldr	r0, [sp, #12]
 8009c52:	aa26      	add	r2, sp, #152	@ 0x98
 8009c54:	f000 f932 	bl	8009ebc <__ssprint_r>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	f040 80cb 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009c5e:	ac29      	add	r4, sp, #164	@ 0xa4
 8009c60:	e710      	b.n	8009a84 <_svfprintf_r+0xf74>
 8009c62:	9906      	ldr	r1, [sp, #24]
 8009c64:	9803      	ldr	r0, [sp, #12]
 8009c66:	aa26      	add	r2, sp, #152	@ 0x98
 8009c68:	f000 f928 	bl	8009ebc <__ssprint_r>
 8009c6c:	2800      	cmp	r0, #0
 8009c6e:	f040 80c1 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009c72:	ac29      	add	r4, sp, #164	@ 0xa4
 8009c74:	e71f      	b.n	8009ab6 <_svfprintf_r+0xfa6>
 8009c76:	9904      	ldr	r1, [sp, #16]
 8009c78:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8009c7a:	2901      	cmp	r1, #1
 8009c7c:	f109 0301 	add.w	r3, r9, #1
 8009c80:	f102 0201 	add.w	r2, r2, #1
 8009c84:	f104 0608 	add.w	r6, r4, #8
 8009c88:	dc02      	bgt.n	8009c90 <_svfprintf_r+0x1180>
 8009c8a:	07e9      	lsls	r1, r5, #31
 8009c8c:	f140 8086 	bpl.w	8009d9c <_svfprintf_r+0x128c>
 8009c90:	2101      	movs	r1, #1
 8009c92:	2a07      	cmp	r2, #7
 8009c94:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8009c98:	f8c4 b000 	str.w	fp, [r4]
 8009c9c:	6061      	str	r1, [r4, #4]
 8009c9e:	dd08      	ble.n	8009cb2 <_svfprintf_r+0x11a2>
 8009ca0:	9906      	ldr	r1, [sp, #24]
 8009ca2:	9803      	ldr	r0, [sp, #12]
 8009ca4:	aa26      	add	r2, sp, #152	@ 0x98
 8009ca6:	f000 f909 	bl	8009ebc <__ssprint_r>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	f040 80a2 	bne.w	8009df4 <_svfprintf_r+0x12e4>
 8009cb0:	ae29      	add	r6, sp, #164	@ 0xa4
 8009cb2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009cb4:	6033      	str	r3, [r6, #0]
 8009cb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cba:	6073      	str	r3, [r6, #4]
 8009cbc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009cbe:	4413      	add	r3, r2
 8009cc0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009cc2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	2b07      	cmp	r3, #7
 8009cc8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009cca:	dc33      	bgt.n	8009d34 <_svfprintf_r+0x1224>
 8009ccc:	3608      	adds	r6, #8
 8009cce:	9b04      	ldr	r3, [sp, #16]
 8009cd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cd4:	1e5c      	subs	r4, r3, #1
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	2300      	movs	r3, #0
 8009cda:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 8009cde:	f7f6 fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d132      	bne.n	8009d4c <_svfprintf_r+0x123c>
 8009ce6:	f10b 0201 	add.w	r2, fp, #1
 8009cea:	e9c6 2400 	strd	r2, r4, [r6]
 8009cee:	9a04      	ldr	r2, [sp, #16]
 8009cf0:	f108 0301 	add.w	r3, r8, #1
 8009cf4:	3f01      	subs	r7, #1
 8009cf6:	4417      	add	r7, r2
 8009cf8:	2b07      	cmp	r3, #7
 8009cfa:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8009cfe:	dd56      	ble.n	8009dae <_svfprintf_r+0x129e>
 8009d00:	9906      	ldr	r1, [sp, #24]
 8009d02:	9803      	ldr	r0, [sp, #12]
 8009d04:	aa26      	add	r2, sp, #152	@ 0x98
 8009d06:	f000 f8d9 	bl	8009ebc <__ssprint_r>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d172      	bne.n	8009df4 <_svfprintf_r+0x12e4>
 8009d0e:	ae29      	add	r6, sp, #164	@ 0xa4
 8009d10:	ab22      	add	r3, sp, #136	@ 0x88
 8009d12:	6033      	str	r3, [r6, #0]
 8009d14:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009d16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009d18:	6073      	str	r3, [r6, #4]
 8009d1a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009d1c:	4413      	add	r3, r2
 8009d1e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009d20:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009d22:	3301      	adds	r3, #1
 8009d24:	2b07      	cmp	r3, #7
 8009d26:	9327      	str	r3, [sp, #156]	@ 0x9c
 8009d28:	f73f ada1 	bgt.w	800986e <_svfprintf_r+0xd5e>
 8009d2c:	f106 0408 	add.w	r4, r6, #8
 8009d30:	f7ff bad4 	b.w	80092dc <_svfprintf_r+0x7cc>
 8009d34:	9906      	ldr	r1, [sp, #24]
 8009d36:	9803      	ldr	r0, [sp, #12]
 8009d38:	aa26      	add	r2, sp, #152	@ 0x98
 8009d3a:	f000 f8bf 	bl	8009ebc <__ssprint_r>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	d158      	bne.n	8009df4 <_svfprintf_r+0x12e4>
 8009d42:	ae29      	add	r6, sp, #164	@ 0xa4
 8009d44:	e7c3      	b.n	8009cce <_svfprintf_r+0x11be>
 8009d46:	bf00      	nop
 8009d48:	0800cc45 	.word	0x0800cc45
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	ddde      	ble.n	8009d10 <_svfprintf_r+0x1200>
 8009d52:	4f58      	ldr	r7, [pc, #352]	@ (8009eb4 <_svfprintf_r+0x13a4>)
 8009d54:	f04f 0810 	mov.w	r8, #16
 8009d58:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009d5c:	2c10      	cmp	r4, #16
 8009d5e:	f103 0301 	add.w	r3, r3, #1
 8009d62:	f106 0108 	add.w	r1, r6, #8
 8009d66:	6037      	str	r7, [r6, #0]
 8009d68:	dc07      	bgt.n	8009d7a <_svfprintf_r+0x126a>
 8009d6a:	6074      	str	r4, [r6, #4]
 8009d6c:	2b07      	cmp	r3, #7
 8009d6e:	4414      	add	r4, r2
 8009d70:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8009d74:	dcc4      	bgt.n	8009d00 <_svfprintf_r+0x11f0>
 8009d76:	460e      	mov	r6, r1
 8009d78:	e7ca      	b.n	8009d10 <_svfprintf_r+0x1200>
 8009d7a:	3210      	adds	r2, #16
 8009d7c:	2b07      	cmp	r3, #7
 8009d7e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8009d82:	f8c6 8004 	str.w	r8, [r6, #4]
 8009d86:	dd06      	ble.n	8009d96 <_svfprintf_r+0x1286>
 8009d88:	9906      	ldr	r1, [sp, #24]
 8009d8a:	9803      	ldr	r0, [sp, #12]
 8009d8c:	aa26      	add	r2, sp, #152	@ 0x98
 8009d8e:	f000 f895 	bl	8009ebc <__ssprint_r>
 8009d92:	bb78      	cbnz	r0, 8009df4 <_svfprintf_r+0x12e4>
 8009d94:	a929      	add	r1, sp, #164	@ 0xa4
 8009d96:	3c10      	subs	r4, #16
 8009d98:	460e      	mov	r6, r1
 8009d9a:	e7dd      	b.n	8009d58 <_svfprintf_r+0x1248>
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	2a07      	cmp	r2, #7
 8009da0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8009da4:	f8c4 b000 	str.w	fp, [r4]
 8009da8:	6061      	str	r1, [r4, #4]
 8009daa:	ddb1      	ble.n	8009d10 <_svfprintf_r+0x1200>
 8009dac:	e7a8      	b.n	8009d00 <_svfprintf_r+0x11f0>
 8009dae:	3608      	adds	r6, #8
 8009db0:	e7ae      	b.n	8009d10 <_svfprintf_r+0x1200>
 8009db2:	460c      	mov	r4, r1
 8009db4:	f7ff ba92 	b.w	80092dc <_svfprintf_r+0x7cc>
 8009db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009dbc:	1a9d      	subs	r5, r3, r2
 8009dbe:	2d00      	cmp	r5, #0
 8009dc0:	f77f aa8f 	ble.w	80092e2 <_svfprintf_r+0x7d2>
 8009dc4:	4e3c      	ldr	r6, [pc, #240]	@ (8009eb8 <_svfprintf_r+0x13a8>)
 8009dc6:	2710      	movs	r7, #16
 8009dc8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8009dcc:	2d10      	cmp	r5, #16
 8009dce:	f103 0301 	add.w	r3, r3, #1
 8009dd2:	6026      	str	r6, [r4, #0]
 8009dd4:	dc18      	bgt.n	8009e08 <_svfprintf_r+0x12f8>
 8009dd6:	6065      	str	r5, [r4, #4]
 8009dd8:	2b07      	cmp	r3, #7
 8009dda:	4415      	add	r5, r2
 8009ddc:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 8009de0:	f77f aa7f 	ble.w	80092e2 <_svfprintf_r+0x7d2>
 8009de4:	9906      	ldr	r1, [sp, #24]
 8009de6:	9803      	ldr	r0, [sp, #12]
 8009de8:	aa26      	add	r2, sp, #152	@ 0x98
 8009dea:	f000 f867 	bl	8009ebc <__ssprint_r>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f43f aa77 	beq.w	80092e2 <_svfprintf_r+0x7d2>
 8009df4:	f1ba 0f00 	cmp.w	sl, #0
 8009df8:	f43f a8a0 	beq.w	8008f3c <_svfprintf_r+0x42c>
 8009dfc:	9803      	ldr	r0, [sp, #12]
 8009dfe:	4651      	mov	r1, sl
 8009e00:	f7fe fb7e 	bl	8008500 <_free_r>
 8009e04:	f7ff b89a 	b.w	8008f3c <_svfprintf_r+0x42c>
 8009e08:	3210      	adds	r2, #16
 8009e0a:	2b07      	cmp	r3, #7
 8009e0c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8009e10:	6067      	str	r7, [r4, #4]
 8009e12:	dc02      	bgt.n	8009e1a <_svfprintf_r+0x130a>
 8009e14:	3408      	adds	r4, #8
 8009e16:	3d10      	subs	r5, #16
 8009e18:	e7d6      	b.n	8009dc8 <_svfprintf_r+0x12b8>
 8009e1a:	9906      	ldr	r1, [sp, #24]
 8009e1c:	9803      	ldr	r0, [sp, #12]
 8009e1e:	aa26      	add	r2, sp, #152	@ 0x98
 8009e20:	f000 f84c 	bl	8009ebc <__ssprint_r>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d1e5      	bne.n	8009df4 <_svfprintf_r+0x12e4>
 8009e28:	ac29      	add	r4, sp, #164	@ 0xa4
 8009e2a:	e7f4      	b.n	8009e16 <_svfprintf_r+0x1306>
 8009e2c:	9803      	ldr	r0, [sp, #12]
 8009e2e:	4651      	mov	r1, sl
 8009e30:	f7fe fb66 	bl	8008500 <_free_r>
 8009e34:	f7ff ba6d 	b.w	8009312 <_svfprintf_r+0x802>
 8009e38:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f43f a87e 	beq.w	8008f3c <_svfprintf_r+0x42c>
 8009e40:	9906      	ldr	r1, [sp, #24]
 8009e42:	9803      	ldr	r0, [sp, #12]
 8009e44:	aa26      	add	r2, sp, #152	@ 0x98
 8009e46:	f000 f839 	bl	8009ebc <__ssprint_r>
 8009e4a:	f7ff b877 	b.w	8008f3c <_svfprintf_r+0x42c>
 8009e4e:	ea57 0208 	orrs.w	r2, r7, r8
 8009e52:	9509      	str	r5, [sp, #36]	@ 0x24
 8009e54:	f43f ab78 	beq.w	8009548 <_svfprintf_r+0xa38>
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	f43f abf9 	beq.w	8009650 <_svfprintf_r+0xb40>
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	f50d 7ba4 	add.w	fp, sp, #328	@ 0x148
 8009e64:	f43f ac3f 	beq.w	80096e6 <_svfprintf_r+0xbd6>
 8009e68:	f007 0307 	and.w	r3, r7, #7
 8009e6c:	08ff      	lsrs	r7, r7, #3
 8009e6e:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 8009e72:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 8009e76:	3330      	adds	r3, #48	@ 0x30
 8009e78:	ea57 0108 	orrs.w	r1, r7, r8
 8009e7c:	465a      	mov	r2, fp
 8009e7e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8009e82:	d1f1      	bne.n	8009e68 <_svfprintf_r+0x1358>
 8009e84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e86:	07c9      	lsls	r1, r1, #31
 8009e88:	d506      	bpl.n	8009e98 <_svfprintf_r+0x1388>
 8009e8a:	2b30      	cmp	r3, #48	@ 0x30
 8009e8c:	d004      	beq.n	8009e98 <_svfprintf_r+0x1388>
 8009e8e:	2330      	movs	r3, #48	@ 0x30
 8009e90:	f80b 3c01 	strb.w	r3, [fp, #-1]
 8009e94:	f1a2 0b02 	sub.w	fp, r2, #2
 8009e98:	ab52      	add	r3, sp, #328	@ 0x148
 8009e9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009e9c:	46b1      	mov	r9, r6
 8009e9e:	f04f 0a00 	mov.w	sl, #0
 8009ea2:	eba3 060b 	sub.w	r6, r3, fp
 8009ea6:	46d0      	mov	r8, sl
 8009ea8:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8009eac:	4657      	mov	r7, sl
 8009eae:	f7ff b966 	b.w	800917e <_svfprintf_r+0x66e>
 8009eb2:	bf00      	nop
 8009eb4:	0800cc45 	.word	0x0800cc45
 8009eb8:	0800cc55 	.word	0x0800cc55

08009ebc <__ssprint_r>:
 8009ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ec0:	6815      	ldr	r5, [r2, #0]
 8009ec2:	4606      	mov	r6, r0
 8009ec4:	460f      	mov	r7, r1
 8009ec6:	4614      	mov	r4, r2
 8009ec8:	68a3      	ldr	r3, [r4, #8]
 8009eca:	3508      	adds	r5, #8
 8009ecc:	b92b      	cbnz	r3, 8009eda <__ssprint_r+0x1e>
 8009ece:	2000      	movs	r0, #0
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8009ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eda:	6863      	ldr	r3, [r4, #4]
 8009edc:	1e5a      	subs	r2, r3, #1
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	6062      	str	r2, [r4, #4]
 8009ee2:	ddf4      	ble.n	8009ece <__ssprint_r+0x12>
 8009ee4:	f855 8c04 	ldr.w	r8, [r5, #-4]
 8009ee8:	f1b8 0f00 	cmp.w	r8, #0
 8009eec:	d0ec      	beq.n	8009ec8 <__ssprint_r+0xc>
 8009eee:	4643      	mov	r3, r8
 8009ef0:	f855 2c08 	ldr.w	r2, [r5, #-8]
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	f001 fb30 	bl	800b55c <__ssputs_r>
 8009efc:	1c43      	adds	r3, r0, #1
 8009efe:	d0e7      	beq.n	8009ed0 <__ssprint_r+0x14>
 8009f00:	68a2      	ldr	r2, [r4, #8]
 8009f02:	eba2 0208 	sub.w	r2, r2, r8
 8009f06:	60a2      	str	r2, [r4, #8]
 8009f08:	e7de      	b.n	8009ec8 <__ssprint_r+0xc>

08009f0a <_fclose_r>:
 8009f0a:	b570      	push	{r4, r5, r6, lr}
 8009f0c:	4605      	mov	r5, r0
 8009f0e:	460c      	mov	r4, r1
 8009f10:	b1b9      	cbz	r1, 8009f42 <_fclose_r+0x38>
 8009f12:	b118      	cbz	r0, 8009f1c <_fclose_r+0x12>
 8009f14:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009f16:	b90b      	cbnz	r3, 8009f1c <_fclose_r+0x12>
 8009f18:	f7fe f95a 	bl	80081d0 <__sinit>
 8009f1c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f22:	07d6      	lsls	r6, r2, #31
 8009f24:	d404      	bmi.n	8009f30 <_fclose_r+0x26>
 8009f26:	0598      	lsls	r0, r3, #22
 8009f28:	d40e      	bmi.n	8009f48 <_fclose_r+0x3e>
 8009f2a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f2c:	f7fe fa80 	bl	8008430 <__retarget_lock_acquire_recursive>
 8009f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f34:	b943      	cbnz	r3, 8009f48 <_fclose_r+0x3e>
 8009f36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f38:	07d9      	lsls	r1, r3, #31
 8009f3a:	d402      	bmi.n	8009f42 <_fclose_r+0x38>
 8009f3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f3e:	f7fe fa78 	bl	8008432 <__retarget_lock_release_recursive>
 8009f42:	2600      	movs	r6, #0
 8009f44:	4630      	mov	r0, r6
 8009f46:	bd70      	pop	{r4, r5, r6, pc}
 8009f48:	4621      	mov	r1, r4
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	f000 f834 	bl	8009fb8 <__sflush_r>
 8009f50:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8009f52:	4606      	mov	r6, r0
 8009f54:	b133      	cbz	r3, 8009f64 <_fclose_r+0x5a>
 8009f56:	69e1      	ldr	r1, [r4, #28]
 8009f58:	4628      	mov	r0, r5
 8009f5a:	4798      	blx	r3
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	bfb8      	it	lt
 8009f60:	f04f 36ff 	movlt.w	r6, #4294967295
 8009f64:	89a3      	ldrh	r3, [r4, #12]
 8009f66:	061a      	lsls	r2, r3, #24
 8009f68:	d503      	bpl.n	8009f72 <_fclose_r+0x68>
 8009f6a:	6921      	ldr	r1, [r4, #16]
 8009f6c:	4628      	mov	r0, r5
 8009f6e:	f7fe fac7 	bl	8008500 <_free_r>
 8009f72:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009f74:	b141      	cbz	r1, 8009f88 <_fclose_r+0x7e>
 8009f76:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009f7a:	4299      	cmp	r1, r3
 8009f7c:	d002      	beq.n	8009f84 <_fclose_r+0x7a>
 8009f7e:	4628      	mov	r0, r5
 8009f80:	f7fe fabe 	bl	8008500 <_free_r>
 8009f84:	2300      	movs	r3, #0
 8009f86:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009f8a:	b121      	cbz	r1, 8009f96 <_fclose_r+0x8c>
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	f7fe fab7 	bl	8008500 <_free_r>
 8009f92:	2300      	movs	r3, #0
 8009f94:	6463      	str	r3, [r4, #68]	@ 0x44
 8009f96:	f7fe f90f 	bl	80081b8 <__sfp_lock_acquire>
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	81a3      	strh	r3, [r4, #12]
 8009f9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fa0:	07db      	lsls	r3, r3, #31
 8009fa2:	d402      	bmi.n	8009faa <_fclose_r+0xa0>
 8009fa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fa6:	f7fe fa44 	bl	8008432 <__retarget_lock_release_recursive>
 8009faa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fac:	f7fe fa3f 	bl	800842e <__retarget_lock_close_recursive>
 8009fb0:	f7fe f908 	bl	80081c4 <__sfp_lock_release>
 8009fb4:	e7c6      	b.n	8009f44 <_fclose_r+0x3a>
	...

08009fb8 <__sflush_r>:
 8009fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fbc:	4605      	mov	r5, r0
 8009fbe:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8009fc2:	0706      	lsls	r6, r0, #28
 8009fc4:	460c      	mov	r4, r1
 8009fc6:	d457      	bmi.n	800a078 <__sflush_r+0xc0>
 8009fc8:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8009fcc:	818b      	strh	r3, [r1, #12]
 8009fce:	684b      	ldr	r3, [r1, #4]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	dc02      	bgt.n	8009fda <__sflush_r+0x22>
 8009fd4:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	dd4c      	ble.n	800a074 <__sflush_r+0xbc>
 8009fda:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009fdc:	2e00      	cmp	r6, #0
 8009fde:	d049      	beq.n	800a074 <__sflush_r+0xbc>
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8009fe6:	682f      	ldr	r7, [r5, #0]
 8009fe8:	69e1      	ldr	r1, [r4, #28]
 8009fea:	602b      	str	r3, [r5, #0]
 8009fec:	d034      	beq.n	800a058 <__sflush_r+0xa0>
 8009fee:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8009ff0:	89a3      	ldrh	r3, [r4, #12]
 8009ff2:	0759      	lsls	r1, r3, #29
 8009ff4:	d505      	bpl.n	800a002 <__sflush_r+0x4a>
 8009ff6:	6863      	ldr	r3, [r4, #4]
 8009ff8:	1ad2      	subs	r2, r2, r3
 8009ffa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009ffc:	b10b      	cbz	r3, 800a002 <__sflush_r+0x4a>
 8009ffe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a000:	1ad2      	subs	r2, r2, r3
 800a002:	2300      	movs	r3, #0
 800a004:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a006:	69e1      	ldr	r1, [r4, #28]
 800a008:	4628      	mov	r0, r5
 800a00a:	47b0      	blx	r6
 800a00c:	1c43      	adds	r3, r0, #1
 800a00e:	d106      	bne.n	800a01e <__sflush_r+0x66>
 800a010:	682a      	ldr	r2, [r5, #0]
 800a012:	2a1d      	cmp	r2, #29
 800a014:	d848      	bhi.n	800a0a8 <__sflush_r+0xf0>
 800a016:	4b2b      	ldr	r3, [pc, #172]	@ (800a0c4 <__sflush_r+0x10c>)
 800a018:	40d3      	lsrs	r3, r2
 800a01a:	07de      	lsls	r6, r3, #31
 800a01c:	d544      	bpl.n	800a0a8 <__sflush_r+0xf0>
 800a01e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a022:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a026:	81a2      	strh	r2, [r4, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	6062      	str	r2, [r4, #4]
 800a02c:	04d9      	lsls	r1, r3, #19
 800a02e:	6922      	ldr	r2, [r4, #16]
 800a030:	6022      	str	r2, [r4, #0]
 800a032:	d504      	bpl.n	800a03e <__sflush_r+0x86>
 800a034:	1c42      	adds	r2, r0, #1
 800a036:	d101      	bne.n	800a03c <__sflush_r+0x84>
 800a038:	682b      	ldr	r3, [r5, #0]
 800a03a:	b903      	cbnz	r3, 800a03e <__sflush_r+0x86>
 800a03c:	6520      	str	r0, [r4, #80]	@ 0x50
 800a03e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a040:	602f      	str	r7, [r5, #0]
 800a042:	b1b9      	cbz	r1, 800a074 <__sflush_r+0xbc>
 800a044:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800a048:	4299      	cmp	r1, r3
 800a04a:	d002      	beq.n	800a052 <__sflush_r+0x9a>
 800a04c:	4628      	mov	r0, r5
 800a04e:	f7fe fa57 	bl	8008500 <_free_r>
 800a052:	2300      	movs	r3, #0
 800a054:	6323      	str	r3, [r4, #48]	@ 0x30
 800a056:	e00d      	b.n	800a074 <__sflush_r+0xbc>
 800a058:	2301      	movs	r3, #1
 800a05a:	4628      	mov	r0, r5
 800a05c:	47b0      	blx	r6
 800a05e:	4602      	mov	r2, r0
 800a060:	1c50      	adds	r0, r2, #1
 800a062:	d1c5      	bne.n	8009ff0 <__sflush_r+0x38>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d0c2      	beq.n	8009ff0 <__sflush_r+0x38>
 800a06a:	2b1d      	cmp	r3, #29
 800a06c:	d001      	beq.n	800a072 <__sflush_r+0xba>
 800a06e:	2b16      	cmp	r3, #22
 800a070:	d11a      	bne.n	800a0a8 <__sflush_r+0xf0>
 800a072:	602f      	str	r7, [r5, #0]
 800a074:	2000      	movs	r0, #0
 800a076:	e01e      	b.n	800a0b6 <__sflush_r+0xfe>
 800a078:	690f      	ldr	r7, [r1, #16]
 800a07a:	2f00      	cmp	r7, #0
 800a07c:	d0fa      	beq.n	800a074 <__sflush_r+0xbc>
 800a07e:	0783      	lsls	r3, r0, #30
 800a080:	680e      	ldr	r6, [r1, #0]
 800a082:	bf08      	it	eq
 800a084:	694b      	ldreq	r3, [r1, #20]
 800a086:	600f      	str	r7, [r1, #0]
 800a088:	bf18      	it	ne
 800a08a:	2300      	movne	r3, #0
 800a08c:	eba6 0807 	sub.w	r8, r6, r7
 800a090:	608b      	str	r3, [r1, #8]
 800a092:	f1b8 0f00 	cmp.w	r8, #0
 800a096:	dded      	ble.n	800a074 <__sflush_r+0xbc>
 800a098:	69e1      	ldr	r1, [r4, #28]
 800a09a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800a09c:	4643      	mov	r3, r8
 800a09e:	463a      	mov	r2, r7
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	47b0      	blx	r6
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	dc08      	bgt.n	800a0ba <__sflush_r+0x102>
 800a0a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0b0:	81a3      	strh	r3, [r4, #12]
 800a0b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0ba:	4407      	add	r7, r0
 800a0bc:	eba8 0800 	sub.w	r8, r8, r0
 800a0c0:	e7e7      	b.n	800a092 <__sflush_r+0xda>
 800a0c2:	bf00      	nop
 800a0c4:	20400001 	.word	0x20400001

0800a0c8 <_fflush_r>:
 800a0c8:	b538      	push	{r3, r4, r5, lr}
 800a0ca:	460c      	mov	r4, r1
 800a0cc:	4605      	mov	r5, r0
 800a0ce:	b118      	cbz	r0, 800a0d8 <_fflush_r+0x10>
 800a0d0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a0d2:	b90b      	cbnz	r3, 800a0d8 <_fflush_r+0x10>
 800a0d4:	f7fe f87c 	bl	80081d0 <__sinit>
 800a0d8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a0dc:	b1b8      	cbz	r0, 800a10e <_fflush_r+0x46>
 800a0de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0e0:	07db      	lsls	r3, r3, #31
 800a0e2:	d404      	bmi.n	800a0ee <_fflush_r+0x26>
 800a0e4:	0581      	lsls	r1, r0, #22
 800a0e6:	d402      	bmi.n	800a0ee <_fflush_r+0x26>
 800a0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ea:	f7fe f9a1 	bl	8008430 <__retarget_lock_acquire_recursive>
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	f7ff ff61 	bl	8009fb8 <__sflush_r>
 800a0f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0f8:	07da      	lsls	r2, r3, #31
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	d405      	bmi.n	800a10a <_fflush_r+0x42>
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	059b      	lsls	r3, r3, #22
 800a102:	d402      	bmi.n	800a10a <_fflush_r+0x42>
 800a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a106:	f7fe f994 	bl	8008432 <__retarget_lock_release_recursive>
 800a10a:	4628      	mov	r0, r5
 800a10c:	bd38      	pop	{r3, r4, r5, pc}
 800a10e:	4605      	mov	r5, r0
 800a110:	e7fb      	b.n	800a10a <_fflush_r+0x42>

0800a112 <strncpy>:
 800a112:	b510      	push	{r4, lr}
 800a114:	3901      	subs	r1, #1
 800a116:	4603      	mov	r3, r0
 800a118:	b132      	cbz	r2, 800a128 <strncpy+0x16>
 800a11a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a11e:	f803 4b01 	strb.w	r4, [r3], #1
 800a122:	3a01      	subs	r2, #1
 800a124:	2c00      	cmp	r4, #0
 800a126:	d1f7      	bne.n	800a118 <strncpy+0x6>
 800a128:	441a      	add	r2, r3
 800a12a:	2100      	movs	r1, #0
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d100      	bne.n	800a132 <strncpy+0x20>
 800a130:	bd10      	pop	{r4, pc}
 800a132:	f803 1b01 	strb.w	r1, [r3], #1
 800a136:	e7f9      	b.n	800a12c <strncpy+0x1a>

0800a138 <_localeconv_r>:
 800a138:	4800      	ldr	r0, [pc, #0]	@ (800a13c <_localeconv_r+0x4>)
 800a13a:	4770      	bx	lr
 800a13c:	2000070c 	.word	0x2000070c

0800a140 <_sbrk_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4d06      	ldr	r5, [pc, #24]	@ (800a15c <_sbrk_r+0x1c>)
 800a144:	2300      	movs	r3, #0
 800a146:	4604      	mov	r4, r0
 800a148:	4608      	mov	r0, r1
 800a14a:	602b      	str	r3, [r5, #0]
 800a14c:	f7f7 fa1e 	bl	800158c <_sbrk>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d102      	bne.n	800a15a <_sbrk_r+0x1a>
 800a154:	682b      	ldr	r3, [r5, #0]
 800a156:	b103      	cbz	r3, 800a15a <_sbrk_r+0x1a>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	20000af0 	.word	0x20000af0

0800a160 <__libc_fini_array>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	4d07      	ldr	r5, [pc, #28]	@ (800a180 <__libc_fini_array+0x20>)
 800a164:	4c07      	ldr	r4, [pc, #28]	@ (800a184 <__libc_fini_array+0x24>)
 800a166:	1b64      	subs	r4, r4, r5
 800a168:	10a4      	asrs	r4, r4, #2
 800a16a:	b91c      	cbnz	r4, 800a174 <__libc_fini_array+0x14>
 800a16c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a170:	f002 bbf6 	b.w	800c960 <_fini>
 800a174:	3c01      	subs	r4, #1
 800a176:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a17a:	4798      	blx	r3
 800a17c:	e7f5      	b.n	800a16a <__libc_fini_array+0xa>
 800a17e:	bf00      	nop
 800a180:	0800ce9c 	.word	0x0800ce9c
 800a184:	0800cea0 	.word	0x0800cea0

0800a188 <sysconf>:
 800a188:	2808      	cmp	r0, #8
 800a18a:	b508      	push	{r3, lr}
 800a18c:	d006      	beq.n	800a19c <sysconf+0x14>
 800a18e:	f7fe f923 	bl	80083d8 <__errno>
 800a192:	2316      	movs	r3, #22
 800a194:	6003      	str	r3, [r0, #0]
 800a196:	f04f 30ff 	mov.w	r0, #4294967295
 800a19a:	bd08      	pop	{r3, pc}
 800a19c:	2080      	movs	r0, #128	@ 0x80
 800a19e:	e7fc      	b.n	800a19a <sysconf+0x12>

0800a1a0 <frexp>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	2100      	movs	r1, #0
 800a1a4:	ec55 4b10 	vmov	r4, r5, d0
 800a1a8:	6001      	str	r1, [r0, #0]
 800a1aa:	4914      	ldr	r1, [pc, #80]	@ (800a1fc <frexp+0x5c>)
 800a1ac:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a1b0:	428b      	cmp	r3, r1
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	462a      	mov	r2, r5
 800a1b6:	d81e      	bhi.n	800a1f6 <frexp+0x56>
 800a1b8:	4621      	mov	r1, r4
 800a1ba:	4319      	orrs	r1, r3
 800a1bc:	d01b      	beq.n	800a1f6 <frexp+0x56>
 800a1be:	4910      	ldr	r1, [pc, #64]	@ (800a200 <frexp+0x60>)
 800a1c0:	4029      	ands	r1, r5
 800a1c2:	b961      	cbnz	r1, 800a1de <frexp+0x3e>
 800a1c4:	4b0f      	ldr	r3, [pc, #60]	@ (800a204 <frexp+0x64>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	f7f6 fa14 	bl	80005f8 <__aeabi_dmul>
 800a1d0:	460a      	mov	r2, r1
 800a1d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1d6:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800a1da:	4604      	mov	r4, r0
 800a1dc:	6031      	str	r1, [r6, #0]
 800a1de:	6831      	ldr	r1, [r6, #0]
 800a1e0:	151b      	asrs	r3, r3, #20
 800a1e2:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a1e6:	f36f 521e 	bfc	r2, #20, #11
 800a1ea:	4419      	add	r1, r3
 800a1ec:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a1f0:	6031      	str	r1, [r6, #0]
 800a1f2:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800a1f6:	ec45 4b10 	vmov	d0, r4, r5
 800a1fa:	bd70      	pop	{r4, r5, r6, pc}
 800a1fc:	7fefffff 	.word	0x7fefffff
 800a200:	7ff00000 	.word	0x7ff00000
 800a204:	43500000 	.word	0x43500000

0800a208 <__register_exitproc>:
 800a208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a20c:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800a284 <__register_exitproc+0x7c>
 800a210:	4606      	mov	r6, r0
 800a212:	f8da 0000 	ldr.w	r0, [sl]
 800a216:	4698      	mov	r8, r3
 800a218:	460f      	mov	r7, r1
 800a21a:	4691      	mov	r9, r2
 800a21c:	f7fe f908 	bl	8008430 <__retarget_lock_acquire_recursive>
 800a220:	4b16      	ldr	r3, [pc, #88]	@ (800a27c <__register_exitproc+0x74>)
 800a222:	681c      	ldr	r4, [r3, #0]
 800a224:	b90c      	cbnz	r4, 800a22a <__register_exitproc+0x22>
 800a226:	4c16      	ldr	r4, [pc, #88]	@ (800a280 <__register_exitproc+0x78>)
 800a228:	601c      	str	r4, [r3, #0]
 800a22a:	6865      	ldr	r5, [r4, #4]
 800a22c:	f8da 0000 	ldr.w	r0, [sl]
 800a230:	2d1f      	cmp	r5, #31
 800a232:	dd05      	ble.n	800a240 <__register_exitproc+0x38>
 800a234:	f7fe f8fd 	bl	8008432 <__retarget_lock_release_recursive>
 800a238:	f04f 30ff 	mov.w	r0, #4294967295
 800a23c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a240:	b19e      	cbz	r6, 800a26a <__register_exitproc+0x62>
 800a242:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800a246:	2201      	movs	r2, #1
 800a248:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800a24c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800a250:	40aa      	lsls	r2, r5
 800a252:	4313      	orrs	r3, r2
 800a254:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800a258:	2e02      	cmp	r6, #2
 800a25a:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800a25e:	bf02      	ittt	eq
 800a260:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800a264:	4313      	orreq	r3, r2
 800a266:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800a26a:	1c6b      	adds	r3, r5, #1
 800a26c:	3502      	adds	r5, #2
 800a26e:	6063      	str	r3, [r4, #4]
 800a270:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800a274:	f7fe f8dd 	bl	8008432 <__retarget_lock_release_recursive>
 800a278:	2000      	movs	r0, #0
 800a27a:	e7df      	b.n	800a23c <__register_exitproc+0x34>
 800a27c:	20000af8 	.word	0x20000af8
 800a280:	20000b30 	.word	0x20000b30
 800a284:	20000208 	.word	0x20000208

0800a288 <quorem>:
 800a288:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28c:	6903      	ldr	r3, [r0, #16]
 800a28e:	690c      	ldr	r4, [r1, #16]
 800a290:	42a3      	cmp	r3, r4
 800a292:	4607      	mov	r7, r0
 800a294:	db7e      	blt.n	800a394 <quorem+0x10c>
 800a296:	3c01      	subs	r4, #1
 800a298:	f101 0814 	add.w	r8, r1, #20
 800a29c:	00a3      	lsls	r3, r4, #2
 800a29e:	f100 0514 	add.w	r5, r0, #20
 800a2a2:	9300      	str	r3, [sp, #0]
 800a2a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2a8:	9301      	str	r3, [sp, #4]
 800a2aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2ba:	fbb2 f6f3 	udiv	r6, r2, r3
 800a2be:	d32e      	bcc.n	800a31e <quorem+0x96>
 800a2c0:	f04f 0a00 	mov.w	sl, #0
 800a2c4:	46c4      	mov	ip, r8
 800a2c6:	46ae      	mov	lr, r5
 800a2c8:	46d3      	mov	fp, sl
 800a2ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a2ce:	b298      	uxth	r0, r3
 800a2d0:	fb06 a000 	mla	r0, r6, r0, sl
 800a2d4:	0c02      	lsrs	r2, r0, #16
 800a2d6:	0c1b      	lsrs	r3, r3, #16
 800a2d8:	fb06 2303 	mla	r3, r6, r3, r2
 800a2dc:	f8de 2000 	ldr.w	r2, [lr]
 800a2e0:	b280      	uxth	r0, r0
 800a2e2:	b292      	uxth	r2, r2
 800a2e4:	1a12      	subs	r2, r2, r0
 800a2e6:	445a      	add	r2, fp
 800a2e8:	f8de 0000 	ldr.w	r0, [lr]
 800a2ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a2f6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a2fa:	b292      	uxth	r2, r2
 800a2fc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a300:	45e1      	cmp	r9, ip
 800a302:	f84e 2b04 	str.w	r2, [lr], #4
 800a306:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a30a:	d2de      	bcs.n	800a2ca <quorem+0x42>
 800a30c:	9b00      	ldr	r3, [sp, #0]
 800a30e:	58eb      	ldr	r3, [r5, r3]
 800a310:	b92b      	cbnz	r3, 800a31e <quorem+0x96>
 800a312:	9b01      	ldr	r3, [sp, #4]
 800a314:	3b04      	subs	r3, #4
 800a316:	429d      	cmp	r5, r3
 800a318:	461a      	mov	r2, r3
 800a31a:	d32f      	bcc.n	800a37c <quorem+0xf4>
 800a31c:	613c      	str	r4, [r7, #16]
 800a31e:	4638      	mov	r0, r7
 800a320:	f001 f814 	bl	800b34c <__mcmp>
 800a324:	2800      	cmp	r0, #0
 800a326:	db25      	blt.n	800a374 <quorem+0xec>
 800a328:	4629      	mov	r1, r5
 800a32a:	2000      	movs	r0, #0
 800a32c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a330:	f8d1 c000 	ldr.w	ip, [r1]
 800a334:	fa1f fe82 	uxth.w	lr, r2
 800a338:	fa1f f38c 	uxth.w	r3, ip
 800a33c:	eba3 030e 	sub.w	r3, r3, lr
 800a340:	4403      	add	r3, r0
 800a342:	0c12      	lsrs	r2, r2, #16
 800a344:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a348:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a352:	45c1      	cmp	r9, r8
 800a354:	f841 3b04 	str.w	r3, [r1], #4
 800a358:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a35c:	d2e6      	bcs.n	800a32c <quorem+0xa4>
 800a35e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a362:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a366:	b922      	cbnz	r2, 800a372 <quorem+0xea>
 800a368:	3b04      	subs	r3, #4
 800a36a:	429d      	cmp	r5, r3
 800a36c:	461a      	mov	r2, r3
 800a36e:	d30b      	bcc.n	800a388 <quorem+0x100>
 800a370:	613c      	str	r4, [r7, #16]
 800a372:	3601      	adds	r6, #1
 800a374:	4630      	mov	r0, r6
 800a376:	b003      	add	sp, #12
 800a378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37c:	6812      	ldr	r2, [r2, #0]
 800a37e:	3b04      	subs	r3, #4
 800a380:	2a00      	cmp	r2, #0
 800a382:	d1cb      	bne.n	800a31c <quorem+0x94>
 800a384:	3c01      	subs	r4, #1
 800a386:	e7c6      	b.n	800a316 <quorem+0x8e>
 800a388:	6812      	ldr	r2, [r2, #0]
 800a38a:	3b04      	subs	r3, #4
 800a38c:	2a00      	cmp	r2, #0
 800a38e:	d1ef      	bne.n	800a370 <quorem+0xe8>
 800a390:	3c01      	subs	r4, #1
 800a392:	e7ea      	b.n	800a36a <quorem+0xe2>
 800a394:	2000      	movs	r0, #0
 800a396:	e7ee      	b.n	800a376 <quorem+0xee>

0800a398 <_dtoa_r>:
 800a398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39c:	b097      	sub	sp, #92	@ 0x5c
 800a39e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a3a2:	9107      	str	r1, [sp, #28]
 800a3a4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800a3a6:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a3a8:	920c      	str	r2, [sp, #48]	@ 0x30
 800a3aa:	ec55 4b10 	vmov	r4, r5, d0
 800a3ae:	4681      	mov	r9, r0
 800a3b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3b2:	b149      	cbz	r1, 800a3c8 <_dtoa_r+0x30>
 800a3b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a3b6:	604a      	str	r2, [r1, #4]
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	4093      	lsls	r3, r2
 800a3bc:	608b      	str	r3, [r1, #8]
 800a3be:	f000 fdc6 	bl	800af4e <_Bfree>
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 800a3c8:	1e2b      	subs	r3, r5, #0
 800a3ca:	bfb9      	ittee	lt
 800a3cc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a3d0:	9305      	strlt	r3, [sp, #20]
 800a3d2:	2300      	movge	r3, #0
 800a3d4:	6033      	strge	r3, [r6, #0]
 800a3d6:	9f05      	ldr	r7, [sp, #20]
 800a3d8:	4b99      	ldr	r3, [pc, #612]	@ (800a640 <_dtoa_r+0x2a8>)
 800a3da:	bfbc      	itt	lt
 800a3dc:	2201      	movlt	r2, #1
 800a3de:	6032      	strlt	r2, [r6, #0]
 800a3e0:	43bb      	bics	r3, r7
 800a3e2:	d114      	bne.n	800a40e <_dtoa_r+0x76>
 800a3e4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a3e6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a3ea:	6013      	str	r3, [r2, #0]
 800a3ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a3f0:	4323      	orrs	r3, r4
 800a3f2:	f000 8557 	beq.w	800aea4 <_dtoa_r+0xb0c>
 800a3f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a3f8:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a658 <_dtoa_r+0x2c0>
 800a3fc:	b11b      	cbz	r3, 800a406 <_dtoa_r+0x6e>
 800a3fe:	f10a 0303 	add.w	r3, sl, #3
 800a402:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a404:	6013      	str	r3, [r2, #0]
 800a406:	4650      	mov	r0, sl
 800a408:	b017      	add	sp, #92	@ 0x5c
 800a40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a40e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a412:	2200      	movs	r2, #0
 800a414:	ec51 0b17 	vmov	r0, r1, d7
 800a418:	2300      	movs	r3, #0
 800a41a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a41e:	f7f6 fb53 	bl	8000ac8 <__aeabi_dcmpeq>
 800a422:	4680      	mov	r8, r0
 800a424:	b150      	cbz	r0, 800a43c <_dtoa_r+0xa4>
 800a426:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a428:	2301      	movs	r3, #1
 800a42a:	6013      	str	r3, [r2, #0]
 800a42c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a42e:	b113      	cbz	r3, 800a436 <_dtoa_r+0x9e>
 800a430:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a432:	4b84      	ldr	r3, [pc, #528]	@ (800a644 <_dtoa_r+0x2ac>)
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a65c <_dtoa_r+0x2c4>
 800a43a:	e7e4      	b.n	800a406 <_dtoa_r+0x6e>
 800a43c:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a440:	aa14      	add	r2, sp, #80	@ 0x50
 800a442:	a915      	add	r1, sp, #84	@ 0x54
 800a444:	4648      	mov	r0, r9
 800a446:	f001 f831 	bl	800b4ac <__d2b>
 800a44a:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a44e:	9002      	str	r0, [sp, #8]
 800a450:	2e00      	cmp	r6, #0
 800a452:	d078      	beq.n	800a546 <_dtoa_r+0x1ae>
 800a454:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a456:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a45a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a45e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a462:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a466:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a46a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a46e:	4619      	mov	r1, r3
 800a470:	2200      	movs	r2, #0
 800a472:	4b75      	ldr	r3, [pc, #468]	@ (800a648 <_dtoa_r+0x2b0>)
 800a474:	f7f5 ff08 	bl	8000288 <__aeabi_dsub>
 800a478:	a36b      	add	r3, pc, #428	@ (adr r3, 800a628 <_dtoa_r+0x290>)
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	f7f6 f8bb 	bl	80005f8 <__aeabi_dmul>
 800a482:	a36b      	add	r3, pc, #428	@ (adr r3, 800a630 <_dtoa_r+0x298>)
 800a484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a488:	f7f5 ff00 	bl	800028c <__adddf3>
 800a48c:	4604      	mov	r4, r0
 800a48e:	4630      	mov	r0, r6
 800a490:	460d      	mov	r5, r1
 800a492:	f7f6 f847 	bl	8000524 <__aeabi_i2d>
 800a496:	a368      	add	r3, pc, #416	@ (adr r3, 800a638 <_dtoa_r+0x2a0>)
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	f7f6 f8ac 	bl	80005f8 <__aeabi_dmul>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	f7f5 fef0 	bl	800028c <__adddf3>
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	460d      	mov	r5, r1
 800a4b0:	f7f6 fb52 	bl	8000b58 <__aeabi_d2iz>
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	4607      	mov	r7, r0
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7f6 fb0d 	bl	8000adc <__aeabi_dcmplt>
 800a4c2:	b140      	cbz	r0, 800a4d6 <_dtoa_r+0x13e>
 800a4c4:	4638      	mov	r0, r7
 800a4c6:	f7f6 f82d 	bl	8000524 <__aeabi_i2d>
 800a4ca:	4622      	mov	r2, r4
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	f7f6 fafb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4d2:	b900      	cbnz	r0, 800a4d6 <_dtoa_r+0x13e>
 800a4d4:	3f01      	subs	r7, #1
 800a4d6:	2f16      	cmp	r7, #22
 800a4d8:	d852      	bhi.n	800a580 <_dtoa_r+0x1e8>
 800a4da:	4b5c      	ldr	r3, [pc, #368]	@ (800a64c <_dtoa_r+0x2b4>)
 800a4dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4e8:	f7f6 faf8 	bl	8000adc <__aeabi_dcmplt>
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d049      	beq.n	800a584 <_dtoa_r+0x1ec>
 800a4f0:	3f01      	subs	r7, #1
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	9310      	str	r3, [sp, #64]	@ 0x40
 800a4f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a4f8:	1b9b      	subs	r3, r3, r6
 800a4fa:	1e5a      	subs	r2, r3, #1
 800a4fc:	bf45      	ittet	mi
 800a4fe:	f1c3 0301 	rsbmi	r3, r3, #1
 800a502:	9300      	strmi	r3, [sp, #0]
 800a504:	2300      	movpl	r3, #0
 800a506:	2300      	movmi	r3, #0
 800a508:	9206      	str	r2, [sp, #24]
 800a50a:	bf54      	ite	pl
 800a50c:	9300      	strpl	r3, [sp, #0]
 800a50e:	9306      	strmi	r3, [sp, #24]
 800a510:	2f00      	cmp	r7, #0
 800a512:	db39      	blt.n	800a588 <_dtoa_r+0x1f0>
 800a514:	9b06      	ldr	r3, [sp, #24]
 800a516:	970d      	str	r7, [sp, #52]	@ 0x34
 800a518:	443b      	add	r3, r7
 800a51a:	9306      	str	r3, [sp, #24]
 800a51c:	2300      	movs	r3, #0
 800a51e:	9308      	str	r3, [sp, #32]
 800a520:	9b07      	ldr	r3, [sp, #28]
 800a522:	2b09      	cmp	r3, #9
 800a524:	d864      	bhi.n	800a5f0 <_dtoa_r+0x258>
 800a526:	2b05      	cmp	r3, #5
 800a528:	bfc4      	itt	gt
 800a52a:	3b04      	subgt	r3, #4
 800a52c:	9307      	strgt	r3, [sp, #28]
 800a52e:	9b07      	ldr	r3, [sp, #28]
 800a530:	f1a3 0302 	sub.w	r3, r3, #2
 800a534:	bfcc      	ite	gt
 800a536:	2400      	movgt	r4, #0
 800a538:	2401      	movle	r4, #1
 800a53a:	2b03      	cmp	r3, #3
 800a53c:	d864      	bhi.n	800a608 <_dtoa_r+0x270>
 800a53e:	e8df f003 	tbb	[pc, r3]
 800a542:	5553      	.short	0x5553
 800a544:	2b37      	.short	0x2b37
 800a546:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a54a:	441e      	add	r6, r3
 800a54c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a550:	2b20      	cmp	r3, #32
 800a552:	bfc1      	itttt	gt
 800a554:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a558:	409f      	lslgt	r7, r3
 800a55a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a55e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a562:	bfd6      	itet	le
 800a564:	f1c3 0320 	rsble	r3, r3, #32
 800a568:	ea47 0003 	orrgt.w	r0, r7, r3
 800a56c:	fa04 f003 	lslle.w	r0, r4, r3
 800a570:	f7f5 ffc8 	bl	8000504 <__aeabi_ui2d>
 800a574:	2201      	movs	r2, #1
 800a576:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a57a:	3e01      	subs	r6, #1
 800a57c:	9212      	str	r2, [sp, #72]	@ 0x48
 800a57e:	e776      	b.n	800a46e <_dtoa_r+0xd6>
 800a580:	2301      	movs	r3, #1
 800a582:	e7b7      	b.n	800a4f4 <_dtoa_r+0x15c>
 800a584:	9010      	str	r0, [sp, #64]	@ 0x40
 800a586:	e7b6      	b.n	800a4f6 <_dtoa_r+0x15e>
 800a588:	9b00      	ldr	r3, [sp, #0]
 800a58a:	1bdb      	subs	r3, r3, r7
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	427b      	negs	r3, r7
 800a590:	9308      	str	r3, [sp, #32]
 800a592:	2300      	movs	r3, #0
 800a594:	930d      	str	r3, [sp, #52]	@ 0x34
 800a596:	e7c3      	b.n	800a520 <_dtoa_r+0x188>
 800a598:	2301      	movs	r3, #1
 800a59a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a59c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a59e:	eb07 0b03 	add.w	fp, r7, r3
 800a5a2:	f10b 0301 	add.w	r3, fp, #1
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	9303      	str	r3, [sp, #12]
 800a5aa:	bfb8      	it	lt
 800a5ac:	2301      	movlt	r3, #1
 800a5ae:	e006      	b.n	800a5be <_dtoa_r+0x226>
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	dd29      	ble.n	800a60e <_dtoa_r+0x276>
 800a5ba:	469b      	mov	fp, r3
 800a5bc:	9303      	str	r3, [sp, #12]
 800a5be:	2100      	movs	r1, #0
 800a5c0:	2204      	movs	r2, #4
 800a5c2:	f102 0014 	add.w	r0, r2, #20
 800a5c6:	4298      	cmp	r0, r3
 800a5c8:	d929      	bls.n	800a61e <_dtoa_r+0x286>
 800a5ca:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 800a5ce:	4648      	mov	r0, r9
 800a5d0:	f000 fc98 	bl	800af04 <_Balloc>
 800a5d4:	4682      	mov	sl, r0
 800a5d6:	2800      	cmp	r0, #0
 800a5d8:	d142      	bne.n	800a660 <_dtoa_r+0x2c8>
 800a5da:	4b1d      	ldr	r3, [pc, #116]	@ (800a650 <_dtoa_r+0x2b8>)
 800a5dc:	4602      	mov	r2, r0
 800a5de:	f240 11af 	movw	r1, #431	@ 0x1af
 800a5e2:	481c      	ldr	r0, [pc, #112]	@ (800a654 <_dtoa_r+0x2bc>)
 800a5e4:	f001 f83e 	bl	800b664 <__assert_func>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	e7e2      	b.n	800a5b2 <_dtoa_r+0x21a>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	e7d4      	b.n	800a59a <_dtoa_r+0x202>
 800a5f0:	2401      	movs	r4, #1
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	9307      	str	r3, [sp, #28]
 800a5f6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a5f8:	f04f 3bff 	mov.w	fp, #4294967295
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f8cd b00c 	str.w	fp, [sp, #12]
 800a602:	2312      	movs	r3, #18
 800a604:	920c      	str	r2, [sp, #48]	@ 0x30
 800a606:	e7da      	b.n	800a5be <_dtoa_r+0x226>
 800a608:	2301      	movs	r3, #1
 800a60a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a60c:	e7f4      	b.n	800a5f8 <_dtoa_r+0x260>
 800a60e:	f04f 0b01 	mov.w	fp, #1
 800a612:	f8cd b00c 	str.w	fp, [sp, #12]
 800a616:	465b      	mov	r3, fp
 800a618:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a61c:	e7cf      	b.n	800a5be <_dtoa_r+0x226>
 800a61e:	3101      	adds	r1, #1
 800a620:	0052      	lsls	r2, r2, #1
 800a622:	e7ce      	b.n	800a5c2 <_dtoa_r+0x22a>
 800a624:	f3af 8000 	nop.w
 800a628:	636f4361 	.word	0x636f4361
 800a62c:	3fd287a7 	.word	0x3fd287a7
 800a630:	8b60c8b3 	.word	0x8b60c8b3
 800a634:	3fc68a28 	.word	0x3fc68a28
 800a638:	509f79fb 	.word	0x509f79fb
 800a63c:	3fd34413 	.word	0x3fd34413
 800a640:	7ff00000 	.word	0x7ff00000
 800a644:	0800cb2f 	.word	0x0800cb2f
 800a648:	3ff80000 	.word	0x3ff80000
 800a64c:	0800cca0 	.word	0x0800cca0
 800a650:	0800cb3d 	.word	0x0800cb3d
 800a654:	0800cb4e 	.word	0x0800cb4e
 800a658:	0800cb39 	.word	0x0800cb39
 800a65c:	0800cb2e 	.word	0x0800cb2e
 800a660:	9b03      	ldr	r3, [sp, #12]
 800a662:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 800a666:	2b0e      	cmp	r3, #14
 800a668:	f200 80a1 	bhi.w	800a7ae <_dtoa_r+0x416>
 800a66c:	2c00      	cmp	r4, #0
 800a66e:	f000 809e 	beq.w	800a7ae <_dtoa_r+0x416>
 800a672:	2f00      	cmp	r7, #0
 800a674:	dd33      	ble.n	800a6de <_dtoa_r+0x346>
 800a676:	4b9c      	ldr	r3, [pc, #624]	@ (800a8e8 <_dtoa_r+0x550>)
 800a678:	f007 020f 	and.w	r2, r7, #15
 800a67c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a680:	ed93 7b00 	vldr	d7, [r3]
 800a684:	05f8      	lsls	r0, r7, #23
 800a686:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a68a:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a68e:	d516      	bpl.n	800a6be <_dtoa_r+0x326>
 800a690:	4b96      	ldr	r3, [pc, #600]	@ (800a8ec <_dtoa_r+0x554>)
 800a692:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a696:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a69a:	f7f6 f8d7 	bl	800084c <__aeabi_ddiv>
 800a69e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6a2:	f004 040f 	and.w	r4, r4, #15
 800a6a6:	2603      	movs	r6, #3
 800a6a8:	4d90      	ldr	r5, [pc, #576]	@ (800a8ec <_dtoa_r+0x554>)
 800a6aa:	b954      	cbnz	r4, 800a6c2 <_dtoa_r+0x32a>
 800a6ac:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a6b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6b4:	f7f6 f8ca 	bl	800084c <__aeabi_ddiv>
 800a6b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6bc:	e028      	b.n	800a710 <_dtoa_r+0x378>
 800a6be:	2602      	movs	r6, #2
 800a6c0:	e7f2      	b.n	800a6a8 <_dtoa_r+0x310>
 800a6c2:	07e1      	lsls	r1, r4, #31
 800a6c4:	d508      	bpl.n	800a6d8 <_dtoa_r+0x340>
 800a6c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a6ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a6ce:	f7f5 ff93 	bl	80005f8 <__aeabi_dmul>
 800a6d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a6d6:	3601      	adds	r6, #1
 800a6d8:	1064      	asrs	r4, r4, #1
 800a6da:	3508      	adds	r5, #8
 800a6dc:	e7e5      	b.n	800a6aa <_dtoa_r+0x312>
 800a6de:	f000 80af 	beq.w	800a840 <_dtoa_r+0x4a8>
 800a6e2:	427c      	negs	r4, r7
 800a6e4:	4b80      	ldr	r3, [pc, #512]	@ (800a8e8 <_dtoa_r+0x550>)
 800a6e6:	4d81      	ldr	r5, [pc, #516]	@ (800a8ec <_dtoa_r+0x554>)
 800a6e8:	f004 020f 	and.w	r2, r4, #15
 800a6ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a6f8:	f7f5 ff7e 	bl	80005f8 <__aeabi_dmul>
 800a6fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a700:	1124      	asrs	r4, r4, #4
 800a702:	2300      	movs	r3, #0
 800a704:	2602      	movs	r6, #2
 800a706:	2c00      	cmp	r4, #0
 800a708:	f040 808f 	bne.w	800a82a <_dtoa_r+0x492>
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d1d3      	bne.n	800a6b8 <_dtoa_r+0x320>
 800a710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a712:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a716:	2b00      	cmp	r3, #0
 800a718:	f000 8094 	beq.w	800a844 <_dtoa_r+0x4ac>
 800a71c:	4b74      	ldr	r3, [pc, #464]	@ (800a8f0 <_dtoa_r+0x558>)
 800a71e:	2200      	movs	r2, #0
 800a720:	4620      	mov	r0, r4
 800a722:	4629      	mov	r1, r5
 800a724:	f7f6 f9da 	bl	8000adc <__aeabi_dcmplt>
 800a728:	2800      	cmp	r0, #0
 800a72a:	f000 808b 	beq.w	800a844 <_dtoa_r+0x4ac>
 800a72e:	9b03      	ldr	r3, [sp, #12]
 800a730:	2b00      	cmp	r3, #0
 800a732:	f000 8087 	beq.w	800a844 <_dtoa_r+0x4ac>
 800a736:	f1bb 0f00 	cmp.w	fp, #0
 800a73a:	dd34      	ble.n	800a7a6 <_dtoa_r+0x40e>
 800a73c:	4620      	mov	r0, r4
 800a73e:	4b6d      	ldr	r3, [pc, #436]	@ (800a8f4 <_dtoa_r+0x55c>)
 800a740:	2200      	movs	r2, #0
 800a742:	4629      	mov	r1, r5
 800a744:	f7f5 ff58 	bl	80005f8 <__aeabi_dmul>
 800a748:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a74c:	f107 38ff 	add.w	r8, r7, #4294967295
 800a750:	3601      	adds	r6, #1
 800a752:	465c      	mov	r4, fp
 800a754:	4630      	mov	r0, r6
 800a756:	f7f5 fee5 	bl	8000524 <__aeabi_i2d>
 800a75a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a75e:	f7f5 ff4b 	bl	80005f8 <__aeabi_dmul>
 800a762:	4b65      	ldr	r3, [pc, #404]	@ (800a8f8 <_dtoa_r+0x560>)
 800a764:	2200      	movs	r2, #0
 800a766:	f7f5 fd91 	bl	800028c <__adddf3>
 800a76a:	4605      	mov	r5, r0
 800a76c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a770:	2c00      	cmp	r4, #0
 800a772:	d16a      	bne.n	800a84a <_dtoa_r+0x4b2>
 800a774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a778:	4b60      	ldr	r3, [pc, #384]	@ (800a8fc <_dtoa_r+0x564>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	f7f5 fd84 	bl	8000288 <__aeabi_dsub>
 800a780:	4602      	mov	r2, r0
 800a782:	460b      	mov	r3, r1
 800a784:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a788:	462a      	mov	r2, r5
 800a78a:	4633      	mov	r3, r6
 800a78c:	f7f6 f9c4 	bl	8000b18 <__aeabi_dcmpgt>
 800a790:	2800      	cmp	r0, #0
 800a792:	f040 8297 	bne.w	800acc4 <_dtoa_r+0x92c>
 800a796:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a79a:	462a      	mov	r2, r5
 800a79c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a7a0:	f7f6 f99c 	bl	8000adc <__aeabi_dcmplt>
 800a7a4:	bb38      	cbnz	r0, 800a7f6 <_dtoa_r+0x45e>
 800a7a6:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a7aa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a7ae:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f2c0 8156 	blt.w	800aa62 <_dtoa_r+0x6ca>
 800a7b6:	2f0e      	cmp	r7, #14
 800a7b8:	f300 8153 	bgt.w	800aa62 <_dtoa_r+0x6ca>
 800a7bc:	4b4a      	ldr	r3, [pc, #296]	@ (800a8e8 <_dtoa_r+0x550>)
 800a7be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7c2:	ed93 7b00 	vldr	d7, [r3]
 800a7c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	ed8d 7b00 	vstr	d7, [sp]
 800a7ce:	f280 80e4 	bge.w	800a99a <_dtoa_r+0x602>
 800a7d2:	9b03      	ldr	r3, [sp, #12]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	f300 80e0 	bgt.w	800a99a <_dtoa_r+0x602>
 800a7da:	d10c      	bne.n	800a7f6 <_dtoa_r+0x45e>
 800a7dc:	4b47      	ldr	r3, [pc, #284]	@ (800a8fc <_dtoa_r+0x564>)
 800a7de:	2200      	movs	r2, #0
 800a7e0:	ec51 0b17 	vmov	r0, r1, d7
 800a7e4:	f7f5 ff08 	bl	80005f8 <__aeabi_dmul>
 800a7e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7ec:	f7f6 f98a 	bl	8000b04 <__aeabi_dcmpge>
 800a7f0:	2800      	cmp	r0, #0
 800a7f2:	f000 8265 	beq.w	800acc0 <_dtoa_r+0x928>
 800a7f6:	2400      	movs	r4, #0
 800a7f8:	4625      	mov	r5, r4
 800a7fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7fc:	4656      	mov	r6, sl
 800a7fe:	ea6f 0803 	mvn.w	r8, r3
 800a802:	2700      	movs	r7, #0
 800a804:	4621      	mov	r1, r4
 800a806:	4648      	mov	r0, r9
 800a808:	f000 fba1 	bl	800af4e <_Bfree>
 800a80c:	2d00      	cmp	r5, #0
 800a80e:	f000 80bc 	beq.w	800a98a <_dtoa_r+0x5f2>
 800a812:	b12f      	cbz	r7, 800a820 <_dtoa_r+0x488>
 800a814:	42af      	cmp	r7, r5
 800a816:	d003      	beq.n	800a820 <_dtoa_r+0x488>
 800a818:	4639      	mov	r1, r7
 800a81a:	4648      	mov	r0, r9
 800a81c:	f000 fb97 	bl	800af4e <_Bfree>
 800a820:	4629      	mov	r1, r5
 800a822:	4648      	mov	r0, r9
 800a824:	f000 fb93 	bl	800af4e <_Bfree>
 800a828:	e0af      	b.n	800a98a <_dtoa_r+0x5f2>
 800a82a:	07e2      	lsls	r2, r4, #31
 800a82c:	d505      	bpl.n	800a83a <_dtoa_r+0x4a2>
 800a82e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a832:	f7f5 fee1 	bl	80005f8 <__aeabi_dmul>
 800a836:	3601      	adds	r6, #1
 800a838:	2301      	movs	r3, #1
 800a83a:	1064      	asrs	r4, r4, #1
 800a83c:	3508      	adds	r5, #8
 800a83e:	e762      	b.n	800a706 <_dtoa_r+0x36e>
 800a840:	2602      	movs	r6, #2
 800a842:	e765      	b.n	800a710 <_dtoa_r+0x378>
 800a844:	9c03      	ldr	r4, [sp, #12]
 800a846:	46b8      	mov	r8, r7
 800a848:	e784      	b.n	800a754 <_dtoa_r+0x3bc>
 800a84a:	4b27      	ldr	r3, [pc, #156]	@ (800a8e8 <_dtoa_r+0x550>)
 800a84c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a84e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a852:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a856:	4454      	add	r4, sl
 800a858:	2900      	cmp	r1, #0
 800a85a:	d053      	beq.n	800a904 <_dtoa_r+0x56c>
 800a85c:	4928      	ldr	r1, [pc, #160]	@ (800a900 <_dtoa_r+0x568>)
 800a85e:	2000      	movs	r0, #0
 800a860:	f7f5 fff4 	bl	800084c <__aeabi_ddiv>
 800a864:	4633      	mov	r3, r6
 800a866:	462a      	mov	r2, r5
 800a868:	f7f5 fd0e 	bl	8000288 <__aeabi_dsub>
 800a86c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a870:	4656      	mov	r6, sl
 800a872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a876:	f7f6 f96f 	bl	8000b58 <__aeabi_d2iz>
 800a87a:	4605      	mov	r5, r0
 800a87c:	f7f5 fe52 	bl	8000524 <__aeabi_i2d>
 800a880:	4602      	mov	r2, r0
 800a882:	460b      	mov	r3, r1
 800a884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a888:	f7f5 fcfe 	bl	8000288 <__aeabi_dsub>
 800a88c:	3530      	adds	r5, #48	@ 0x30
 800a88e:	4602      	mov	r2, r0
 800a890:	460b      	mov	r3, r1
 800a892:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a896:	f806 5b01 	strb.w	r5, [r6], #1
 800a89a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a89e:	f7f6 f91d 	bl	8000adc <__aeabi_dcmplt>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d171      	bne.n	800a98a <_dtoa_r+0x5f2>
 800a8a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8aa:	4911      	ldr	r1, [pc, #68]	@ (800a8f0 <_dtoa_r+0x558>)
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	f7f5 fceb 	bl	8000288 <__aeabi_dsub>
 800a8b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a8b6:	f7f6 f911 	bl	8000adc <__aeabi_dcmplt>
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	f040 80b3 	bne.w	800aa26 <_dtoa_r+0x68e>
 800a8c0:	42a6      	cmp	r6, r4
 800a8c2:	f43f af70 	beq.w	800a7a6 <_dtoa_r+0x40e>
 800a8c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a8ca:	4b0a      	ldr	r3, [pc, #40]	@ (800a8f4 <_dtoa_r+0x55c>)
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f7f5 fe93 	bl	80005f8 <__aeabi_dmul>
 800a8d2:	4b08      	ldr	r3, [pc, #32]	@ (800a8f4 <_dtoa_r+0x55c>)
 800a8d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a8d8:	2200      	movs	r2, #0
 800a8da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8de:	f7f5 fe8b 	bl	80005f8 <__aeabi_dmul>
 800a8e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8e6:	e7c4      	b.n	800a872 <_dtoa_r+0x4da>
 800a8e8:	0800cca0 	.word	0x0800cca0
 800a8ec:	0800cc78 	.word	0x0800cc78
 800a8f0:	3ff00000 	.word	0x3ff00000
 800a8f4:	40240000 	.word	0x40240000
 800a8f8:	401c0000 	.word	0x401c0000
 800a8fc:	40140000 	.word	0x40140000
 800a900:	3fe00000 	.word	0x3fe00000
 800a904:	4631      	mov	r1, r6
 800a906:	4628      	mov	r0, r5
 800a908:	f7f5 fe76 	bl	80005f8 <__aeabi_dmul>
 800a90c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a910:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a912:	4656      	mov	r6, sl
 800a914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a918:	f7f6 f91e 	bl	8000b58 <__aeabi_d2iz>
 800a91c:	4605      	mov	r5, r0
 800a91e:	f7f5 fe01 	bl	8000524 <__aeabi_i2d>
 800a922:	4602      	mov	r2, r0
 800a924:	460b      	mov	r3, r1
 800a926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a92a:	f7f5 fcad 	bl	8000288 <__aeabi_dsub>
 800a92e:	3530      	adds	r5, #48	@ 0x30
 800a930:	f806 5b01 	strb.w	r5, [r6], #1
 800a934:	4602      	mov	r2, r0
 800a936:	460b      	mov	r3, r1
 800a938:	42a6      	cmp	r6, r4
 800a93a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a93e:	f04f 0200 	mov.w	r2, #0
 800a942:	d124      	bne.n	800a98e <_dtoa_r+0x5f6>
 800a944:	4baf      	ldr	r3, [pc, #700]	@ (800ac04 <_dtoa_r+0x86c>)
 800a946:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a94a:	f7f5 fc9f 	bl	800028c <__adddf3>
 800a94e:	4602      	mov	r2, r0
 800a950:	460b      	mov	r3, r1
 800a952:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a956:	f7f6 f8df 	bl	8000b18 <__aeabi_dcmpgt>
 800a95a:	2800      	cmp	r0, #0
 800a95c:	d163      	bne.n	800aa26 <_dtoa_r+0x68e>
 800a95e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a962:	49a8      	ldr	r1, [pc, #672]	@ (800ac04 <_dtoa_r+0x86c>)
 800a964:	2000      	movs	r0, #0
 800a966:	f7f5 fc8f 	bl	8000288 <__aeabi_dsub>
 800a96a:	4602      	mov	r2, r0
 800a96c:	460b      	mov	r3, r1
 800a96e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a972:	f7f6 f8b3 	bl	8000adc <__aeabi_dcmplt>
 800a976:	2800      	cmp	r0, #0
 800a978:	f43f af15 	beq.w	800a7a6 <_dtoa_r+0x40e>
 800a97c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a97e:	1e73      	subs	r3, r6, #1
 800a980:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a982:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a986:	2b30      	cmp	r3, #48	@ 0x30
 800a988:	d0f8      	beq.n	800a97c <_dtoa_r+0x5e4>
 800a98a:	4647      	mov	r7, r8
 800a98c:	e03b      	b.n	800aa06 <_dtoa_r+0x66e>
 800a98e:	4b9e      	ldr	r3, [pc, #632]	@ (800ac08 <_dtoa_r+0x870>)
 800a990:	f7f5 fe32 	bl	80005f8 <__aeabi_dmul>
 800a994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a998:	e7bc      	b.n	800a914 <_dtoa_r+0x57c>
 800a99a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a99e:	4656      	mov	r6, sl
 800a9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	4629      	mov	r1, r5
 800a9a8:	f7f5 ff50 	bl	800084c <__aeabi_ddiv>
 800a9ac:	f7f6 f8d4 	bl	8000b58 <__aeabi_d2iz>
 800a9b0:	4680      	mov	r8, r0
 800a9b2:	f7f5 fdb7 	bl	8000524 <__aeabi_i2d>
 800a9b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9ba:	f7f5 fe1d 	bl	80005f8 <__aeabi_dmul>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	4629      	mov	r1, r5
 800a9c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a9ca:	f7f5 fc5d 	bl	8000288 <__aeabi_dsub>
 800a9ce:	f806 4b01 	strb.w	r4, [r6], #1
 800a9d2:	9d03      	ldr	r5, [sp, #12]
 800a9d4:	eba6 040a 	sub.w	r4, r6, sl
 800a9d8:	42a5      	cmp	r5, r4
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	d133      	bne.n	800aa48 <_dtoa_r+0x6b0>
 800a9e0:	f7f5 fc54 	bl	800028c <__adddf3>
 800a9e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9e8:	4604      	mov	r4, r0
 800a9ea:	460d      	mov	r5, r1
 800a9ec:	f7f6 f894 	bl	8000b18 <__aeabi_dcmpgt>
 800a9f0:	b9c0      	cbnz	r0, 800aa24 <_dtoa_r+0x68c>
 800a9f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	4629      	mov	r1, r5
 800a9fa:	f7f6 f865 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9fe:	b110      	cbz	r0, 800aa06 <_dtoa_r+0x66e>
 800aa00:	f018 0f01 	tst.w	r8, #1
 800aa04:	d10e      	bne.n	800aa24 <_dtoa_r+0x68c>
 800aa06:	9902      	ldr	r1, [sp, #8]
 800aa08:	4648      	mov	r0, r9
 800aa0a:	f000 faa0 	bl	800af4e <_Bfree>
 800aa0e:	2300      	movs	r3, #0
 800aa10:	7033      	strb	r3, [r6, #0]
 800aa12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aa14:	3701      	adds	r7, #1
 800aa16:	601f      	str	r7, [r3, #0]
 800aa18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	f43f acf3 	beq.w	800a406 <_dtoa_r+0x6e>
 800aa20:	601e      	str	r6, [r3, #0]
 800aa22:	e4f0      	b.n	800a406 <_dtoa_r+0x6e>
 800aa24:	46b8      	mov	r8, r7
 800aa26:	4633      	mov	r3, r6
 800aa28:	461e      	mov	r6, r3
 800aa2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa2e:	2a39      	cmp	r2, #57	@ 0x39
 800aa30:	d106      	bne.n	800aa40 <_dtoa_r+0x6a8>
 800aa32:	459a      	cmp	sl, r3
 800aa34:	d1f8      	bne.n	800aa28 <_dtoa_r+0x690>
 800aa36:	2230      	movs	r2, #48	@ 0x30
 800aa38:	f108 0801 	add.w	r8, r8, #1
 800aa3c:	f88a 2000 	strb.w	r2, [sl]
 800aa40:	781a      	ldrb	r2, [r3, #0]
 800aa42:	3201      	adds	r2, #1
 800aa44:	701a      	strb	r2, [r3, #0]
 800aa46:	e7a0      	b.n	800a98a <_dtoa_r+0x5f2>
 800aa48:	4b6f      	ldr	r3, [pc, #444]	@ (800ac08 <_dtoa_r+0x870>)
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f7f5 fdd4 	bl	80005f8 <__aeabi_dmul>
 800aa50:	2200      	movs	r2, #0
 800aa52:	2300      	movs	r3, #0
 800aa54:	4604      	mov	r4, r0
 800aa56:	460d      	mov	r5, r1
 800aa58:	f7f6 f836 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	d09f      	beq.n	800a9a0 <_dtoa_r+0x608>
 800aa60:	e7d1      	b.n	800aa06 <_dtoa_r+0x66e>
 800aa62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa64:	2a00      	cmp	r2, #0
 800aa66:	f000 80ea 	beq.w	800ac3e <_dtoa_r+0x8a6>
 800aa6a:	9a07      	ldr	r2, [sp, #28]
 800aa6c:	2a01      	cmp	r2, #1
 800aa6e:	f300 80cd 	bgt.w	800ac0c <_dtoa_r+0x874>
 800aa72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aa74:	2a00      	cmp	r2, #0
 800aa76:	f000 80c1 	beq.w	800abfc <_dtoa_r+0x864>
 800aa7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800aa7e:	9c08      	ldr	r4, [sp, #32]
 800aa80:	9e00      	ldr	r6, [sp, #0]
 800aa82:	9a00      	ldr	r2, [sp, #0]
 800aa84:	441a      	add	r2, r3
 800aa86:	9200      	str	r2, [sp, #0]
 800aa88:	9a06      	ldr	r2, [sp, #24]
 800aa8a:	2101      	movs	r1, #1
 800aa8c:	441a      	add	r2, r3
 800aa8e:	4648      	mov	r0, r9
 800aa90:	9206      	str	r2, [sp, #24]
 800aa92:	f000 faf7 	bl	800b084 <__i2b>
 800aa96:	4605      	mov	r5, r0
 800aa98:	b166      	cbz	r6, 800aab4 <_dtoa_r+0x71c>
 800aa9a:	9b06      	ldr	r3, [sp, #24]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	dd09      	ble.n	800aab4 <_dtoa_r+0x71c>
 800aaa0:	42b3      	cmp	r3, r6
 800aaa2:	9a00      	ldr	r2, [sp, #0]
 800aaa4:	bfa8      	it	ge
 800aaa6:	4633      	movge	r3, r6
 800aaa8:	1ad2      	subs	r2, r2, r3
 800aaaa:	9200      	str	r2, [sp, #0]
 800aaac:	9a06      	ldr	r2, [sp, #24]
 800aaae:	1af6      	subs	r6, r6, r3
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	9306      	str	r3, [sp, #24]
 800aab4:	9b08      	ldr	r3, [sp, #32]
 800aab6:	b30b      	cbz	r3, 800aafc <_dtoa_r+0x764>
 800aab8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f000 80c6 	beq.w	800ac4c <_dtoa_r+0x8b4>
 800aac0:	2c00      	cmp	r4, #0
 800aac2:	f000 80c0 	beq.w	800ac46 <_dtoa_r+0x8ae>
 800aac6:	4629      	mov	r1, r5
 800aac8:	4622      	mov	r2, r4
 800aaca:	4648      	mov	r0, r9
 800aacc:	f000 fb92 	bl	800b1f4 <__pow5mult>
 800aad0:	9a02      	ldr	r2, [sp, #8]
 800aad2:	4601      	mov	r1, r0
 800aad4:	4605      	mov	r5, r0
 800aad6:	4648      	mov	r0, r9
 800aad8:	f000 faea 	bl	800b0b0 <__multiply>
 800aadc:	9902      	ldr	r1, [sp, #8]
 800aade:	4680      	mov	r8, r0
 800aae0:	4648      	mov	r0, r9
 800aae2:	f000 fa34 	bl	800af4e <_Bfree>
 800aae6:	9b08      	ldr	r3, [sp, #32]
 800aae8:	1b1b      	subs	r3, r3, r4
 800aaea:	9308      	str	r3, [sp, #32]
 800aaec:	f000 80b1 	beq.w	800ac52 <_dtoa_r+0x8ba>
 800aaf0:	9a08      	ldr	r2, [sp, #32]
 800aaf2:	4641      	mov	r1, r8
 800aaf4:	4648      	mov	r0, r9
 800aaf6:	f000 fb7d 	bl	800b1f4 <__pow5mult>
 800aafa:	9002      	str	r0, [sp, #8]
 800aafc:	2101      	movs	r1, #1
 800aafe:	4648      	mov	r0, r9
 800ab00:	f000 fac0 	bl	800b084 <__i2b>
 800ab04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab06:	4604      	mov	r4, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f000 81d5 	beq.w	800aeb8 <_dtoa_r+0xb20>
 800ab0e:	461a      	mov	r2, r3
 800ab10:	4601      	mov	r1, r0
 800ab12:	4648      	mov	r0, r9
 800ab14:	f000 fb6e 	bl	800b1f4 <__pow5mult>
 800ab18:	9b07      	ldr	r3, [sp, #28]
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	f300 809f 	bgt.w	800ac60 <_dtoa_r+0x8c8>
 800ab22:	9b04      	ldr	r3, [sp, #16]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	f040 8097 	bne.w	800ac58 <_dtoa_r+0x8c0>
 800ab2a:	9b05      	ldr	r3, [sp, #20]
 800ab2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f040 8093 	bne.w	800ac5c <_dtoa_r+0x8c4>
 800ab36:	9b05      	ldr	r3, [sp, #20]
 800ab38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab3c:	0d1b      	lsrs	r3, r3, #20
 800ab3e:	051b      	lsls	r3, r3, #20
 800ab40:	b133      	cbz	r3, 800ab50 <_dtoa_r+0x7b8>
 800ab42:	9b00      	ldr	r3, [sp, #0]
 800ab44:	3301      	adds	r3, #1
 800ab46:	9300      	str	r3, [sp, #0]
 800ab48:	9b06      	ldr	r3, [sp, #24]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	9306      	str	r3, [sp, #24]
 800ab4e:	2301      	movs	r3, #1
 800ab50:	9308      	str	r3, [sp, #32]
 800ab52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	f000 81b5 	beq.w	800aec4 <_dtoa_r+0xb2c>
 800ab5a:	6923      	ldr	r3, [r4, #16]
 800ab5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab60:	6918      	ldr	r0, [r3, #16]
 800ab62:	f000 fa43 	bl	800afec <__hi0bits>
 800ab66:	f1c0 0020 	rsb	r0, r0, #32
 800ab6a:	9b06      	ldr	r3, [sp, #24]
 800ab6c:	4418      	add	r0, r3
 800ab6e:	f010 001f 	ands.w	r0, r0, #31
 800ab72:	f000 8082 	beq.w	800ac7a <_dtoa_r+0x8e2>
 800ab76:	f1c0 0320 	rsb	r3, r0, #32
 800ab7a:	2b04      	cmp	r3, #4
 800ab7c:	dd73      	ble.n	800ac66 <_dtoa_r+0x8ce>
 800ab7e:	9b00      	ldr	r3, [sp, #0]
 800ab80:	f1c0 001c 	rsb	r0, r0, #28
 800ab84:	4403      	add	r3, r0
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	9b06      	ldr	r3, [sp, #24]
 800ab8a:	4403      	add	r3, r0
 800ab8c:	4406      	add	r6, r0
 800ab8e:	9306      	str	r3, [sp, #24]
 800ab90:	9b00      	ldr	r3, [sp, #0]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	dd05      	ble.n	800aba2 <_dtoa_r+0x80a>
 800ab96:	9902      	ldr	r1, [sp, #8]
 800ab98:	461a      	mov	r2, r3
 800ab9a:	4648      	mov	r0, r9
 800ab9c:	f000 fb6a 	bl	800b274 <__lshift>
 800aba0:	9002      	str	r0, [sp, #8]
 800aba2:	9b06      	ldr	r3, [sp, #24]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	dd05      	ble.n	800abb4 <_dtoa_r+0x81c>
 800aba8:	4621      	mov	r1, r4
 800abaa:	461a      	mov	r2, r3
 800abac:	4648      	mov	r0, r9
 800abae:	f000 fb61 	bl	800b274 <__lshift>
 800abb2:	4604      	mov	r4, r0
 800abb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d061      	beq.n	800ac7e <_dtoa_r+0x8e6>
 800abba:	9802      	ldr	r0, [sp, #8]
 800abbc:	4621      	mov	r1, r4
 800abbe:	f000 fbc5 	bl	800b34c <__mcmp>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	da5b      	bge.n	800ac7e <_dtoa_r+0x8e6>
 800abc6:	2300      	movs	r3, #0
 800abc8:	9902      	ldr	r1, [sp, #8]
 800abca:	220a      	movs	r2, #10
 800abcc:	4648      	mov	r0, r9
 800abce:	f000 f9c7 	bl	800af60 <__multadd>
 800abd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd4:	9002      	str	r0, [sp, #8]
 800abd6:	f107 38ff 	add.w	r8, r7, #4294967295
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 8174 	beq.w	800aec8 <_dtoa_r+0xb30>
 800abe0:	4629      	mov	r1, r5
 800abe2:	2300      	movs	r3, #0
 800abe4:	220a      	movs	r2, #10
 800abe6:	4648      	mov	r0, r9
 800abe8:	f000 f9ba 	bl	800af60 <__multadd>
 800abec:	f1bb 0f00 	cmp.w	fp, #0
 800abf0:	4605      	mov	r5, r0
 800abf2:	dc6f      	bgt.n	800acd4 <_dtoa_r+0x93c>
 800abf4:	9b07      	ldr	r3, [sp, #28]
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	dc49      	bgt.n	800ac8e <_dtoa_r+0x8f6>
 800abfa:	e06b      	b.n	800acd4 <_dtoa_r+0x93c>
 800abfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800abfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ac02:	e73c      	b.n	800aa7e <_dtoa_r+0x6e6>
 800ac04:	3fe00000 	.word	0x3fe00000
 800ac08:	40240000 	.word	0x40240000
 800ac0c:	9b03      	ldr	r3, [sp, #12]
 800ac0e:	1e5c      	subs	r4, r3, #1
 800ac10:	9b08      	ldr	r3, [sp, #32]
 800ac12:	42a3      	cmp	r3, r4
 800ac14:	db09      	blt.n	800ac2a <_dtoa_r+0x892>
 800ac16:	1b1c      	subs	r4, r3, r4
 800ac18:	9b03      	ldr	r3, [sp, #12]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f6bf af30 	bge.w	800aa80 <_dtoa_r+0x6e8>
 800ac20:	9b00      	ldr	r3, [sp, #0]
 800ac22:	9a03      	ldr	r2, [sp, #12]
 800ac24:	1a9e      	subs	r6, r3, r2
 800ac26:	2300      	movs	r3, #0
 800ac28:	e72b      	b.n	800aa82 <_dtoa_r+0x6ea>
 800ac2a:	9b08      	ldr	r3, [sp, #32]
 800ac2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ac2e:	9408      	str	r4, [sp, #32]
 800ac30:	1ae3      	subs	r3, r4, r3
 800ac32:	441a      	add	r2, r3
 800ac34:	9e00      	ldr	r6, [sp, #0]
 800ac36:	9b03      	ldr	r3, [sp, #12]
 800ac38:	920d      	str	r2, [sp, #52]	@ 0x34
 800ac3a:	2400      	movs	r4, #0
 800ac3c:	e721      	b.n	800aa82 <_dtoa_r+0x6ea>
 800ac3e:	9c08      	ldr	r4, [sp, #32]
 800ac40:	9e00      	ldr	r6, [sp, #0]
 800ac42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ac44:	e728      	b.n	800aa98 <_dtoa_r+0x700>
 800ac46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ac4a:	e751      	b.n	800aaf0 <_dtoa_r+0x758>
 800ac4c:	9a08      	ldr	r2, [sp, #32]
 800ac4e:	9902      	ldr	r1, [sp, #8]
 800ac50:	e750      	b.n	800aaf4 <_dtoa_r+0x75c>
 800ac52:	f8cd 8008 	str.w	r8, [sp, #8]
 800ac56:	e751      	b.n	800aafc <_dtoa_r+0x764>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	e779      	b.n	800ab50 <_dtoa_r+0x7b8>
 800ac5c:	9b04      	ldr	r3, [sp, #16]
 800ac5e:	e777      	b.n	800ab50 <_dtoa_r+0x7b8>
 800ac60:	2300      	movs	r3, #0
 800ac62:	9308      	str	r3, [sp, #32]
 800ac64:	e779      	b.n	800ab5a <_dtoa_r+0x7c2>
 800ac66:	d093      	beq.n	800ab90 <_dtoa_r+0x7f8>
 800ac68:	9a00      	ldr	r2, [sp, #0]
 800ac6a:	331c      	adds	r3, #28
 800ac6c:	441a      	add	r2, r3
 800ac6e:	9200      	str	r2, [sp, #0]
 800ac70:	9a06      	ldr	r2, [sp, #24]
 800ac72:	441a      	add	r2, r3
 800ac74:	441e      	add	r6, r3
 800ac76:	9206      	str	r2, [sp, #24]
 800ac78:	e78a      	b.n	800ab90 <_dtoa_r+0x7f8>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	e7f4      	b.n	800ac68 <_dtoa_r+0x8d0>
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	46b8      	mov	r8, r7
 800ac84:	dc20      	bgt.n	800acc8 <_dtoa_r+0x930>
 800ac86:	469b      	mov	fp, r3
 800ac88:	9b07      	ldr	r3, [sp, #28]
 800ac8a:	2b02      	cmp	r3, #2
 800ac8c:	dd1e      	ble.n	800accc <_dtoa_r+0x934>
 800ac8e:	f1bb 0f00 	cmp.w	fp, #0
 800ac92:	f47f adb2 	bne.w	800a7fa <_dtoa_r+0x462>
 800ac96:	4621      	mov	r1, r4
 800ac98:	465b      	mov	r3, fp
 800ac9a:	2205      	movs	r2, #5
 800ac9c:	4648      	mov	r0, r9
 800ac9e:	f000 f95f 	bl	800af60 <__multadd>
 800aca2:	4601      	mov	r1, r0
 800aca4:	4604      	mov	r4, r0
 800aca6:	9802      	ldr	r0, [sp, #8]
 800aca8:	f000 fb50 	bl	800b34c <__mcmp>
 800acac:	2800      	cmp	r0, #0
 800acae:	f77f ada4 	ble.w	800a7fa <_dtoa_r+0x462>
 800acb2:	4656      	mov	r6, sl
 800acb4:	2331      	movs	r3, #49	@ 0x31
 800acb6:	f806 3b01 	strb.w	r3, [r6], #1
 800acba:	f108 0801 	add.w	r8, r8, #1
 800acbe:	e5a0      	b.n	800a802 <_dtoa_r+0x46a>
 800acc0:	9c03      	ldr	r4, [sp, #12]
 800acc2:	46b8      	mov	r8, r7
 800acc4:	4625      	mov	r5, r4
 800acc6:	e7f4      	b.n	800acb2 <_dtoa_r+0x91a>
 800acc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800accc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f000 80fe 	beq.w	800aed0 <_dtoa_r+0xb38>
 800acd4:	2e00      	cmp	r6, #0
 800acd6:	dd05      	ble.n	800ace4 <_dtoa_r+0x94c>
 800acd8:	4629      	mov	r1, r5
 800acda:	4632      	mov	r2, r6
 800acdc:	4648      	mov	r0, r9
 800acde:	f000 fac9 	bl	800b274 <__lshift>
 800ace2:	4605      	mov	r5, r0
 800ace4:	9b08      	ldr	r3, [sp, #32]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d05b      	beq.n	800ada2 <_dtoa_r+0xa0a>
 800acea:	6869      	ldr	r1, [r5, #4]
 800acec:	4648      	mov	r0, r9
 800acee:	f000 f909 	bl	800af04 <_Balloc>
 800acf2:	4606      	mov	r6, r0
 800acf4:	b920      	cbnz	r0, 800ad00 <_dtoa_r+0x968>
 800acf6:	4b81      	ldr	r3, [pc, #516]	@ (800aefc <_dtoa_r+0xb64>)
 800acf8:	4602      	mov	r2, r0
 800acfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800acfe:	e470      	b.n	800a5e2 <_dtoa_r+0x24a>
 800ad00:	692a      	ldr	r2, [r5, #16]
 800ad02:	3202      	adds	r2, #2
 800ad04:	0092      	lsls	r2, r2, #2
 800ad06:	f105 010c 	add.w	r1, r5, #12
 800ad0a:	300c      	adds	r0, #12
 800ad0c:	f000 fc9b 	bl	800b646 <memcpy>
 800ad10:	2201      	movs	r2, #1
 800ad12:	4631      	mov	r1, r6
 800ad14:	4648      	mov	r0, r9
 800ad16:	f000 faad 	bl	800b274 <__lshift>
 800ad1a:	f10a 0301 	add.w	r3, sl, #1
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	eb0a 030b 	add.w	r3, sl, fp
 800ad24:	9308      	str	r3, [sp, #32]
 800ad26:	9b04      	ldr	r3, [sp, #16]
 800ad28:	f003 0301 	and.w	r3, r3, #1
 800ad2c:	462f      	mov	r7, r5
 800ad2e:	9306      	str	r3, [sp, #24]
 800ad30:	4605      	mov	r5, r0
 800ad32:	9b00      	ldr	r3, [sp, #0]
 800ad34:	9802      	ldr	r0, [sp, #8]
 800ad36:	4621      	mov	r1, r4
 800ad38:	f103 3bff 	add.w	fp, r3, #4294967295
 800ad3c:	f7ff faa4 	bl	800a288 <quorem>
 800ad40:	4603      	mov	r3, r0
 800ad42:	3330      	adds	r3, #48	@ 0x30
 800ad44:	9003      	str	r0, [sp, #12]
 800ad46:	4639      	mov	r1, r7
 800ad48:	9802      	ldr	r0, [sp, #8]
 800ad4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad4c:	f000 fafe 	bl	800b34c <__mcmp>
 800ad50:	462a      	mov	r2, r5
 800ad52:	9004      	str	r0, [sp, #16]
 800ad54:	4621      	mov	r1, r4
 800ad56:	4648      	mov	r0, r9
 800ad58:	f000 fb14 	bl	800b384 <__mdiff>
 800ad5c:	68c2      	ldr	r2, [r0, #12]
 800ad5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad60:	4606      	mov	r6, r0
 800ad62:	bb02      	cbnz	r2, 800ada6 <_dtoa_r+0xa0e>
 800ad64:	4601      	mov	r1, r0
 800ad66:	9802      	ldr	r0, [sp, #8]
 800ad68:	f000 faf0 	bl	800b34c <__mcmp>
 800ad6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad6e:	4602      	mov	r2, r0
 800ad70:	4631      	mov	r1, r6
 800ad72:	4648      	mov	r0, r9
 800ad74:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad76:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad78:	f000 f8e9 	bl	800af4e <_Bfree>
 800ad7c:	9b07      	ldr	r3, [sp, #28]
 800ad7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ad80:	9e00      	ldr	r6, [sp, #0]
 800ad82:	ea42 0103 	orr.w	r1, r2, r3
 800ad86:	9b06      	ldr	r3, [sp, #24]
 800ad88:	4319      	orrs	r1, r3
 800ad8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad8c:	d10d      	bne.n	800adaa <_dtoa_r+0xa12>
 800ad8e:	2b39      	cmp	r3, #57	@ 0x39
 800ad90:	d027      	beq.n	800ade2 <_dtoa_r+0xa4a>
 800ad92:	9a04      	ldr	r2, [sp, #16]
 800ad94:	2a00      	cmp	r2, #0
 800ad96:	dd01      	ble.n	800ad9c <_dtoa_r+0xa04>
 800ad98:	9b03      	ldr	r3, [sp, #12]
 800ad9a:	3331      	adds	r3, #49	@ 0x31
 800ad9c:	f88b 3000 	strb.w	r3, [fp]
 800ada0:	e530      	b.n	800a804 <_dtoa_r+0x46c>
 800ada2:	4628      	mov	r0, r5
 800ada4:	e7b9      	b.n	800ad1a <_dtoa_r+0x982>
 800ada6:	2201      	movs	r2, #1
 800ada8:	e7e2      	b.n	800ad70 <_dtoa_r+0x9d8>
 800adaa:	9904      	ldr	r1, [sp, #16]
 800adac:	2900      	cmp	r1, #0
 800adae:	db04      	blt.n	800adba <_dtoa_r+0xa22>
 800adb0:	9807      	ldr	r0, [sp, #28]
 800adb2:	4301      	orrs	r1, r0
 800adb4:	9806      	ldr	r0, [sp, #24]
 800adb6:	4301      	orrs	r1, r0
 800adb8:	d120      	bne.n	800adfc <_dtoa_r+0xa64>
 800adba:	2a00      	cmp	r2, #0
 800adbc:	ddee      	ble.n	800ad9c <_dtoa_r+0xa04>
 800adbe:	9902      	ldr	r1, [sp, #8]
 800adc0:	9300      	str	r3, [sp, #0]
 800adc2:	2201      	movs	r2, #1
 800adc4:	4648      	mov	r0, r9
 800adc6:	f000 fa55 	bl	800b274 <__lshift>
 800adca:	4621      	mov	r1, r4
 800adcc:	9002      	str	r0, [sp, #8]
 800adce:	f000 fabd 	bl	800b34c <__mcmp>
 800add2:	2800      	cmp	r0, #0
 800add4:	9b00      	ldr	r3, [sp, #0]
 800add6:	dc02      	bgt.n	800adde <_dtoa_r+0xa46>
 800add8:	d1e0      	bne.n	800ad9c <_dtoa_r+0xa04>
 800adda:	07da      	lsls	r2, r3, #31
 800addc:	d5de      	bpl.n	800ad9c <_dtoa_r+0xa04>
 800adde:	2b39      	cmp	r3, #57	@ 0x39
 800ade0:	d1da      	bne.n	800ad98 <_dtoa_r+0xa00>
 800ade2:	2339      	movs	r3, #57	@ 0x39
 800ade4:	f88b 3000 	strb.w	r3, [fp]
 800ade8:	4633      	mov	r3, r6
 800adea:	461e      	mov	r6, r3
 800adec:	3b01      	subs	r3, #1
 800adee:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800adf2:	2a39      	cmp	r2, #57	@ 0x39
 800adf4:	d04e      	beq.n	800ae94 <_dtoa_r+0xafc>
 800adf6:	3201      	adds	r2, #1
 800adf8:	701a      	strb	r2, [r3, #0]
 800adfa:	e503      	b.n	800a804 <_dtoa_r+0x46c>
 800adfc:	2a00      	cmp	r2, #0
 800adfe:	dd03      	ble.n	800ae08 <_dtoa_r+0xa70>
 800ae00:	2b39      	cmp	r3, #57	@ 0x39
 800ae02:	d0ee      	beq.n	800ade2 <_dtoa_r+0xa4a>
 800ae04:	3301      	adds	r3, #1
 800ae06:	e7c9      	b.n	800ad9c <_dtoa_r+0xa04>
 800ae08:	9a00      	ldr	r2, [sp, #0]
 800ae0a:	9908      	ldr	r1, [sp, #32]
 800ae0c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ae10:	428a      	cmp	r2, r1
 800ae12:	d028      	beq.n	800ae66 <_dtoa_r+0xace>
 800ae14:	9902      	ldr	r1, [sp, #8]
 800ae16:	2300      	movs	r3, #0
 800ae18:	220a      	movs	r2, #10
 800ae1a:	4648      	mov	r0, r9
 800ae1c:	f000 f8a0 	bl	800af60 <__multadd>
 800ae20:	42af      	cmp	r7, r5
 800ae22:	9002      	str	r0, [sp, #8]
 800ae24:	f04f 0300 	mov.w	r3, #0
 800ae28:	f04f 020a 	mov.w	r2, #10
 800ae2c:	4639      	mov	r1, r7
 800ae2e:	4648      	mov	r0, r9
 800ae30:	d107      	bne.n	800ae42 <_dtoa_r+0xaaa>
 800ae32:	f000 f895 	bl	800af60 <__multadd>
 800ae36:	4607      	mov	r7, r0
 800ae38:	4605      	mov	r5, r0
 800ae3a:	9b00      	ldr	r3, [sp, #0]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	e777      	b.n	800ad32 <_dtoa_r+0x99a>
 800ae42:	f000 f88d 	bl	800af60 <__multadd>
 800ae46:	4629      	mov	r1, r5
 800ae48:	4607      	mov	r7, r0
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	220a      	movs	r2, #10
 800ae4e:	4648      	mov	r0, r9
 800ae50:	f000 f886 	bl	800af60 <__multadd>
 800ae54:	4605      	mov	r5, r0
 800ae56:	e7f0      	b.n	800ae3a <_dtoa_r+0xaa2>
 800ae58:	f1bb 0f00 	cmp.w	fp, #0
 800ae5c:	bfcc      	ite	gt
 800ae5e:	465e      	movgt	r6, fp
 800ae60:	2601      	movle	r6, #1
 800ae62:	4456      	add	r6, sl
 800ae64:	2700      	movs	r7, #0
 800ae66:	9902      	ldr	r1, [sp, #8]
 800ae68:	9300      	str	r3, [sp, #0]
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	4648      	mov	r0, r9
 800ae6e:	f000 fa01 	bl	800b274 <__lshift>
 800ae72:	4621      	mov	r1, r4
 800ae74:	9002      	str	r0, [sp, #8]
 800ae76:	f000 fa69 	bl	800b34c <__mcmp>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	dcb4      	bgt.n	800ade8 <_dtoa_r+0xa50>
 800ae7e:	d102      	bne.n	800ae86 <_dtoa_r+0xaee>
 800ae80:	9b00      	ldr	r3, [sp, #0]
 800ae82:	07db      	lsls	r3, r3, #31
 800ae84:	d4b0      	bmi.n	800ade8 <_dtoa_r+0xa50>
 800ae86:	4633      	mov	r3, r6
 800ae88:	461e      	mov	r6, r3
 800ae8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae8e:	2a30      	cmp	r2, #48	@ 0x30
 800ae90:	d0fa      	beq.n	800ae88 <_dtoa_r+0xaf0>
 800ae92:	e4b7      	b.n	800a804 <_dtoa_r+0x46c>
 800ae94:	459a      	cmp	sl, r3
 800ae96:	d1a8      	bne.n	800adea <_dtoa_r+0xa52>
 800ae98:	2331      	movs	r3, #49	@ 0x31
 800ae9a:	f108 0801 	add.w	r8, r8, #1
 800ae9e:	f88a 3000 	strb.w	r3, [sl]
 800aea2:	e4af      	b.n	800a804 <_dtoa_r+0x46c>
 800aea4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aea6:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800af00 <_dtoa_r+0xb68>
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f43f aaab 	beq.w	800a406 <_dtoa_r+0x6e>
 800aeb0:	f10a 0308 	add.w	r3, sl, #8
 800aeb4:	f7ff baa5 	b.w	800a402 <_dtoa_r+0x6a>
 800aeb8:	9b07      	ldr	r3, [sp, #28]
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	f77f ae31 	ble.w	800ab22 <_dtoa_r+0x78a>
 800aec0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aec2:	9308      	str	r3, [sp, #32]
 800aec4:	2001      	movs	r0, #1
 800aec6:	e650      	b.n	800ab6a <_dtoa_r+0x7d2>
 800aec8:	f1bb 0f00 	cmp.w	fp, #0
 800aecc:	f77f aedc 	ble.w	800ac88 <_dtoa_r+0x8f0>
 800aed0:	4656      	mov	r6, sl
 800aed2:	9802      	ldr	r0, [sp, #8]
 800aed4:	4621      	mov	r1, r4
 800aed6:	f7ff f9d7 	bl	800a288 <quorem>
 800aeda:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800aede:	f806 3b01 	strb.w	r3, [r6], #1
 800aee2:	eba6 020a 	sub.w	r2, r6, sl
 800aee6:	4593      	cmp	fp, r2
 800aee8:	ddb6      	ble.n	800ae58 <_dtoa_r+0xac0>
 800aeea:	9902      	ldr	r1, [sp, #8]
 800aeec:	2300      	movs	r3, #0
 800aeee:	220a      	movs	r2, #10
 800aef0:	4648      	mov	r0, r9
 800aef2:	f000 f835 	bl	800af60 <__multadd>
 800aef6:	9002      	str	r0, [sp, #8]
 800aef8:	e7eb      	b.n	800aed2 <_dtoa_r+0xb3a>
 800aefa:	bf00      	nop
 800aefc:	0800cb3d 	.word	0x0800cb3d
 800af00:	0800cb30 	.word	0x0800cb30

0800af04 <_Balloc>:
 800af04:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800af06:	b570      	push	{r4, r5, r6, lr}
 800af08:	4605      	mov	r5, r0
 800af0a:	460c      	mov	r4, r1
 800af0c:	b17b      	cbz	r3, 800af2e <_Balloc+0x2a>
 800af0e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800af10:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800af14:	b9a0      	cbnz	r0, 800af40 <_Balloc+0x3c>
 800af16:	2101      	movs	r1, #1
 800af18:	fa01 f604 	lsl.w	r6, r1, r4
 800af1c:	1d72      	adds	r2, r6, #5
 800af1e:	0092      	lsls	r2, r2, #2
 800af20:	4628      	mov	r0, r5
 800af22:	f000 fbbd 	bl	800b6a0 <_calloc_r>
 800af26:	b148      	cbz	r0, 800af3c <_Balloc+0x38>
 800af28:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800af2c:	e00b      	b.n	800af46 <_Balloc+0x42>
 800af2e:	2221      	movs	r2, #33	@ 0x21
 800af30:	2104      	movs	r1, #4
 800af32:	f000 fbb5 	bl	800b6a0 <_calloc_r>
 800af36:	6468      	str	r0, [r5, #68]	@ 0x44
 800af38:	2800      	cmp	r0, #0
 800af3a:	d1e8      	bne.n	800af0e <_Balloc+0xa>
 800af3c:	2000      	movs	r0, #0
 800af3e:	bd70      	pop	{r4, r5, r6, pc}
 800af40:	6802      	ldr	r2, [r0, #0]
 800af42:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800af46:	2300      	movs	r3, #0
 800af48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800af4c:	e7f7      	b.n	800af3e <_Balloc+0x3a>

0800af4e <_Bfree>:
 800af4e:	b131      	cbz	r1, 800af5e <_Bfree+0x10>
 800af50:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800af52:	684a      	ldr	r2, [r1, #4]
 800af54:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800af58:	6008      	str	r0, [r1, #0]
 800af5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800af5e:	4770      	bx	lr

0800af60 <__multadd>:
 800af60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af64:	690d      	ldr	r5, [r1, #16]
 800af66:	4607      	mov	r7, r0
 800af68:	460c      	mov	r4, r1
 800af6a:	461e      	mov	r6, r3
 800af6c:	f101 0c14 	add.w	ip, r1, #20
 800af70:	2000      	movs	r0, #0
 800af72:	f8dc 3000 	ldr.w	r3, [ip]
 800af76:	b299      	uxth	r1, r3
 800af78:	fb02 6101 	mla	r1, r2, r1, r6
 800af7c:	0c1e      	lsrs	r6, r3, #16
 800af7e:	0c0b      	lsrs	r3, r1, #16
 800af80:	fb02 3306 	mla	r3, r2, r6, r3
 800af84:	b289      	uxth	r1, r1
 800af86:	3001      	adds	r0, #1
 800af88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af8c:	4285      	cmp	r5, r0
 800af8e:	f84c 1b04 	str.w	r1, [ip], #4
 800af92:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af96:	dcec      	bgt.n	800af72 <__multadd+0x12>
 800af98:	b30e      	cbz	r6, 800afde <__multadd+0x7e>
 800af9a:	68a3      	ldr	r3, [r4, #8]
 800af9c:	42ab      	cmp	r3, r5
 800af9e:	dc19      	bgt.n	800afd4 <__multadd+0x74>
 800afa0:	6861      	ldr	r1, [r4, #4]
 800afa2:	4638      	mov	r0, r7
 800afa4:	3101      	adds	r1, #1
 800afa6:	f7ff ffad 	bl	800af04 <_Balloc>
 800afaa:	4680      	mov	r8, r0
 800afac:	b928      	cbnz	r0, 800afba <__multadd+0x5a>
 800afae:	4602      	mov	r2, r0
 800afb0:	4b0c      	ldr	r3, [pc, #48]	@ (800afe4 <__multadd+0x84>)
 800afb2:	480d      	ldr	r0, [pc, #52]	@ (800afe8 <__multadd+0x88>)
 800afb4:	21ba      	movs	r1, #186	@ 0xba
 800afb6:	f000 fb55 	bl	800b664 <__assert_func>
 800afba:	6922      	ldr	r2, [r4, #16]
 800afbc:	3202      	adds	r2, #2
 800afbe:	f104 010c 	add.w	r1, r4, #12
 800afc2:	0092      	lsls	r2, r2, #2
 800afc4:	300c      	adds	r0, #12
 800afc6:	f000 fb3e 	bl	800b646 <memcpy>
 800afca:	4621      	mov	r1, r4
 800afcc:	4638      	mov	r0, r7
 800afce:	f7ff ffbe 	bl	800af4e <_Bfree>
 800afd2:	4644      	mov	r4, r8
 800afd4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afd8:	3501      	adds	r5, #1
 800afda:	615e      	str	r6, [r3, #20]
 800afdc:	6125      	str	r5, [r4, #16]
 800afde:	4620      	mov	r0, r4
 800afe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afe4:	0800cb3d 	.word	0x0800cb3d
 800afe8:	0800cba6 	.word	0x0800cba6

0800afec <__hi0bits>:
 800afec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aff0:	4603      	mov	r3, r0
 800aff2:	bf36      	itet	cc
 800aff4:	0403      	lslcc	r3, r0, #16
 800aff6:	2000      	movcs	r0, #0
 800aff8:	2010      	movcc	r0, #16
 800affa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800affe:	bf3c      	itt	cc
 800b000:	021b      	lslcc	r3, r3, #8
 800b002:	3008      	addcc	r0, #8
 800b004:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b008:	bf3c      	itt	cc
 800b00a:	011b      	lslcc	r3, r3, #4
 800b00c:	3004      	addcc	r0, #4
 800b00e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b012:	bf3c      	itt	cc
 800b014:	009b      	lslcc	r3, r3, #2
 800b016:	3002      	addcc	r0, #2
 800b018:	2b00      	cmp	r3, #0
 800b01a:	db05      	blt.n	800b028 <__hi0bits+0x3c>
 800b01c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b020:	f100 0001 	add.w	r0, r0, #1
 800b024:	bf08      	it	eq
 800b026:	2020      	moveq	r0, #32
 800b028:	4770      	bx	lr

0800b02a <__lo0bits>:
 800b02a:	6803      	ldr	r3, [r0, #0]
 800b02c:	4602      	mov	r2, r0
 800b02e:	f013 0007 	ands.w	r0, r3, #7
 800b032:	d00b      	beq.n	800b04c <__lo0bits+0x22>
 800b034:	07d9      	lsls	r1, r3, #31
 800b036:	d421      	bmi.n	800b07c <__lo0bits+0x52>
 800b038:	0798      	lsls	r0, r3, #30
 800b03a:	bf49      	itett	mi
 800b03c:	085b      	lsrmi	r3, r3, #1
 800b03e:	089b      	lsrpl	r3, r3, #2
 800b040:	2001      	movmi	r0, #1
 800b042:	6013      	strmi	r3, [r2, #0]
 800b044:	bf5c      	itt	pl
 800b046:	6013      	strpl	r3, [r2, #0]
 800b048:	2002      	movpl	r0, #2
 800b04a:	4770      	bx	lr
 800b04c:	b299      	uxth	r1, r3
 800b04e:	b909      	cbnz	r1, 800b054 <__lo0bits+0x2a>
 800b050:	0c1b      	lsrs	r3, r3, #16
 800b052:	2010      	movs	r0, #16
 800b054:	b2d9      	uxtb	r1, r3
 800b056:	b909      	cbnz	r1, 800b05c <__lo0bits+0x32>
 800b058:	3008      	adds	r0, #8
 800b05a:	0a1b      	lsrs	r3, r3, #8
 800b05c:	0719      	lsls	r1, r3, #28
 800b05e:	bf04      	itt	eq
 800b060:	091b      	lsreq	r3, r3, #4
 800b062:	3004      	addeq	r0, #4
 800b064:	0799      	lsls	r1, r3, #30
 800b066:	bf04      	itt	eq
 800b068:	089b      	lsreq	r3, r3, #2
 800b06a:	3002      	addeq	r0, #2
 800b06c:	07d9      	lsls	r1, r3, #31
 800b06e:	d403      	bmi.n	800b078 <__lo0bits+0x4e>
 800b070:	085b      	lsrs	r3, r3, #1
 800b072:	f100 0001 	add.w	r0, r0, #1
 800b076:	d003      	beq.n	800b080 <__lo0bits+0x56>
 800b078:	6013      	str	r3, [r2, #0]
 800b07a:	4770      	bx	lr
 800b07c:	2000      	movs	r0, #0
 800b07e:	4770      	bx	lr
 800b080:	2020      	movs	r0, #32
 800b082:	4770      	bx	lr

0800b084 <__i2b>:
 800b084:	b510      	push	{r4, lr}
 800b086:	460c      	mov	r4, r1
 800b088:	2101      	movs	r1, #1
 800b08a:	f7ff ff3b 	bl	800af04 <_Balloc>
 800b08e:	4602      	mov	r2, r0
 800b090:	b928      	cbnz	r0, 800b09e <__i2b+0x1a>
 800b092:	4b05      	ldr	r3, [pc, #20]	@ (800b0a8 <__i2b+0x24>)
 800b094:	4805      	ldr	r0, [pc, #20]	@ (800b0ac <__i2b+0x28>)
 800b096:	f240 1145 	movw	r1, #325	@ 0x145
 800b09a:	f000 fae3 	bl	800b664 <__assert_func>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	6144      	str	r4, [r0, #20]
 800b0a2:	6103      	str	r3, [r0, #16]
 800b0a4:	bd10      	pop	{r4, pc}
 800b0a6:	bf00      	nop
 800b0a8:	0800cb3d 	.word	0x0800cb3d
 800b0ac:	0800cba6 	.word	0x0800cba6

0800b0b0 <__multiply>:
 800b0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b4:	4617      	mov	r7, r2
 800b0b6:	690a      	ldr	r2, [r1, #16]
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	429a      	cmp	r2, r3
 800b0bc:	bfa8      	it	ge
 800b0be:	463b      	movge	r3, r7
 800b0c0:	4689      	mov	r9, r1
 800b0c2:	bfa4      	itt	ge
 800b0c4:	460f      	movge	r7, r1
 800b0c6:	4699      	movge	r9, r3
 800b0c8:	693d      	ldr	r5, [r7, #16]
 800b0ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	6879      	ldr	r1, [r7, #4]
 800b0d2:	eb05 060a 	add.w	r6, r5, sl
 800b0d6:	42b3      	cmp	r3, r6
 800b0d8:	b085      	sub	sp, #20
 800b0da:	bfb8      	it	lt
 800b0dc:	3101      	addlt	r1, #1
 800b0de:	f7ff ff11 	bl	800af04 <_Balloc>
 800b0e2:	b930      	cbnz	r0, 800b0f2 <__multiply+0x42>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	4b41      	ldr	r3, [pc, #260]	@ (800b1ec <__multiply+0x13c>)
 800b0e8:	4841      	ldr	r0, [pc, #260]	@ (800b1f0 <__multiply+0x140>)
 800b0ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b0ee:	f000 fab9 	bl	800b664 <__assert_func>
 800b0f2:	f100 0414 	add.w	r4, r0, #20
 800b0f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b0fa:	4623      	mov	r3, r4
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	4573      	cmp	r3, lr
 800b100:	d320      	bcc.n	800b144 <__multiply+0x94>
 800b102:	f107 0814 	add.w	r8, r7, #20
 800b106:	f109 0114 	add.w	r1, r9, #20
 800b10a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b10e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b112:	9302      	str	r3, [sp, #8]
 800b114:	1beb      	subs	r3, r5, r7
 800b116:	3b15      	subs	r3, #21
 800b118:	f023 0303 	bic.w	r3, r3, #3
 800b11c:	3304      	adds	r3, #4
 800b11e:	3715      	adds	r7, #21
 800b120:	42bd      	cmp	r5, r7
 800b122:	bf38      	it	cc
 800b124:	2304      	movcc	r3, #4
 800b126:	9301      	str	r3, [sp, #4]
 800b128:	9b02      	ldr	r3, [sp, #8]
 800b12a:	9103      	str	r1, [sp, #12]
 800b12c:	428b      	cmp	r3, r1
 800b12e:	d80c      	bhi.n	800b14a <__multiply+0x9a>
 800b130:	2e00      	cmp	r6, #0
 800b132:	dd03      	ble.n	800b13c <__multiply+0x8c>
 800b134:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d055      	beq.n	800b1e8 <__multiply+0x138>
 800b13c:	6106      	str	r6, [r0, #16]
 800b13e:	b005      	add	sp, #20
 800b140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b144:	f843 2b04 	str.w	r2, [r3], #4
 800b148:	e7d9      	b.n	800b0fe <__multiply+0x4e>
 800b14a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b14e:	f1ba 0f00 	cmp.w	sl, #0
 800b152:	d01f      	beq.n	800b194 <__multiply+0xe4>
 800b154:	46c4      	mov	ip, r8
 800b156:	46a1      	mov	r9, r4
 800b158:	2700      	movs	r7, #0
 800b15a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b15e:	f8d9 3000 	ldr.w	r3, [r9]
 800b162:	fa1f fb82 	uxth.w	fp, r2
 800b166:	b29b      	uxth	r3, r3
 800b168:	fb0a 330b 	mla	r3, sl, fp, r3
 800b16c:	443b      	add	r3, r7
 800b16e:	f8d9 7000 	ldr.w	r7, [r9]
 800b172:	0c12      	lsrs	r2, r2, #16
 800b174:	0c3f      	lsrs	r7, r7, #16
 800b176:	fb0a 7202 	mla	r2, sl, r2, r7
 800b17a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b17e:	b29b      	uxth	r3, r3
 800b180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b184:	4565      	cmp	r5, ip
 800b186:	f849 3b04 	str.w	r3, [r9], #4
 800b18a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b18e:	d8e4      	bhi.n	800b15a <__multiply+0xaa>
 800b190:	9b01      	ldr	r3, [sp, #4]
 800b192:	50e7      	str	r7, [r4, r3]
 800b194:	9b03      	ldr	r3, [sp, #12]
 800b196:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b19a:	3104      	adds	r1, #4
 800b19c:	f1b9 0f00 	cmp.w	r9, #0
 800b1a0:	d020      	beq.n	800b1e4 <__multiply+0x134>
 800b1a2:	6823      	ldr	r3, [r4, #0]
 800b1a4:	4647      	mov	r7, r8
 800b1a6:	46a4      	mov	ip, r4
 800b1a8:	f04f 0a00 	mov.w	sl, #0
 800b1ac:	f8b7 b000 	ldrh.w	fp, [r7]
 800b1b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b1b4:	fb09 220b 	mla	r2, r9, fp, r2
 800b1b8:	4452      	add	r2, sl
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1c0:	f84c 3b04 	str.w	r3, [ip], #4
 800b1c4:	f857 3b04 	ldr.w	r3, [r7], #4
 800b1c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1cc:	f8bc 3000 	ldrh.w	r3, [ip]
 800b1d0:	fb09 330a 	mla	r3, r9, sl, r3
 800b1d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b1d8:	42bd      	cmp	r5, r7
 800b1da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1de:	d8e5      	bhi.n	800b1ac <__multiply+0xfc>
 800b1e0:	9a01      	ldr	r2, [sp, #4]
 800b1e2:	50a3      	str	r3, [r4, r2]
 800b1e4:	3404      	adds	r4, #4
 800b1e6:	e79f      	b.n	800b128 <__multiply+0x78>
 800b1e8:	3e01      	subs	r6, #1
 800b1ea:	e7a1      	b.n	800b130 <__multiply+0x80>
 800b1ec:	0800cb3d 	.word	0x0800cb3d
 800b1f0:	0800cba6 	.word	0x0800cba6

0800b1f4 <__pow5mult>:
 800b1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1f8:	4615      	mov	r5, r2
 800b1fa:	f012 0203 	ands.w	r2, r2, #3
 800b1fe:	4607      	mov	r7, r0
 800b200:	460e      	mov	r6, r1
 800b202:	d007      	beq.n	800b214 <__pow5mult+0x20>
 800b204:	4c1a      	ldr	r4, [pc, #104]	@ (800b270 <__pow5mult+0x7c>)
 800b206:	3a01      	subs	r2, #1
 800b208:	2300      	movs	r3, #0
 800b20a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b20e:	f7ff fea7 	bl	800af60 <__multadd>
 800b212:	4606      	mov	r6, r0
 800b214:	10ad      	asrs	r5, r5, #2
 800b216:	d027      	beq.n	800b268 <__pow5mult+0x74>
 800b218:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800b21a:	b944      	cbnz	r4, 800b22e <__pow5mult+0x3a>
 800b21c:	f240 2171 	movw	r1, #625	@ 0x271
 800b220:	4638      	mov	r0, r7
 800b222:	f7ff ff2f 	bl	800b084 <__i2b>
 800b226:	2300      	movs	r3, #0
 800b228:	6438      	str	r0, [r7, #64]	@ 0x40
 800b22a:	4604      	mov	r4, r0
 800b22c:	6003      	str	r3, [r0, #0]
 800b22e:	f04f 0900 	mov.w	r9, #0
 800b232:	07eb      	lsls	r3, r5, #31
 800b234:	d50a      	bpl.n	800b24c <__pow5mult+0x58>
 800b236:	4631      	mov	r1, r6
 800b238:	4622      	mov	r2, r4
 800b23a:	4638      	mov	r0, r7
 800b23c:	f7ff ff38 	bl	800b0b0 <__multiply>
 800b240:	4631      	mov	r1, r6
 800b242:	4680      	mov	r8, r0
 800b244:	4638      	mov	r0, r7
 800b246:	f7ff fe82 	bl	800af4e <_Bfree>
 800b24a:	4646      	mov	r6, r8
 800b24c:	106d      	asrs	r5, r5, #1
 800b24e:	d00b      	beq.n	800b268 <__pow5mult+0x74>
 800b250:	6820      	ldr	r0, [r4, #0]
 800b252:	b938      	cbnz	r0, 800b264 <__pow5mult+0x70>
 800b254:	4622      	mov	r2, r4
 800b256:	4621      	mov	r1, r4
 800b258:	4638      	mov	r0, r7
 800b25a:	f7ff ff29 	bl	800b0b0 <__multiply>
 800b25e:	6020      	str	r0, [r4, #0]
 800b260:	f8c0 9000 	str.w	r9, [r0]
 800b264:	4604      	mov	r4, r0
 800b266:	e7e4      	b.n	800b232 <__pow5mult+0x3e>
 800b268:	4630      	mov	r0, r6
 800b26a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b26e:	bf00      	nop
 800b270:	0800cc68 	.word	0x0800cc68

0800b274 <__lshift>:
 800b274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b278:	460c      	mov	r4, r1
 800b27a:	6849      	ldr	r1, [r1, #4]
 800b27c:	6923      	ldr	r3, [r4, #16]
 800b27e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b282:	68a3      	ldr	r3, [r4, #8]
 800b284:	4607      	mov	r7, r0
 800b286:	4691      	mov	r9, r2
 800b288:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b28c:	f108 0601 	add.w	r6, r8, #1
 800b290:	42b3      	cmp	r3, r6
 800b292:	db0b      	blt.n	800b2ac <__lshift+0x38>
 800b294:	4638      	mov	r0, r7
 800b296:	f7ff fe35 	bl	800af04 <_Balloc>
 800b29a:	4605      	mov	r5, r0
 800b29c:	b948      	cbnz	r0, 800b2b2 <__lshift+0x3e>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	4b28      	ldr	r3, [pc, #160]	@ (800b344 <__lshift+0xd0>)
 800b2a2:	4829      	ldr	r0, [pc, #164]	@ (800b348 <__lshift+0xd4>)
 800b2a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b2a8:	f000 f9dc 	bl	800b664 <__assert_func>
 800b2ac:	3101      	adds	r1, #1
 800b2ae:	005b      	lsls	r3, r3, #1
 800b2b0:	e7ee      	b.n	800b290 <__lshift+0x1c>
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	f100 0114 	add.w	r1, r0, #20
 800b2b8:	f100 0210 	add.w	r2, r0, #16
 800b2bc:	4618      	mov	r0, r3
 800b2be:	4553      	cmp	r3, sl
 800b2c0:	db33      	blt.n	800b32a <__lshift+0xb6>
 800b2c2:	6920      	ldr	r0, [r4, #16]
 800b2c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2c8:	f104 0314 	add.w	r3, r4, #20
 800b2cc:	f019 091f 	ands.w	r9, r9, #31
 800b2d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b2d8:	d02b      	beq.n	800b332 <__lshift+0xbe>
 800b2da:	f1c9 0e20 	rsb	lr, r9, #32
 800b2de:	468a      	mov	sl, r1
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	6818      	ldr	r0, [r3, #0]
 800b2e4:	fa00 f009 	lsl.w	r0, r0, r9
 800b2e8:	4310      	orrs	r0, r2
 800b2ea:	f84a 0b04 	str.w	r0, [sl], #4
 800b2ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2f2:	459c      	cmp	ip, r3
 800b2f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b2f8:	d8f3      	bhi.n	800b2e2 <__lshift+0x6e>
 800b2fa:	ebac 0304 	sub.w	r3, ip, r4
 800b2fe:	3b15      	subs	r3, #21
 800b300:	f023 0303 	bic.w	r3, r3, #3
 800b304:	3304      	adds	r3, #4
 800b306:	f104 0015 	add.w	r0, r4, #21
 800b30a:	4560      	cmp	r0, ip
 800b30c:	bf88      	it	hi
 800b30e:	2304      	movhi	r3, #4
 800b310:	50ca      	str	r2, [r1, r3]
 800b312:	b10a      	cbz	r2, 800b318 <__lshift+0xa4>
 800b314:	f108 0602 	add.w	r6, r8, #2
 800b318:	3e01      	subs	r6, #1
 800b31a:	4638      	mov	r0, r7
 800b31c:	612e      	str	r6, [r5, #16]
 800b31e:	4621      	mov	r1, r4
 800b320:	f7ff fe15 	bl	800af4e <_Bfree>
 800b324:	4628      	mov	r0, r5
 800b326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b32a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b32e:	3301      	adds	r3, #1
 800b330:	e7c5      	b.n	800b2be <__lshift+0x4a>
 800b332:	3904      	subs	r1, #4
 800b334:	f853 2b04 	ldr.w	r2, [r3], #4
 800b338:	f841 2f04 	str.w	r2, [r1, #4]!
 800b33c:	459c      	cmp	ip, r3
 800b33e:	d8f9      	bhi.n	800b334 <__lshift+0xc0>
 800b340:	e7ea      	b.n	800b318 <__lshift+0xa4>
 800b342:	bf00      	nop
 800b344:	0800cb3d 	.word	0x0800cb3d
 800b348:	0800cba6 	.word	0x0800cba6

0800b34c <__mcmp>:
 800b34c:	690a      	ldr	r2, [r1, #16]
 800b34e:	4603      	mov	r3, r0
 800b350:	6900      	ldr	r0, [r0, #16]
 800b352:	1a80      	subs	r0, r0, r2
 800b354:	b530      	push	{r4, r5, lr}
 800b356:	d10e      	bne.n	800b376 <__mcmp+0x2a>
 800b358:	3314      	adds	r3, #20
 800b35a:	3114      	adds	r1, #20
 800b35c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b360:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b364:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b368:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b36c:	4295      	cmp	r5, r2
 800b36e:	d003      	beq.n	800b378 <__mcmp+0x2c>
 800b370:	d205      	bcs.n	800b37e <__mcmp+0x32>
 800b372:	f04f 30ff 	mov.w	r0, #4294967295
 800b376:	bd30      	pop	{r4, r5, pc}
 800b378:	42a3      	cmp	r3, r4
 800b37a:	d3f3      	bcc.n	800b364 <__mcmp+0x18>
 800b37c:	e7fb      	b.n	800b376 <__mcmp+0x2a>
 800b37e:	2001      	movs	r0, #1
 800b380:	e7f9      	b.n	800b376 <__mcmp+0x2a>
	...

0800b384 <__mdiff>:
 800b384:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b388:	4689      	mov	r9, r1
 800b38a:	4606      	mov	r6, r0
 800b38c:	4611      	mov	r1, r2
 800b38e:	4648      	mov	r0, r9
 800b390:	4614      	mov	r4, r2
 800b392:	f7ff ffdb 	bl	800b34c <__mcmp>
 800b396:	1e05      	subs	r5, r0, #0
 800b398:	d112      	bne.n	800b3c0 <__mdiff+0x3c>
 800b39a:	4629      	mov	r1, r5
 800b39c:	4630      	mov	r0, r6
 800b39e:	f7ff fdb1 	bl	800af04 <_Balloc>
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	b928      	cbnz	r0, 800b3b2 <__mdiff+0x2e>
 800b3a6:	4b3f      	ldr	r3, [pc, #252]	@ (800b4a4 <__mdiff+0x120>)
 800b3a8:	f240 2137 	movw	r1, #567	@ 0x237
 800b3ac:	483e      	ldr	r0, [pc, #248]	@ (800b4a8 <__mdiff+0x124>)
 800b3ae:	f000 f959 	bl	800b664 <__assert_func>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3b8:	4610      	mov	r0, r2
 800b3ba:	b003      	add	sp, #12
 800b3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3c0:	bfbc      	itt	lt
 800b3c2:	464b      	movlt	r3, r9
 800b3c4:	46a1      	movlt	r9, r4
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b3cc:	bfba      	itte	lt
 800b3ce:	461c      	movlt	r4, r3
 800b3d0:	2501      	movlt	r5, #1
 800b3d2:	2500      	movge	r5, #0
 800b3d4:	f7ff fd96 	bl	800af04 <_Balloc>
 800b3d8:	4602      	mov	r2, r0
 800b3da:	b918      	cbnz	r0, 800b3e4 <__mdiff+0x60>
 800b3dc:	4b31      	ldr	r3, [pc, #196]	@ (800b4a4 <__mdiff+0x120>)
 800b3de:	f240 2145 	movw	r1, #581	@ 0x245
 800b3e2:	e7e3      	b.n	800b3ac <__mdiff+0x28>
 800b3e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b3e8:	6926      	ldr	r6, [r4, #16]
 800b3ea:	60c5      	str	r5, [r0, #12]
 800b3ec:	f109 0310 	add.w	r3, r9, #16
 800b3f0:	f109 0514 	add.w	r5, r9, #20
 800b3f4:	f104 0e14 	add.w	lr, r4, #20
 800b3f8:	f100 0b14 	add.w	fp, r0, #20
 800b3fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b400:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b404:	9301      	str	r3, [sp, #4]
 800b406:	46d9      	mov	r9, fp
 800b408:	f04f 0c00 	mov.w	ip, #0
 800b40c:	9b01      	ldr	r3, [sp, #4]
 800b40e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b412:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b416:	9301      	str	r3, [sp, #4]
 800b418:	fa1f f38a 	uxth.w	r3, sl
 800b41c:	4619      	mov	r1, r3
 800b41e:	b283      	uxth	r3, r0
 800b420:	1acb      	subs	r3, r1, r3
 800b422:	0c00      	lsrs	r0, r0, #16
 800b424:	4463      	add	r3, ip
 800b426:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b42a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b42e:	b29b      	uxth	r3, r3
 800b430:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b434:	4576      	cmp	r6, lr
 800b436:	f849 3b04 	str.w	r3, [r9], #4
 800b43a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b43e:	d8e5      	bhi.n	800b40c <__mdiff+0x88>
 800b440:	1b33      	subs	r3, r6, r4
 800b442:	3b15      	subs	r3, #21
 800b444:	f023 0303 	bic.w	r3, r3, #3
 800b448:	3415      	adds	r4, #21
 800b44a:	3304      	adds	r3, #4
 800b44c:	42a6      	cmp	r6, r4
 800b44e:	bf38      	it	cc
 800b450:	2304      	movcc	r3, #4
 800b452:	441d      	add	r5, r3
 800b454:	445b      	add	r3, fp
 800b456:	461e      	mov	r6, r3
 800b458:	462c      	mov	r4, r5
 800b45a:	4544      	cmp	r4, r8
 800b45c:	d30e      	bcc.n	800b47c <__mdiff+0xf8>
 800b45e:	f108 0103 	add.w	r1, r8, #3
 800b462:	1b49      	subs	r1, r1, r5
 800b464:	f021 0103 	bic.w	r1, r1, #3
 800b468:	3d03      	subs	r5, #3
 800b46a:	45a8      	cmp	r8, r5
 800b46c:	bf38      	it	cc
 800b46e:	2100      	movcc	r1, #0
 800b470:	440b      	add	r3, r1
 800b472:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b476:	b191      	cbz	r1, 800b49e <__mdiff+0x11a>
 800b478:	6117      	str	r7, [r2, #16]
 800b47a:	e79d      	b.n	800b3b8 <__mdiff+0x34>
 800b47c:	f854 1b04 	ldr.w	r1, [r4], #4
 800b480:	46e6      	mov	lr, ip
 800b482:	0c08      	lsrs	r0, r1, #16
 800b484:	fa1c fc81 	uxtah	ip, ip, r1
 800b488:	4471      	add	r1, lr
 800b48a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b48e:	b289      	uxth	r1, r1
 800b490:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b494:	f846 1b04 	str.w	r1, [r6], #4
 800b498:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b49c:	e7dd      	b.n	800b45a <__mdiff+0xd6>
 800b49e:	3f01      	subs	r7, #1
 800b4a0:	e7e7      	b.n	800b472 <__mdiff+0xee>
 800b4a2:	bf00      	nop
 800b4a4:	0800cb3d 	.word	0x0800cb3d
 800b4a8:	0800cba6 	.word	0x0800cba6

0800b4ac <__d2b>:
 800b4ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4b0:	460f      	mov	r7, r1
 800b4b2:	2101      	movs	r1, #1
 800b4b4:	ec59 8b10 	vmov	r8, r9, d0
 800b4b8:	4616      	mov	r6, r2
 800b4ba:	f7ff fd23 	bl	800af04 <_Balloc>
 800b4be:	4604      	mov	r4, r0
 800b4c0:	b930      	cbnz	r0, 800b4d0 <__d2b+0x24>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	4b23      	ldr	r3, [pc, #140]	@ (800b554 <__d2b+0xa8>)
 800b4c6:	4824      	ldr	r0, [pc, #144]	@ (800b558 <__d2b+0xac>)
 800b4c8:	f240 310f 	movw	r1, #783	@ 0x30f
 800b4cc:	f000 f8ca 	bl	800b664 <__assert_func>
 800b4d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b4d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b4d8:	b10d      	cbz	r5, 800b4de <__d2b+0x32>
 800b4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4de:	9301      	str	r3, [sp, #4]
 800b4e0:	f1b8 0300 	subs.w	r3, r8, #0
 800b4e4:	d023      	beq.n	800b52e <__d2b+0x82>
 800b4e6:	4668      	mov	r0, sp
 800b4e8:	9300      	str	r3, [sp, #0]
 800b4ea:	f7ff fd9e 	bl	800b02a <__lo0bits>
 800b4ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b4f2:	b1d0      	cbz	r0, 800b52a <__d2b+0x7e>
 800b4f4:	f1c0 0320 	rsb	r3, r0, #32
 800b4f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b4fc:	430b      	orrs	r3, r1
 800b4fe:	40c2      	lsrs	r2, r0
 800b500:	6163      	str	r3, [r4, #20]
 800b502:	9201      	str	r2, [sp, #4]
 800b504:	9b01      	ldr	r3, [sp, #4]
 800b506:	61a3      	str	r3, [r4, #24]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	bf0c      	ite	eq
 800b50c:	2201      	moveq	r2, #1
 800b50e:	2202      	movne	r2, #2
 800b510:	6122      	str	r2, [r4, #16]
 800b512:	b1a5      	cbz	r5, 800b53e <__d2b+0x92>
 800b514:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b518:	4405      	add	r5, r0
 800b51a:	603d      	str	r5, [r7, #0]
 800b51c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b520:	6030      	str	r0, [r6, #0]
 800b522:	4620      	mov	r0, r4
 800b524:	b003      	add	sp, #12
 800b526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b52a:	6161      	str	r1, [r4, #20]
 800b52c:	e7ea      	b.n	800b504 <__d2b+0x58>
 800b52e:	a801      	add	r0, sp, #4
 800b530:	f7ff fd7b 	bl	800b02a <__lo0bits>
 800b534:	9b01      	ldr	r3, [sp, #4]
 800b536:	6163      	str	r3, [r4, #20]
 800b538:	3020      	adds	r0, #32
 800b53a:	2201      	movs	r2, #1
 800b53c:	e7e8      	b.n	800b510 <__d2b+0x64>
 800b53e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b542:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b546:	6038      	str	r0, [r7, #0]
 800b548:	6918      	ldr	r0, [r3, #16]
 800b54a:	f7ff fd4f 	bl	800afec <__hi0bits>
 800b54e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b552:	e7e5      	b.n	800b520 <__d2b+0x74>
 800b554:	0800cb3d 	.word	0x0800cb3d
 800b558:	0800cba6 	.word	0x0800cba6

0800b55c <__ssputs_r>:
 800b55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b560:	688e      	ldr	r6, [r1, #8]
 800b562:	461f      	mov	r7, r3
 800b564:	42be      	cmp	r6, r7
 800b566:	680b      	ldr	r3, [r1, #0]
 800b568:	4682      	mov	sl, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	4690      	mov	r8, r2
 800b56e:	d82d      	bhi.n	800b5cc <__ssputs_r+0x70>
 800b570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b574:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b578:	d026      	beq.n	800b5c8 <__ssputs_r+0x6c>
 800b57a:	6965      	ldr	r5, [r4, #20]
 800b57c:	6909      	ldr	r1, [r1, #16]
 800b57e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b582:	eba3 0901 	sub.w	r9, r3, r1
 800b586:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b58a:	1c7b      	adds	r3, r7, #1
 800b58c:	444b      	add	r3, r9
 800b58e:	106d      	asrs	r5, r5, #1
 800b590:	429d      	cmp	r5, r3
 800b592:	bf38      	it	cc
 800b594:	461d      	movcc	r5, r3
 800b596:	0553      	lsls	r3, r2, #21
 800b598:	d527      	bpl.n	800b5ea <__ssputs_r+0x8e>
 800b59a:	4629      	mov	r1, r5
 800b59c:	f7fd f870 	bl	8008680 <_malloc_r>
 800b5a0:	4606      	mov	r6, r0
 800b5a2:	b360      	cbz	r0, 800b5fe <__ssputs_r+0xa2>
 800b5a4:	6921      	ldr	r1, [r4, #16]
 800b5a6:	464a      	mov	r2, r9
 800b5a8:	f000 f84d 	bl	800b646 <memcpy>
 800b5ac:	89a3      	ldrh	r3, [r4, #12]
 800b5ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5b6:	81a3      	strh	r3, [r4, #12]
 800b5b8:	6126      	str	r6, [r4, #16]
 800b5ba:	6165      	str	r5, [r4, #20]
 800b5bc:	444e      	add	r6, r9
 800b5be:	eba5 0509 	sub.w	r5, r5, r9
 800b5c2:	6026      	str	r6, [r4, #0]
 800b5c4:	60a5      	str	r5, [r4, #8]
 800b5c6:	463e      	mov	r6, r7
 800b5c8:	42be      	cmp	r6, r7
 800b5ca:	d900      	bls.n	800b5ce <__ssputs_r+0x72>
 800b5cc:	463e      	mov	r6, r7
 800b5ce:	6820      	ldr	r0, [r4, #0]
 800b5d0:	4632      	mov	r2, r6
 800b5d2:	4641      	mov	r1, r8
 800b5d4:	f000 f81d 	bl	800b612 <memmove>
 800b5d8:	68a3      	ldr	r3, [r4, #8]
 800b5da:	1b9b      	subs	r3, r3, r6
 800b5dc:	60a3      	str	r3, [r4, #8]
 800b5de:	6823      	ldr	r3, [r4, #0]
 800b5e0:	4433      	add	r3, r6
 800b5e2:	6023      	str	r3, [r4, #0]
 800b5e4:	2000      	movs	r0, #0
 800b5e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ea:	462a      	mov	r2, r5
 800b5ec:	f000 f8a0 	bl	800b730 <_realloc_r>
 800b5f0:	4606      	mov	r6, r0
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d1e0      	bne.n	800b5b8 <__ssputs_r+0x5c>
 800b5f6:	6921      	ldr	r1, [r4, #16]
 800b5f8:	4650      	mov	r0, sl
 800b5fa:	f7fc ff81 	bl	8008500 <_free_r>
 800b5fe:	230c      	movs	r3, #12
 800b600:	f8ca 3000 	str.w	r3, [sl]
 800b604:	89a3      	ldrh	r3, [r4, #12]
 800b606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b60a:	81a3      	strh	r3, [r4, #12]
 800b60c:	f04f 30ff 	mov.w	r0, #4294967295
 800b610:	e7e9      	b.n	800b5e6 <__ssputs_r+0x8a>

0800b612 <memmove>:
 800b612:	4288      	cmp	r0, r1
 800b614:	b510      	push	{r4, lr}
 800b616:	eb01 0402 	add.w	r4, r1, r2
 800b61a:	d902      	bls.n	800b622 <memmove+0x10>
 800b61c:	4284      	cmp	r4, r0
 800b61e:	4623      	mov	r3, r4
 800b620:	d807      	bhi.n	800b632 <memmove+0x20>
 800b622:	1e43      	subs	r3, r0, #1
 800b624:	42a1      	cmp	r1, r4
 800b626:	d008      	beq.n	800b63a <memmove+0x28>
 800b628:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b62c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b630:	e7f8      	b.n	800b624 <memmove+0x12>
 800b632:	4402      	add	r2, r0
 800b634:	4601      	mov	r1, r0
 800b636:	428a      	cmp	r2, r1
 800b638:	d100      	bne.n	800b63c <memmove+0x2a>
 800b63a:	bd10      	pop	{r4, pc}
 800b63c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b640:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b644:	e7f7      	b.n	800b636 <memmove+0x24>

0800b646 <memcpy>:
 800b646:	440a      	add	r2, r1
 800b648:	4291      	cmp	r1, r2
 800b64a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b64e:	d100      	bne.n	800b652 <memcpy+0xc>
 800b650:	4770      	bx	lr
 800b652:	b510      	push	{r4, lr}
 800b654:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b658:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b65c:	4291      	cmp	r1, r2
 800b65e:	d1f9      	bne.n	800b654 <memcpy+0xe>
 800b660:	bd10      	pop	{r4, pc}
	...

0800b664 <__assert_func>:
 800b664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b666:	4614      	mov	r4, r2
 800b668:	461a      	mov	r2, r3
 800b66a:	4b09      	ldr	r3, [pc, #36]	@ (800b690 <__assert_func+0x2c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	4605      	mov	r5, r0
 800b670:	68d8      	ldr	r0, [r3, #12]
 800b672:	b14c      	cbz	r4, 800b688 <__assert_func+0x24>
 800b674:	4b07      	ldr	r3, [pc, #28]	@ (800b694 <__assert_func+0x30>)
 800b676:	9100      	str	r1, [sp, #0]
 800b678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b67c:	4906      	ldr	r1, [pc, #24]	@ (800b698 <__assert_func+0x34>)
 800b67e:	462b      	mov	r3, r5
 800b680:	f000 fa0c 	bl	800ba9c <fiprintf>
 800b684:	f001 f894 	bl	800c7b0 <abort>
 800b688:	4b04      	ldr	r3, [pc, #16]	@ (800b69c <__assert_func+0x38>)
 800b68a:	461c      	mov	r4, r3
 800b68c:	e7f3      	b.n	800b676 <__assert_func+0x12>
 800b68e:	bf00      	nop
 800b690:	200000c0 	.word	0x200000c0
 800b694:	0800cc09 	.word	0x0800cc09
 800b698:	0800cc16 	.word	0x0800cc16
 800b69c:	0800cc44 	.word	0x0800cc44

0800b6a0 <_calloc_r>:
 800b6a0:	b538      	push	{r3, r4, r5, lr}
 800b6a2:	fba1 1502 	umull	r1, r5, r1, r2
 800b6a6:	b935      	cbnz	r5, 800b6b6 <_calloc_r+0x16>
 800b6a8:	f7fc ffea 	bl	8008680 <_malloc_r>
 800b6ac:	4604      	mov	r4, r0
 800b6ae:	b938      	cbnz	r0, 800b6c0 <_calloc_r+0x20>
 800b6b0:	2400      	movs	r4, #0
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	bd38      	pop	{r3, r4, r5, pc}
 800b6b6:	f7fc fe8f 	bl	80083d8 <__errno>
 800b6ba:	230c      	movs	r3, #12
 800b6bc:	6003      	str	r3, [r0, #0]
 800b6be:	e7f7      	b.n	800b6b0 <_calloc_r+0x10>
 800b6c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b6c4:	f022 0203 	bic.w	r2, r2, #3
 800b6c8:	3a04      	subs	r2, #4
 800b6ca:	2a24      	cmp	r2, #36	@ 0x24
 800b6cc:	d819      	bhi.n	800b702 <_calloc_r+0x62>
 800b6ce:	2a13      	cmp	r2, #19
 800b6d0:	d915      	bls.n	800b6fe <_calloc_r+0x5e>
 800b6d2:	2a1b      	cmp	r2, #27
 800b6d4:	e9c0 5500 	strd	r5, r5, [r0]
 800b6d8:	d806      	bhi.n	800b6e8 <_calloc_r+0x48>
 800b6da:	f100 0308 	add.w	r3, r0, #8
 800b6de:	2200      	movs	r2, #0
 800b6e0:	e9c3 2200 	strd	r2, r2, [r3]
 800b6e4:	609a      	str	r2, [r3, #8]
 800b6e6:	e7e4      	b.n	800b6b2 <_calloc_r+0x12>
 800b6e8:	2a24      	cmp	r2, #36	@ 0x24
 800b6ea:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800b6ee:	bf11      	iteee	ne
 800b6f0:	f100 0310 	addne.w	r3, r0, #16
 800b6f4:	6105      	streq	r5, [r0, #16]
 800b6f6:	f100 0318 	addeq.w	r3, r0, #24
 800b6fa:	6145      	streq	r5, [r0, #20]
 800b6fc:	e7ef      	b.n	800b6de <_calloc_r+0x3e>
 800b6fe:	4603      	mov	r3, r0
 800b700:	e7ed      	b.n	800b6de <_calloc_r+0x3e>
 800b702:	4629      	mov	r1, r5
 800b704:	f7fc fe1a 	bl	800833c <memset>
 800b708:	e7d3      	b.n	800b6b2 <_calloc_r+0x12>

0800b70a <__ascii_mbtowc>:
 800b70a:	b082      	sub	sp, #8
 800b70c:	b901      	cbnz	r1, 800b710 <__ascii_mbtowc+0x6>
 800b70e:	a901      	add	r1, sp, #4
 800b710:	b142      	cbz	r2, 800b724 <__ascii_mbtowc+0x1a>
 800b712:	b14b      	cbz	r3, 800b728 <__ascii_mbtowc+0x1e>
 800b714:	7813      	ldrb	r3, [r2, #0]
 800b716:	600b      	str	r3, [r1, #0]
 800b718:	7812      	ldrb	r2, [r2, #0]
 800b71a:	1e10      	subs	r0, r2, #0
 800b71c:	bf18      	it	ne
 800b71e:	2001      	movne	r0, #1
 800b720:	b002      	add	sp, #8
 800b722:	4770      	bx	lr
 800b724:	4610      	mov	r0, r2
 800b726:	e7fb      	b.n	800b720 <__ascii_mbtowc+0x16>
 800b728:	f06f 0001 	mvn.w	r0, #1
 800b72c:	e7f8      	b.n	800b720 <__ascii_mbtowc+0x16>
	...

0800b730 <_realloc_r>:
 800b730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	4682      	mov	sl, r0
 800b736:	4693      	mov	fp, r2
 800b738:	460c      	mov	r4, r1
 800b73a:	b929      	cbnz	r1, 800b748 <_realloc_r+0x18>
 800b73c:	4611      	mov	r1, r2
 800b73e:	b003      	add	sp, #12
 800b740:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b744:	f7fc bf9c 	b.w	8008680 <_malloc_r>
 800b748:	f7fd f9d4 	bl	8008af4 <__malloc_lock>
 800b74c:	f10b 080b 	add.w	r8, fp, #11
 800b750:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b754:	f1b8 0f16 	cmp.w	r8, #22
 800b758:	f1a4 0908 	sub.w	r9, r4, #8
 800b75c:	f025 0603 	bic.w	r6, r5, #3
 800b760:	d908      	bls.n	800b774 <_realloc_r+0x44>
 800b762:	f038 0807 	bics.w	r8, r8, #7
 800b766:	d507      	bpl.n	800b778 <_realloc_r+0x48>
 800b768:	230c      	movs	r3, #12
 800b76a:	f8ca 3000 	str.w	r3, [sl]
 800b76e:	f04f 0b00 	mov.w	fp, #0
 800b772:	e032      	b.n	800b7da <_realloc_r+0xaa>
 800b774:	f04f 0810 	mov.w	r8, #16
 800b778:	45c3      	cmp	fp, r8
 800b77a:	d8f5      	bhi.n	800b768 <_realloc_r+0x38>
 800b77c:	4546      	cmp	r6, r8
 800b77e:	f280 8174 	bge.w	800ba6a <_realloc_r+0x33a>
 800b782:	4b9e      	ldr	r3, [pc, #632]	@ (800b9fc <_realloc_r+0x2cc>)
 800b784:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800b788:	eb09 0106 	add.w	r1, r9, r6
 800b78c:	458c      	cmp	ip, r1
 800b78e:	6848      	ldr	r0, [r1, #4]
 800b790:	d005      	beq.n	800b79e <_realloc_r+0x6e>
 800b792:	f020 0201 	bic.w	r2, r0, #1
 800b796:	440a      	add	r2, r1
 800b798:	6852      	ldr	r2, [r2, #4]
 800b79a:	07d7      	lsls	r7, r2, #31
 800b79c:	d449      	bmi.n	800b832 <_realloc_r+0x102>
 800b79e:	f020 0003 	bic.w	r0, r0, #3
 800b7a2:	458c      	cmp	ip, r1
 800b7a4:	eb06 0700 	add.w	r7, r6, r0
 800b7a8:	d11b      	bne.n	800b7e2 <_realloc_r+0xb2>
 800b7aa:	f108 0210 	add.w	r2, r8, #16
 800b7ae:	42ba      	cmp	r2, r7
 800b7b0:	dc41      	bgt.n	800b836 <_realloc_r+0x106>
 800b7b2:	eb09 0208 	add.w	r2, r9, r8
 800b7b6:	eba7 0708 	sub.w	r7, r7, r8
 800b7ba:	f047 0701 	orr.w	r7, r7, #1
 800b7be:	609a      	str	r2, [r3, #8]
 800b7c0:	6057      	str	r7, [r2, #4]
 800b7c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b7c6:	f003 0301 	and.w	r3, r3, #1
 800b7ca:	ea43 0308 	orr.w	r3, r3, r8
 800b7ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800b7d2:	4650      	mov	r0, sl
 800b7d4:	f7fd f994 	bl	8008b00 <__malloc_unlock>
 800b7d8:	46a3      	mov	fp, r4
 800b7da:	4658      	mov	r0, fp
 800b7dc:	b003      	add	sp, #12
 800b7de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7e2:	45b8      	cmp	r8, r7
 800b7e4:	dc27      	bgt.n	800b836 <_realloc_r+0x106>
 800b7e6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800b7ea:	60d3      	str	r3, [r2, #12]
 800b7ec:	609a      	str	r2, [r3, #8]
 800b7ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b7f2:	eba7 0008 	sub.w	r0, r7, r8
 800b7f6:	280f      	cmp	r0, #15
 800b7f8:	f003 0301 	and.w	r3, r3, #1
 800b7fc:	eb09 0207 	add.w	r2, r9, r7
 800b800:	f240 8135 	bls.w	800ba6e <_realloc_r+0x33e>
 800b804:	eb09 0108 	add.w	r1, r9, r8
 800b808:	ea48 0303 	orr.w	r3, r8, r3
 800b80c:	f040 0001 	orr.w	r0, r0, #1
 800b810:	f8c9 3004 	str.w	r3, [r9, #4]
 800b814:	6048      	str	r0, [r1, #4]
 800b816:	6853      	ldr	r3, [r2, #4]
 800b818:	f043 0301 	orr.w	r3, r3, #1
 800b81c:	6053      	str	r3, [r2, #4]
 800b81e:	3108      	adds	r1, #8
 800b820:	4650      	mov	r0, sl
 800b822:	f7fc fe6d 	bl	8008500 <_free_r>
 800b826:	4650      	mov	r0, sl
 800b828:	f7fd f96a 	bl	8008b00 <__malloc_unlock>
 800b82c:	f109 0b08 	add.w	fp, r9, #8
 800b830:	e7d3      	b.n	800b7da <_realloc_r+0xaa>
 800b832:	2000      	movs	r0, #0
 800b834:	4601      	mov	r1, r0
 800b836:	07ea      	lsls	r2, r5, #31
 800b838:	f100 80c7 	bmi.w	800b9ca <_realloc_r+0x29a>
 800b83c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b840:	eba9 0505 	sub.w	r5, r9, r5
 800b844:	686a      	ldr	r2, [r5, #4]
 800b846:	f022 0203 	bic.w	r2, r2, #3
 800b84a:	4432      	add	r2, r6
 800b84c:	9201      	str	r2, [sp, #4]
 800b84e:	2900      	cmp	r1, #0
 800b850:	f000 8086 	beq.w	800b960 <_realloc_r+0x230>
 800b854:	458c      	cmp	ip, r1
 800b856:	eb00 0702 	add.w	r7, r0, r2
 800b85a:	d149      	bne.n	800b8f0 <_realloc_r+0x1c0>
 800b85c:	f108 0210 	add.w	r2, r8, #16
 800b860:	42ba      	cmp	r2, r7
 800b862:	dc7d      	bgt.n	800b960 <_realloc_r+0x230>
 800b864:	46ab      	mov	fp, r5
 800b866:	68ea      	ldr	r2, [r5, #12]
 800b868:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800b86c:	60ca      	str	r2, [r1, #12]
 800b86e:	6091      	str	r1, [r2, #8]
 800b870:	1f32      	subs	r2, r6, #4
 800b872:	2a24      	cmp	r2, #36	@ 0x24
 800b874:	d836      	bhi.n	800b8e4 <_realloc_r+0x1b4>
 800b876:	2a13      	cmp	r2, #19
 800b878:	d932      	bls.n	800b8e0 <_realloc_r+0x1b0>
 800b87a:	6821      	ldr	r1, [r4, #0]
 800b87c:	60a9      	str	r1, [r5, #8]
 800b87e:	6861      	ldr	r1, [r4, #4]
 800b880:	60e9      	str	r1, [r5, #12]
 800b882:	2a1b      	cmp	r2, #27
 800b884:	d81a      	bhi.n	800b8bc <_realloc_r+0x18c>
 800b886:	3408      	adds	r4, #8
 800b888:	f105 0210 	add.w	r2, r5, #16
 800b88c:	6821      	ldr	r1, [r4, #0]
 800b88e:	6011      	str	r1, [r2, #0]
 800b890:	6861      	ldr	r1, [r4, #4]
 800b892:	6051      	str	r1, [r2, #4]
 800b894:	68a1      	ldr	r1, [r4, #8]
 800b896:	6091      	str	r1, [r2, #8]
 800b898:	eb05 0208 	add.w	r2, r5, r8
 800b89c:	eba7 0708 	sub.w	r7, r7, r8
 800b8a0:	f047 0701 	orr.w	r7, r7, #1
 800b8a4:	609a      	str	r2, [r3, #8]
 800b8a6:	6057      	str	r7, [r2, #4]
 800b8a8:	686b      	ldr	r3, [r5, #4]
 800b8aa:	f003 0301 	and.w	r3, r3, #1
 800b8ae:	ea43 0308 	orr.w	r3, r3, r8
 800b8b2:	606b      	str	r3, [r5, #4]
 800b8b4:	4650      	mov	r0, sl
 800b8b6:	f7fd f923 	bl	8008b00 <__malloc_unlock>
 800b8ba:	e78e      	b.n	800b7da <_realloc_r+0xaa>
 800b8bc:	68a1      	ldr	r1, [r4, #8]
 800b8be:	6129      	str	r1, [r5, #16]
 800b8c0:	68e1      	ldr	r1, [r4, #12]
 800b8c2:	6169      	str	r1, [r5, #20]
 800b8c4:	2a24      	cmp	r2, #36	@ 0x24
 800b8c6:	bf01      	itttt	eq
 800b8c8:	6922      	ldreq	r2, [r4, #16]
 800b8ca:	61aa      	streq	r2, [r5, #24]
 800b8cc:	6961      	ldreq	r1, [r4, #20]
 800b8ce:	61e9      	streq	r1, [r5, #28]
 800b8d0:	bf19      	ittee	ne
 800b8d2:	3410      	addne	r4, #16
 800b8d4:	f105 0218 	addne.w	r2, r5, #24
 800b8d8:	f105 0220 	addeq.w	r2, r5, #32
 800b8dc:	3418      	addeq	r4, #24
 800b8de:	e7d5      	b.n	800b88c <_realloc_r+0x15c>
 800b8e0:	465a      	mov	r2, fp
 800b8e2:	e7d3      	b.n	800b88c <_realloc_r+0x15c>
 800b8e4:	4621      	mov	r1, r4
 800b8e6:	4658      	mov	r0, fp
 800b8e8:	f7ff fe93 	bl	800b612 <memmove>
 800b8ec:	4b43      	ldr	r3, [pc, #268]	@ (800b9fc <_realloc_r+0x2cc>)
 800b8ee:	e7d3      	b.n	800b898 <_realloc_r+0x168>
 800b8f0:	45b8      	cmp	r8, r7
 800b8f2:	dc35      	bgt.n	800b960 <_realloc_r+0x230>
 800b8f4:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800b8f8:	4628      	mov	r0, r5
 800b8fa:	60d3      	str	r3, [r2, #12]
 800b8fc:	609a      	str	r2, [r3, #8]
 800b8fe:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b902:	68eb      	ldr	r3, [r5, #12]
 800b904:	60d3      	str	r3, [r2, #12]
 800b906:	609a      	str	r2, [r3, #8]
 800b908:	1f32      	subs	r2, r6, #4
 800b90a:	2a24      	cmp	r2, #36	@ 0x24
 800b90c:	d824      	bhi.n	800b958 <_realloc_r+0x228>
 800b90e:	2a13      	cmp	r2, #19
 800b910:	d908      	bls.n	800b924 <_realloc_r+0x1f4>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	60ab      	str	r3, [r5, #8]
 800b916:	6863      	ldr	r3, [r4, #4]
 800b918:	60eb      	str	r3, [r5, #12]
 800b91a:	2a1b      	cmp	r2, #27
 800b91c:	d80a      	bhi.n	800b934 <_realloc_r+0x204>
 800b91e:	3408      	adds	r4, #8
 800b920:	f105 0010 	add.w	r0, r5, #16
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	6003      	str	r3, [r0, #0]
 800b928:	6863      	ldr	r3, [r4, #4]
 800b92a:	6043      	str	r3, [r0, #4]
 800b92c:	68a3      	ldr	r3, [r4, #8]
 800b92e:	6083      	str	r3, [r0, #8]
 800b930:	46a9      	mov	r9, r5
 800b932:	e75c      	b.n	800b7ee <_realloc_r+0xbe>
 800b934:	68a3      	ldr	r3, [r4, #8]
 800b936:	612b      	str	r3, [r5, #16]
 800b938:	68e3      	ldr	r3, [r4, #12]
 800b93a:	616b      	str	r3, [r5, #20]
 800b93c:	2a24      	cmp	r2, #36	@ 0x24
 800b93e:	bf01      	itttt	eq
 800b940:	6923      	ldreq	r3, [r4, #16]
 800b942:	61ab      	streq	r3, [r5, #24]
 800b944:	6963      	ldreq	r3, [r4, #20]
 800b946:	61eb      	streq	r3, [r5, #28]
 800b948:	bf19      	ittee	ne
 800b94a:	3410      	addne	r4, #16
 800b94c:	f105 0018 	addne.w	r0, r5, #24
 800b950:	f105 0020 	addeq.w	r0, r5, #32
 800b954:	3418      	addeq	r4, #24
 800b956:	e7e5      	b.n	800b924 <_realloc_r+0x1f4>
 800b958:	4621      	mov	r1, r4
 800b95a:	f7ff fe5a 	bl	800b612 <memmove>
 800b95e:	e7e7      	b.n	800b930 <_realloc_r+0x200>
 800b960:	9b01      	ldr	r3, [sp, #4]
 800b962:	4598      	cmp	r8, r3
 800b964:	dc31      	bgt.n	800b9ca <_realloc_r+0x29a>
 800b966:	4628      	mov	r0, r5
 800b968:	68eb      	ldr	r3, [r5, #12]
 800b96a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b96e:	60d3      	str	r3, [r2, #12]
 800b970:	609a      	str	r2, [r3, #8]
 800b972:	1f32      	subs	r2, r6, #4
 800b974:	2a24      	cmp	r2, #36	@ 0x24
 800b976:	d824      	bhi.n	800b9c2 <_realloc_r+0x292>
 800b978:	2a13      	cmp	r2, #19
 800b97a:	d908      	bls.n	800b98e <_realloc_r+0x25e>
 800b97c:	6823      	ldr	r3, [r4, #0]
 800b97e:	60ab      	str	r3, [r5, #8]
 800b980:	6863      	ldr	r3, [r4, #4]
 800b982:	60eb      	str	r3, [r5, #12]
 800b984:	2a1b      	cmp	r2, #27
 800b986:	d80a      	bhi.n	800b99e <_realloc_r+0x26e>
 800b988:	3408      	adds	r4, #8
 800b98a:	f105 0010 	add.w	r0, r5, #16
 800b98e:	6823      	ldr	r3, [r4, #0]
 800b990:	6003      	str	r3, [r0, #0]
 800b992:	6863      	ldr	r3, [r4, #4]
 800b994:	6043      	str	r3, [r0, #4]
 800b996:	68a3      	ldr	r3, [r4, #8]
 800b998:	6083      	str	r3, [r0, #8]
 800b99a:	9f01      	ldr	r7, [sp, #4]
 800b99c:	e7c8      	b.n	800b930 <_realloc_r+0x200>
 800b99e:	68a3      	ldr	r3, [r4, #8]
 800b9a0:	612b      	str	r3, [r5, #16]
 800b9a2:	68e3      	ldr	r3, [r4, #12]
 800b9a4:	616b      	str	r3, [r5, #20]
 800b9a6:	2a24      	cmp	r2, #36	@ 0x24
 800b9a8:	bf01      	itttt	eq
 800b9aa:	6923      	ldreq	r3, [r4, #16]
 800b9ac:	61ab      	streq	r3, [r5, #24]
 800b9ae:	6963      	ldreq	r3, [r4, #20]
 800b9b0:	61eb      	streq	r3, [r5, #28]
 800b9b2:	bf19      	ittee	ne
 800b9b4:	3410      	addne	r4, #16
 800b9b6:	f105 0018 	addne.w	r0, r5, #24
 800b9ba:	f105 0020 	addeq.w	r0, r5, #32
 800b9be:	3418      	addeq	r4, #24
 800b9c0:	e7e5      	b.n	800b98e <_realloc_r+0x25e>
 800b9c2:	4621      	mov	r1, r4
 800b9c4:	f7ff fe25 	bl	800b612 <memmove>
 800b9c8:	e7e7      	b.n	800b99a <_realloc_r+0x26a>
 800b9ca:	4659      	mov	r1, fp
 800b9cc:	4650      	mov	r0, sl
 800b9ce:	f7fc fe57 	bl	8008680 <_malloc_r>
 800b9d2:	4683      	mov	fp, r0
 800b9d4:	b918      	cbnz	r0, 800b9de <_realloc_r+0x2ae>
 800b9d6:	4650      	mov	r0, sl
 800b9d8:	f7fd f892 	bl	8008b00 <__malloc_unlock>
 800b9dc:	e6c7      	b.n	800b76e <_realloc_r+0x3e>
 800b9de:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b9e2:	f023 0301 	bic.w	r3, r3, #1
 800b9e6:	444b      	add	r3, r9
 800b9e8:	f1a0 0208 	sub.w	r2, r0, #8
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d107      	bne.n	800ba00 <_realloc_r+0x2d0>
 800b9f0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b9f4:	f027 0703 	bic.w	r7, r7, #3
 800b9f8:	4437      	add	r7, r6
 800b9fa:	e6f8      	b.n	800b7ee <_realloc_r+0xbe>
 800b9fc:	20000214 	.word	0x20000214
 800ba00:	1f32      	subs	r2, r6, #4
 800ba02:	2a24      	cmp	r2, #36	@ 0x24
 800ba04:	d82d      	bhi.n	800ba62 <_realloc_r+0x332>
 800ba06:	2a13      	cmp	r2, #19
 800ba08:	d928      	bls.n	800ba5c <_realloc_r+0x32c>
 800ba0a:	6823      	ldr	r3, [r4, #0]
 800ba0c:	6003      	str	r3, [r0, #0]
 800ba0e:	6863      	ldr	r3, [r4, #4]
 800ba10:	6043      	str	r3, [r0, #4]
 800ba12:	2a1b      	cmp	r2, #27
 800ba14:	d80e      	bhi.n	800ba34 <_realloc_r+0x304>
 800ba16:	f104 0208 	add.w	r2, r4, #8
 800ba1a:	f100 0308 	add.w	r3, r0, #8
 800ba1e:	6811      	ldr	r1, [r2, #0]
 800ba20:	6019      	str	r1, [r3, #0]
 800ba22:	6851      	ldr	r1, [r2, #4]
 800ba24:	6059      	str	r1, [r3, #4]
 800ba26:	6892      	ldr	r2, [r2, #8]
 800ba28:	609a      	str	r2, [r3, #8]
 800ba2a:	4621      	mov	r1, r4
 800ba2c:	4650      	mov	r0, sl
 800ba2e:	f7fc fd67 	bl	8008500 <_free_r>
 800ba32:	e73f      	b.n	800b8b4 <_realloc_r+0x184>
 800ba34:	68a3      	ldr	r3, [r4, #8]
 800ba36:	6083      	str	r3, [r0, #8]
 800ba38:	68e3      	ldr	r3, [r4, #12]
 800ba3a:	60c3      	str	r3, [r0, #12]
 800ba3c:	2a24      	cmp	r2, #36	@ 0x24
 800ba3e:	bf01      	itttt	eq
 800ba40:	6923      	ldreq	r3, [r4, #16]
 800ba42:	6103      	streq	r3, [r0, #16]
 800ba44:	6961      	ldreq	r1, [r4, #20]
 800ba46:	6141      	streq	r1, [r0, #20]
 800ba48:	bf19      	ittee	ne
 800ba4a:	f104 0210 	addne.w	r2, r4, #16
 800ba4e:	f100 0310 	addne.w	r3, r0, #16
 800ba52:	f104 0218 	addeq.w	r2, r4, #24
 800ba56:	f100 0318 	addeq.w	r3, r0, #24
 800ba5a:	e7e0      	b.n	800ba1e <_realloc_r+0x2ee>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	4622      	mov	r2, r4
 800ba60:	e7dd      	b.n	800ba1e <_realloc_r+0x2ee>
 800ba62:	4621      	mov	r1, r4
 800ba64:	f7ff fdd5 	bl	800b612 <memmove>
 800ba68:	e7df      	b.n	800ba2a <_realloc_r+0x2fa>
 800ba6a:	4637      	mov	r7, r6
 800ba6c:	e6bf      	b.n	800b7ee <_realloc_r+0xbe>
 800ba6e:	431f      	orrs	r7, r3
 800ba70:	f8c9 7004 	str.w	r7, [r9, #4]
 800ba74:	6853      	ldr	r3, [r2, #4]
 800ba76:	f043 0301 	orr.w	r3, r3, #1
 800ba7a:	6053      	str	r3, [r2, #4]
 800ba7c:	e6d3      	b.n	800b826 <_realloc_r+0xf6>
 800ba7e:	bf00      	nop

0800ba80 <__ascii_wctomb>:
 800ba80:	4603      	mov	r3, r0
 800ba82:	4608      	mov	r0, r1
 800ba84:	b141      	cbz	r1, 800ba98 <__ascii_wctomb+0x18>
 800ba86:	2aff      	cmp	r2, #255	@ 0xff
 800ba88:	d904      	bls.n	800ba94 <__ascii_wctomb+0x14>
 800ba8a:	228a      	movs	r2, #138	@ 0x8a
 800ba8c:	601a      	str	r2, [r3, #0]
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	4770      	bx	lr
 800ba94:	700a      	strb	r2, [r1, #0]
 800ba96:	2001      	movs	r0, #1
 800ba98:	4770      	bx	lr
	...

0800ba9c <fiprintf>:
 800ba9c:	b40e      	push	{r1, r2, r3}
 800ba9e:	b503      	push	{r0, r1, lr}
 800baa0:	4601      	mov	r1, r0
 800baa2:	ab03      	add	r3, sp, #12
 800baa4:	4805      	ldr	r0, [pc, #20]	@ (800babc <fiprintf+0x20>)
 800baa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baaa:	6800      	ldr	r0, [r0, #0]
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	f000 f807 	bl	800bac0 <_vfiprintf_r>
 800bab2:	b002      	add	sp, #8
 800bab4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bab8:	b003      	add	sp, #12
 800baba:	4770      	bx	lr
 800babc:	200000c0 	.word	0x200000c0

0800bac0 <_vfiprintf_r>:
 800bac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac4:	b0bb      	sub	sp, #236	@ 0xec
 800bac6:	460f      	mov	r7, r1
 800bac8:	4693      	mov	fp, r2
 800baca:	461c      	mov	r4, r3
 800bacc:	461d      	mov	r5, r3
 800bace:	9000      	str	r0, [sp, #0]
 800bad0:	b118      	cbz	r0, 800bada <_vfiprintf_r+0x1a>
 800bad2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800bad4:	b90b      	cbnz	r3, 800bada <_vfiprintf_r+0x1a>
 800bad6:	f7fc fb7b 	bl	80081d0 <__sinit>
 800bada:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800badc:	07da      	lsls	r2, r3, #31
 800bade:	d405      	bmi.n	800baec <_vfiprintf_r+0x2c>
 800bae0:	89bb      	ldrh	r3, [r7, #12]
 800bae2:	059b      	lsls	r3, r3, #22
 800bae4:	d402      	bmi.n	800baec <_vfiprintf_r+0x2c>
 800bae6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bae8:	f7fc fca2 	bl	8008430 <__retarget_lock_acquire_recursive>
 800baec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800baf0:	049e      	lsls	r6, r3, #18
 800baf2:	d406      	bmi.n	800bb02 <_vfiprintf_r+0x42>
 800baf4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800baf6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bafa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bafe:	81bb      	strh	r3, [r7, #12]
 800bb00:	667a      	str	r2, [r7, #100]	@ 0x64
 800bb02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb04:	0498      	lsls	r0, r3, #18
 800bb06:	d508      	bpl.n	800bb1a <_vfiprintf_r+0x5a>
 800bb08:	07d9      	lsls	r1, r3, #31
 800bb0a:	d512      	bpl.n	800bb32 <_vfiprintf_r+0x72>
 800bb0c:	f04f 33ff 	mov.w	r3, #4294967295
 800bb10:	9303      	str	r3, [sp, #12]
 800bb12:	9803      	ldr	r0, [sp, #12]
 800bb14:	b03b      	add	sp, #236	@ 0xec
 800bb16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1a:	89bb      	ldrh	r3, [r7, #12]
 800bb1c:	071a      	lsls	r2, r3, #28
 800bb1e:	d501      	bpl.n	800bb24 <_vfiprintf_r+0x64>
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	b96b      	cbnz	r3, 800bb40 <_vfiprintf_r+0x80>
 800bb24:	9800      	ldr	r0, [sp, #0]
 800bb26:	4639      	mov	r1, r7
 800bb28:	f000 fdec 	bl	800c704 <__swsetup_r>
 800bb2c:	b140      	cbz	r0, 800bb40 <_vfiprintf_r+0x80>
 800bb2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb30:	e7ea      	b.n	800bb08 <_vfiprintf_r+0x48>
 800bb32:	89bb      	ldrh	r3, [r7, #12]
 800bb34:	059b      	lsls	r3, r3, #22
 800bb36:	d4e9      	bmi.n	800bb0c <_vfiprintf_r+0x4c>
 800bb38:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bb3a:	f7fc fc7a 	bl	8008432 <__retarget_lock_release_recursive>
 800bb3e:	e7e5      	b.n	800bb0c <_vfiprintf_r+0x4c>
 800bb40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800bb44:	f003 021a 	and.w	r2, r3, #26
 800bb48:	2a0a      	cmp	r2, #10
 800bb4a:	d114      	bne.n	800bb76 <_vfiprintf_r+0xb6>
 800bb4c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800bb50:	2a00      	cmp	r2, #0
 800bb52:	db10      	blt.n	800bb76 <_vfiprintf_r+0xb6>
 800bb54:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bb56:	07d6      	lsls	r6, r2, #31
 800bb58:	d404      	bmi.n	800bb64 <_vfiprintf_r+0xa4>
 800bb5a:	059d      	lsls	r5, r3, #22
 800bb5c:	d402      	bmi.n	800bb64 <_vfiprintf_r+0xa4>
 800bb5e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800bb60:	f7fc fc67 	bl	8008432 <__retarget_lock_release_recursive>
 800bb64:	9800      	ldr	r0, [sp, #0]
 800bb66:	4623      	mov	r3, r4
 800bb68:	465a      	mov	r2, fp
 800bb6a:	4639      	mov	r1, r7
 800bb6c:	b03b      	add	sp, #236	@ 0xec
 800bb6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb72:	f000 bc2d 	b.w	800c3d0 <__sbprintf>
 800bb76:	2300      	movs	r3, #0
 800bb78:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800bb7c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800bb80:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bb84:	ae11      	add	r6, sp, #68	@ 0x44
 800bb86:	960e      	str	r6, [sp, #56]	@ 0x38
 800bb88:	9303      	str	r3, [sp, #12]
 800bb8a:	465b      	mov	r3, fp
 800bb8c:	461c      	mov	r4, r3
 800bb8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb92:	b10a      	cbz	r2, 800bb98 <_vfiprintf_r+0xd8>
 800bb94:	2a25      	cmp	r2, #37	@ 0x25
 800bb96:	d1f9      	bne.n	800bb8c <_vfiprintf_r+0xcc>
 800bb98:	ebb4 080b 	subs.w	r8, r4, fp
 800bb9c:	d00d      	beq.n	800bbba <_vfiprintf_r+0xfa>
 800bb9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bba0:	4443      	add	r3, r8
 800bba2:	9310      	str	r3, [sp, #64]	@ 0x40
 800bba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bba6:	3301      	adds	r3, #1
 800bba8:	2b07      	cmp	r3, #7
 800bbaa:	e9c6 b800 	strd	fp, r8, [r6]
 800bbae:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbb0:	dc75      	bgt.n	800bc9e <_vfiprintf_r+0x1de>
 800bbb2:	3608      	adds	r6, #8
 800bbb4:	9b03      	ldr	r3, [sp, #12]
 800bbb6:	4443      	add	r3, r8
 800bbb8:	9303      	str	r3, [sp, #12]
 800bbba:	7823      	ldrb	r3, [r4, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f000 83c9 	beq.w	800c354 <_vfiprintf_r+0x894>
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	f04f 32ff 	mov.w	r2, #4294967295
 800bbc8:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800bbcc:	3401      	adds	r4, #1
 800bbce:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800bbd2:	469a      	mov	sl, r3
 800bbd4:	46a3      	mov	fp, r4
 800bbd6:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800bbda:	f1a3 0220 	sub.w	r2, r3, #32
 800bbde:	2a5a      	cmp	r2, #90	@ 0x5a
 800bbe0:	f200 8312 	bhi.w	800c208 <_vfiprintf_r+0x748>
 800bbe4:	e8df f012 	tbh	[pc, r2, lsl #1]
 800bbe8:	0310009a 	.word	0x0310009a
 800bbec:	00a20310 	.word	0x00a20310
 800bbf0:	03100310 	.word	0x03100310
 800bbf4:	00820310 	.word	0x00820310
 800bbf8:	03100310 	.word	0x03100310
 800bbfc:	00af00a5 	.word	0x00af00a5
 800bc00:	00ac0310 	.word	0x00ac0310
 800bc04:	031000b1 	.word	0x031000b1
 800bc08:	00d000cd 	.word	0x00d000cd
 800bc0c:	00d000d0 	.word	0x00d000d0
 800bc10:	00d000d0 	.word	0x00d000d0
 800bc14:	00d000d0 	.word	0x00d000d0
 800bc18:	00d000d0 	.word	0x00d000d0
 800bc1c:	03100310 	.word	0x03100310
 800bc20:	03100310 	.word	0x03100310
 800bc24:	03100310 	.word	0x03100310
 800bc28:	03100310 	.word	0x03100310
 800bc2c:	00f60310 	.word	0x00f60310
 800bc30:	03100103 	.word	0x03100103
 800bc34:	03100310 	.word	0x03100310
 800bc38:	03100310 	.word	0x03100310
 800bc3c:	03100310 	.word	0x03100310
 800bc40:	03100310 	.word	0x03100310
 800bc44:	01510310 	.word	0x01510310
 800bc48:	03100310 	.word	0x03100310
 800bc4c:	01980310 	.word	0x01980310
 800bc50:	02770310 	.word	0x02770310
 800bc54:	03100310 	.word	0x03100310
 800bc58:	03100297 	.word	0x03100297
 800bc5c:	03100310 	.word	0x03100310
 800bc60:	03100310 	.word	0x03100310
 800bc64:	03100310 	.word	0x03100310
 800bc68:	03100310 	.word	0x03100310
 800bc6c:	00f60310 	.word	0x00f60310
 800bc70:	03100105 	.word	0x03100105
 800bc74:	03100310 	.word	0x03100310
 800bc78:	010500df 	.word	0x010500df
 800bc7c:	031000f0 	.word	0x031000f0
 800bc80:	031000ea 	.word	0x031000ea
 800bc84:	01530131 	.word	0x01530131
 800bc88:	00f00188 	.word	0x00f00188
 800bc8c:	01980310 	.word	0x01980310
 800bc90:	02790098 	.word	0x02790098
 800bc94:	03100310 	.word	0x03100310
 800bc98:	03100065 	.word	0x03100065
 800bc9c:	0098      	.short	0x0098
 800bc9e:	9800      	ldr	r0, [sp, #0]
 800bca0:	aa0e      	add	r2, sp, #56	@ 0x38
 800bca2:	4639      	mov	r1, r7
 800bca4:	f000 fbd4 	bl	800c450 <__sprint_r>
 800bca8:	2800      	cmp	r0, #0
 800bcaa:	f040 8332 	bne.w	800c312 <_vfiprintf_r+0x852>
 800bcae:	ae11      	add	r6, sp, #68	@ 0x44
 800bcb0:	e780      	b.n	800bbb4 <_vfiprintf_r+0xf4>
 800bcb2:	4a98      	ldr	r2, [pc, #608]	@ (800bf14 <_vfiprintf_r+0x454>)
 800bcb4:	9205      	str	r2, [sp, #20]
 800bcb6:	f01a 0220 	ands.w	r2, sl, #32
 800bcba:	f000 822e 	beq.w	800c11a <_vfiprintf_r+0x65a>
 800bcbe:	3507      	adds	r5, #7
 800bcc0:	f025 0507 	bic.w	r5, r5, #7
 800bcc4:	46a8      	mov	r8, r5
 800bcc6:	686d      	ldr	r5, [r5, #4]
 800bcc8:	f858 4b08 	ldr.w	r4, [r8], #8
 800bccc:	f01a 0f01 	tst.w	sl, #1
 800bcd0:	d009      	beq.n	800bce6 <_vfiprintf_r+0x226>
 800bcd2:	ea54 0205 	orrs.w	r2, r4, r5
 800bcd6:	bf1f      	itttt	ne
 800bcd8:	2230      	movne	r2, #48	@ 0x30
 800bcda:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800bcde:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800bce2:	f04a 0a02 	orrne.w	sl, sl, #2
 800bce6:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800bcea:	e111      	b.n	800bf10 <_vfiprintf_r+0x450>
 800bcec:	9800      	ldr	r0, [sp, #0]
 800bcee:	f7fe fa23 	bl	800a138 <_localeconv_r>
 800bcf2:	6843      	ldr	r3, [r0, #4]
 800bcf4:	9308      	str	r3, [sp, #32]
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7f4 fa6a 	bl	80001d0 <strlen>
 800bcfc:	9007      	str	r0, [sp, #28]
 800bcfe:	9800      	ldr	r0, [sp, #0]
 800bd00:	f7fe fa1a 	bl	800a138 <_localeconv_r>
 800bd04:	6883      	ldr	r3, [r0, #8]
 800bd06:	9306      	str	r3, [sp, #24]
 800bd08:	9b07      	ldr	r3, [sp, #28]
 800bd0a:	b12b      	cbz	r3, 800bd18 <_vfiprintf_r+0x258>
 800bd0c:	9b06      	ldr	r3, [sp, #24]
 800bd0e:	b11b      	cbz	r3, 800bd18 <_vfiprintf_r+0x258>
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	b10b      	cbz	r3, 800bd18 <_vfiprintf_r+0x258>
 800bd14:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800bd18:	465c      	mov	r4, fp
 800bd1a:	e75b      	b.n	800bbd4 <_vfiprintf_r+0x114>
 800bd1c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1f9      	bne.n	800bd18 <_vfiprintf_r+0x258>
 800bd24:	2320      	movs	r3, #32
 800bd26:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800bd2a:	e7f5      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bd2c:	f04a 0a01 	orr.w	sl, sl, #1
 800bd30:	e7f2      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bd32:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd36:	9302      	str	r3, [sp, #8]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	daed      	bge.n	800bd18 <_vfiprintf_r+0x258>
 800bd3c:	425b      	negs	r3, r3
 800bd3e:	9302      	str	r3, [sp, #8]
 800bd40:	f04a 0a04 	orr.w	sl, sl, #4
 800bd44:	e7e8      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bd46:	232b      	movs	r3, #43	@ 0x2b
 800bd48:	e7ed      	b.n	800bd26 <_vfiprintf_r+0x266>
 800bd4a:	465a      	mov	r2, fp
 800bd4c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd50:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd52:	d113      	bne.n	800bd7c <_vfiprintf_r+0x2bc>
 800bd54:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd5c:	9301      	str	r3, [sp, #4]
 800bd5e:	4693      	mov	fp, r2
 800bd60:	e7da      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bd62:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd66:	fb04 0101 	mla	r1, r4, r1, r0
 800bd6a:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800bd6e:	2809      	cmp	r0, #9
 800bd70:	d9f7      	bls.n	800bd62 <_vfiprintf_r+0x2a2>
 800bd72:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800bd76:	9101      	str	r1, [sp, #4]
 800bd78:	4693      	mov	fp, r2
 800bd7a:	e72e      	b.n	800bbda <_vfiprintf_r+0x11a>
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	240a      	movs	r4, #10
 800bd80:	e7f3      	b.n	800bd6a <_vfiprintf_r+0x2aa>
 800bd82:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800bd86:	e7c7      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bd88:	2200      	movs	r2, #0
 800bd8a:	9202      	str	r2, [sp, #8]
 800bd8c:	210a      	movs	r1, #10
 800bd8e:	9a02      	ldr	r2, [sp, #8]
 800bd90:	3b30      	subs	r3, #48	@ 0x30
 800bd92:	fb01 3302 	mla	r3, r1, r2, r3
 800bd96:	9302      	str	r3, [sp, #8]
 800bd98:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800bd9c:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800bda0:	2a09      	cmp	r2, #9
 800bda2:	d9f4      	bls.n	800bd8e <_vfiprintf_r+0x2ce>
 800bda4:	e719      	b.n	800bbda <_vfiprintf_r+0x11a>
 800bda6:	f89b 3000 	ldrb.w	r3, [fp]
 800bdaa:	2b68      	cmp	r3, #104	@ 0x68
 800bdac:	bf06      	itte	eq
 800bdae:	f10b 0b01 	addeq.w	fp, fp, #1
 800bdb2:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800bdb6:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800bdba:	e7ad      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bdbc:	f89b 3000 	ldrb.w	r3, [fp]
 800bdc0:	2b6c      	cmp	r3, #108	@ 0x6c
 800bdc2:	d104      	bne.n	800bdce <_vfiprintf_r+0x30e>
 800bdc4:	f10b 0b01 	add.w	fp, fp, #1
 800bdc8:	f04a 0a20 	orr.w	sl, sl, #32
 800bdcc:	e7a4      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bdce:	f04a 0a10 	orr.w	sl, sl, #16
 800bdd2:	e7a1      	b.n	800bd18 <_vfiprintf_r+0x258>
 800bdd4:	46a8      	mov	r8, r5
 800bdd6:	2400      	movs	r4, #0
 800bdd8:	f858 3b04 	ldr.w	r3, [r8], #4
 800bddc:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800bde0:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800bde4:	2301      	movs	r3, #1
 800bde6:	9301      	str	r3, [sp, #4]
 800bde8:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800bdec:	e0a9      	b.n	800bf42 <_vfiprintf_r+0x482>
 800bdee:	f04a 0a10 	orr.w	sl, sl, #16
 800bdf2:	f01a 0f20 	tst.w	sl, #32
 800bdf6:	d011      	beq.n	800be1c <_vfiprintf_r+0x35c>
 800bdf8:	3507      	adds	r5, #7
 800bdfa:	f025 0507 	bic.w	r5, r5, #7
 800bdfe:	46a8      	mov	r8, r5
 800be00:	686d      	ldr	r5, [r5, #4]
 800be02:	f858 4b08 	ldr.w	r4, [r8], #8
 800be06:	2d00      	cmp	r5, #0
 800be08:	da06      	bge.n	800be18 <_vfiprintf_r+0x358>
 800be0a:	4264      	negs	r4, r4
 800be0c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800be10:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800be14:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800be18:	2301      	movs	r3, #1
 800be1a:	e048      	b.n	800beae <_vfiprintf_r+0x3ee>
 800be1c:	46a8      	mov	r8, r5
 800be1e:	f01a 0f10 	tst.w	sl, #16
 800be22:	f858 5b04 	ldr.w	r5, [r8], #4
 800be26:	d002      	beq.n	800be2e <_vfiprintf_r+0x36e>
 800be28:	462c      	mov	r4, r5
 800be2a:	17ed      	asrs	r5, r5, #31
 800be2c:	e7eb      	b.n	800be06 <_vfiprintf_r+0x346>
 800be2e:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800be32:	d003      	beq.n	800be3c <_vfiprintf_r+0x37c>
 800be34:	b22c      	sxth	r4, r5
 800be36:	f345 35c0 	sbfx	r5, r5, #15, #1
 800be3a:	e7e4      	b.n	800be06 <_vfiprintf_r+0x346>
 800be3c:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800be40:	d0f2      	beq.n	800be28 <_vfiprintf_r+0x368>
 800be42:	b26c      	sxtb	r4, r5
 800be44:	f345 15c0 	sbfx	r5, r5, #7, #1
 800be48:	e7dd      	b.n	800be06 <_vfiprintf_r+0x346>
 800be4a:	f01a 0f20 	tst.w	sl, #32
 800be4e:	d007      	beq.n	800be60 <_vfiprintf_r+0x3a0>
 800be50:	9a03      	ldr	r2, [sp, #12]
 800be52:	682b      	ldr	r3, [r5, #0]
 800be54:	9903      	ldr	r1, [sp, #12]
 800be56:	17d2      	asrs	r2, r2, #31
 800be58:	e9c3 1200 	strd	r1, r2, [r3]
 800be5c:	3504      	adds	r5, #4
 800be5e:	e694      	b.n	800bb8a <_vfiprintf_r+0xca>
 800be60:	f01a 0f10 	tst.w	sl, #16
 800be64:	d003      	beq.n	800be6e <_vfiprintf_r+0x3ae>
 800be66:	682b      	ldr	r3, [r5, #0]
 800be68:	9a03      	ldr	r2, [sp, #12]
 800be6a:	601a      	str	r2, [r3, #0]
 800be6c:	e7f6      	b.n	800be5c <_vfiprintf_r+0x39c>
 800be6e:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800be72:	d003      	beq.n	800be7c <_vfiprintf_r+0x3bc>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	9a03      	ldr	r2, [sp, #12]
 800be78:	801a      	strh	r2, [r3, #0]
 800be7a:	e7ef      	b.n	800be5c <_vfiprintf_r+0x39c>
 800be7c:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800be80:	d0f1      	beq.n	800be66 <_vfiprintf_r+0x3a6>
 800be82:	682b      	ldr	r3, [r5, #0]
 800be84:	9a03      	ldr	r2, [sp, #12]
 800be86:	701a      	strb	r2, [r3, #0]
 800be88:	e7e8      	b.n	800be5c <_vfiprintf_r+0x39c>
 800be8a:	f04a 0a10 	orr.w	sl, sl, #16
 800be8e:	f01a 0320 	ands.w	r3, sl, #32
 800be92:	d01f      	beq.n	800bed4 <_vfiprintf_r+0x414>
 800be94:	3507      	adds	r5, #7
 800be96:	f025 0507 	bic.w	r5, r5, #7
 800be9a:	46a8      	mov	r8, r5
 800be9c:	686d      	ldr	r5, [r5, #4]
 800be9e:	f858 4b08 	ldr.w	r4, [r8], #8
 800bea2:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800bea6:	2300      	movs	r3, #0
 800bea8:	2200      	movs	r2, #0
 800beaa:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800beae:	9a01      	ldr	r2, [sp, #4]
 800beb0:	2a00      	cmp	r2, #0
 800beb2:	f2c0 825c 	blt.w	800c36e <_vfiprintf_r+0x8ae>
 800beb6:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800beba:	9204      	str	r2, [sp, #16]
 800bebc:	ea54 0205 	orrs.w	r2, r4, r5
 800bec0:	f040 825b 	bne.w	800c37a <_vfiprintf_r+0x8ba>
 800bec4:	9a01      	ldr	r2, [sp, #4]
 800bec6:	2a00      	cmp	r2, #0
 800bec8:	f000 8195 	beq.w	800c1f6 <_vfiprintf_r+0x736>
 800becc:	2b01      	cmp	r3, #1
 800bece:	f040 8257 	bne.w	800c380 <_vfiprintf_r+0x8c0>
 800bed2:	e139      	b.n	800c148 <_vfiprintf_r+0x688>
 800bed4:	46a8      	mov	r8, r5
 800bed6:	f01a 0510 	ands.w	r5, sl, #16
 800beda:	f858 4b04 	ldr.w	r4, [r8], #4
 800bede:	d001      	beq.n	800bee4 <_vfiprintf_r+0x424>
 800bee0:	461d      	mov	r5, r3
 800bee2:	e7de      	b.n	800bea2 <_vfiprintf_r+0x3e2>
 800bee4:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800bee8:	d001      	beq.n	800beee <_vfiprintf_r+0x42e>
 800beea:	b2a4      	uxth	r4, r4
 800beec:	e7d9      	b.n	800bea2 <_vfiprintf_r+0x3e2>
 800beee:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800bef2:	d0d6      	beq.n	800bea2 <_vfiprintf_r+0x3e2>
 800bef4:	b2e4      	uxtb	r4, r4
 800bef6:	e7f3      	b.n	800bee0 <_vfiprintf_r+0x420>
 800bef8:	46a8      	mov	r8, r5
 800befa:	f647 0330 	movw	r3, #30768	@ 0x7830
 800befe:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800bf02:	f858 4b04 	ldr.w	r4, [r8], #4
 800bf06:	4b03      	ldr	r3, [pc, #12]	@ (800bf14 <_vfiprintf_r+0x454>)
 800bf08:	9305      	str	r3, [sp, #20]
 800bf0a:	2500      	movs	r5, #0
 800bf0c:	f04a 0a02 	orr.w	sl, sl, #2
 800bf10:	2302      	movs	r3, #2
 800bf12:	e7c9      	b.n	800bea8 <_vfiprintf_r+0x3e8>
 800bf14:	0800cb0c 	.word	0x0800cb0c
 800bf18:	9b01      	ldr	r3, [sp, #4]
 800bf1a:	46a8      	mov	r8, r5
 800bf1c:	2500      	movs	r5, #0
 800bf1e:	42ab      	cmp	r3, r5
 800bf20:	f858 9b04 	ldr.w	r9, [r8], #4
 800bf24:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800bf28:	f2c0 80d0 	blt.w	800c0cc <_vfiprintf_r+0x60c>
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	4629      	mov	r1, r5
 800bf30:	4648      	mov	r0, r9
 800bf32:	f7f4 f955 	bl	80001e0 <memchr>
 800bf36:	4604      	mov	r4, r0
 800bf38:	b118      	cbz	r0, 800bf42 <_vfiprintf_r+0x482>
 800bf3a:	eba0 0309 	sub.w	r3, r0, r9
 800bf3e:	9301      	str	r3, [sp, #4]
 800bf40:	462c      	mov	r4, r5
 800bf42:	9b01      	ldr	r3, [sp, #4]
 800bf44:	42a3      	cmp	r3, r4
 800bf46:	bfb8      	it	lt
 800bf48:	4623      	movlt	r3, r4
 800bf4a:	9304      	str	r3, [sp, #16]
 800bf4c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bf50:	b113      	cbz	r3, 800bf58 <_vfiprintf_r+0x498>
 800bf52:	9b04      	ldr	r3, [sp, #16]
 800bf54:	3301      	adds	r3, #1
 800bf56:	9304      	str	r3, [sp, #16]
 800bf58:	f01a 0302 	ands.w	r3, sl, #2
 800bf5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf5e:	bf1e      	ittt	ne
 800bf60:	9b04      	ldrne	r3, [sp, #16]
 800bf62:	3302      	addne	r3, #2
 800bf64:	9304      	strne	r3, [sp, #16]
 800bf66:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800bf6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf6c:	d11f      	bne.n	800bfae <_vfiprintf_r+0x4ee>
 800bf6e:	9b02      	ldr	r3, [sp, #8]
 800bf70:	9a04      	ldr	r2, [sp, #16]
 800bf72:	1a9d      	subs	r5, r3, r2
 800bf74:	2d00      	cmp	r5, #0
 800bf76:	dd1a      	ble.n	800bfae <_vfiprintf_r+0x4ee>
 800bf78:	4ba8      	ldr	r3, [pc, #672]	@ (800c21c <_vfiprintf_r+0x75c>)
 800bf7a:	6033      	str	r3, [r6, #0]
 800bf7c:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800bf80:	2d10      	cmp	r5, #16
 800bf82:	f102 0201 	add.w	r2, r2, #1
 800bf86:	f106 0008 	add.w	r0, r6, #8
 800bf8a:	f300 814d 	bgt.w	800c228 <_vfiprintf_r+0x768>
 800bf8e:	6075      	str	r5, [r6, #4]
 800bf90:	2a07      	cmp	r2, #7
 800bf92:	4465      	add	r5, ip
 800bf94:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800bf98:	f340 8159 	ble.w	800c24e <_vfiprintf_r+0x78e>
 800bf9c:	9800      	ldr	r0, [sp, #0]
 800bf9e:	aa0e      	add	r2, sp, #56	@ 0x38
 800bfa0:	4639      	mov	r1, r7
 800bfa2:	f000 fa55 	bl	800c450 <__sprint_r>
 800bfa6:	2800      	cmp	r0, #0
 800bfa8:	f040 81b3 	bne.w	800c312 <_vfiprintf_r+0x852>
 800bfac:	ae11      	add	r6, sp, #68	@ 0x44
 800bfae:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800bfb2:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800bfb6:	b161      	cbz	r1, 800bfd2 <_vfiprintf_r+0x512>
 800bfb8:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	6031      	str	r1, [r6, #0]
 800bfc0:	2101      	movs	r1, #1
 800bfc2:	440a      	add	r2, r1
 800bfc4:	2b07      	cmp	r3, #7
 800bfc6:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800bfca:	6071      	str	r1, [r6, #4]
 800bfcc:	f300 8141 	bgt.w	800c252 <_vfiprintf_r+0x792>
 800bfd0:	3608      	adds	r6, #8
 800bfd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfd4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800bfd8:	b159      	cbz	r1, 800bff2 <_vfiprintf_r+0x532>
 800bfda:	a90d      	add	r1, sp, #52	@ 0x34
 800bfdc:	3301      	adds	r3, #1
 800bfde:	6031      	str	r1, [r6, #0]
 800bfe0:	2102      	movs	r1, #2
 800bfe2:	440a      	add	r2, r1
 800bfe4:	2b07      	cmp	r3, #7
 800bfe6:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800bfea:	6071      	str	r1, [r6, #4]
 800bfec:	f300 813a 	bgt.w	800c264 <_vfiprintf_r+0x7a4>
 800bff0:	3608      	adds	r6, #8
 800bff2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bff4:	2b80      	cmp	r3, #128	@ 0x80
 800bff6:	d11f      	bne.n	800c038 <_vfiprintf_r+0x578>
 800bff8:	9b02      	ldr	r3, [sp, #8]
 800bffa:	9a04      	ldr	r2, [sp, #16]
 800bffc:	1a9d      	subs	r5, r3, r2
 800bffe:	2d00      	cmp	r5, #0
 800c000:	dd1a      	ble.n	800c038 <_vfiprintf_r+0x578>
 800c002:	4b87      	ldr	r3, [pc, #540]	@ (800c220 <_vfiprintf_r+0x760>)
 800c004:	6033      	str	r3, [r6, #0]
 800c006:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800c00a:	2d10      	cmp	r5, #16
 800c00c:	f102 0201 	add.w	r2, r2, #1
 800c010:	f106 0008 	add.w	r0, r6, #8
 800c014:	f300 812f 	bgt.w	800c276 <_vfiprintf_r+0x7b6>
 800c018:	6075      	str	r5, [r6, #4]
 800c01a:	2a07      	cmp	r2, #7
 800c01c:	4465      	add	r5, ip
 800c01e:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800c022:	f340 813b 	ble.w	800c29c <_vfiprintf_r+0x7dc>
 800c026:	9800      	ldr	r0, [sp, #0]
 800c028:	aa0e      	add	r2, sp, #56	@ 0x38
 800c02a:	4639      	mov	r1, r7
 800c02c:	f000 fa10 	bl	800c450 <__sprint_r>
 800c030:	2800      	cmp	r0, #0
 800c032:	f040 816e 	bne.w	800c312 <_vfiprintf_r+0x852>
 800c036:	ae11      	add	r6, sp, #68	@ 0x44
 800c038:	9b01      	ldr	r3, [sp, #4]
 800c03a:	1ae4      	subs	r4, r4, r3
 800c03c:	2c00      	cmp	r4, #0
 800c03e:	dd1a      	ble.n	800c076 <_vfiprintf_r+0x5b6>
 800c040:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800c044:	4876      	ldr	r0, [pc, #472]	@ (800c220 <_vfiprintf_r+0x760>)
 800c046:	6030      	str	r0, [r6, #0]
 800c048:	2c10      	cmp	r4, #16
 800c04a:	f103 0301 	add.w	r3, r3, #1
 800c04e:	f106 0108 	add.w	r1, r6, #8
 800c052:	f300 8125 	bgt.w	800c2a0 <_vfiprintf_r+0x7e0>
 800c056:	6074      	str	r4, [r6, #4]
 800c058:	2b07      	cmp	r3, #7
 800c05a:	4414      	add	r4, r2
 800c05c:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800c060:	f340 812f 	ble.w	800c2c2 <_vfiprintf_r+0x802>
 800c064:	9800      	ldr	r0, [sp, #0]
 800c066:	aa0e      	add	r2, sp, #56	@ 0x38
 800c068:	4639      	mov	r1, r7
 800c06a:	f000 f9f1 	bl	800c450 <__sprint_r>
 800c06e:	2800      	cmp	r0, #0
 800c070:	f040 814f 	bne.w	800c312 <_vfiprintf_r+0x852>
 800c074:	ae11      	add	r6, sp, #68	@ 0x44
 800c076:	9b01      	ldr	r3, [sp, #4]
 800c078:	9a01      	ldr	r2, [sp, #4]
 800c07a:	6073      	str	r3, [r6, #4]
 800c07c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c07e:	f8c6 9000 	str.w	r9, [r6]
 800c082:	4413      	add	r3, r2
 800c084:	9310      	str	r3, [sp, #64]	@ 0x40
 800c086:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c088:	3301      	adds	r3, #1
 800c08a:	2b07      	cmp	r3, #7
 800c08c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c08e:	f300 811a 	bgt.w	800c2c6 <_vfiprintf_r+0x806>
 800c092:	f106 0308 	add.w	r3, r6, #8
 800c096:	f01a 0f04 	tst.w	sl, #4
 800c09a:	f040 811c 	bne.w	800c2d6 <_vfiprintf_r+0x816>
 800c09e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0a2:	9904      	ldr	r1, [sp, #16]
 800c0a4:	428a      	cmp	r2, r1
 800c0a6:	bfac      	ite	ge
 800c0a8:	189b      	addge	r3, r3, r2
 800c0aa:	185b      	addlt	r3, r3, r1
 800c0ac:	9303      	str	r3, [sp, #12]
 800c0ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0b0:	b13b      	cbz	r3, 800c0c2 <_vfiprintf_r+0x602>
 800c0b2:	9800      	ldr	r0, [sp, #0]
 800c0b4:	aa0e      	add	r2, sp, #56	@ 0x38
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	f000 f9ca 	bl	800c450 <__sprint_r>
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	f040 8128 	bne.w	800c312 <_vfiprintf_r+0x852>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0c6:	4645      	mov	r5, r8
 800c0c8:	ae11      	add	r6, sp, #68	@ 0x44
 800c0ca:	e55e      	b.n	800bb8a <_vfiprintf_r+0xca>
 800c0cc:	4648      	mov	r0, r9
 800c0ce:	f7f4 f87f 	bl	80001d0 <strlen>
 800c0d2:	9001      	str	r0, [sp, #4]
 800c0d4:	e734      	b.n	800bf40 <_vfiprintf_r+0x480>
 800c0d6:	f04a 0a10 	orr.w	sl, sl, #16
 800c0da:	f01a 0320 	ands.w	r3, sl, #32
 800c0de:	d008      	beq.n	800c0f2 <_vfiprintf_r+0x632>
 800c0e0:	3507      	adds	r5, #7
 800c0e2:	f025 0507 	bic.w	r5, r5, #7
 800c0e6:	46a8      	mov	r8, r5
 800c0e8:	686d      	ldr	r5, [r5, #4]
 800c0ea:	f858 4b08 	ldr.w	r4, [r8], #8
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	e6da      	b.n	800bea8 <_vfiprintf_r+0x3e8>
 800c0f2:	46a8      	mov	r8, r5
 800c0f4:	f01a 0510 	ands.w	r5, sl, #16
 800c0f8:	f858 4b04 	ldr.w	r4, [r8], #4
 800c0fc:	d001      	beq.n	800c102 <_vfiprintf_r+0x642>
 800c0fe:	461d      	mov	r5, r3
 800c100:	e7f5      	b.n	800c0ee <_vfiprintf_r+0x62e>
 800c102:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800c106:	d001      	beq.n	800c10c <_vfiprintf_r+0x64c>
 800c108:	b2a4      	uxth	r4, r4
 800c10a:	e7f0      	b.n	800c0ee <_vfiprintf_r+0x62e>
 800c10c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800c110:	d0ed      	beq.n	800c0ee <_vfiprintf_r+0x62e>
 800c112:	b2e4      	uxtb	r4, r4
 800c114:	e7f3      	b.n	800c0fe <_vfiprintf_r+0x63e>
 800c116:	4a43      	ldr	r2, [pc, #268]	@ (800c224 <_vfiprintf_r+0x764>)
 800c118:	e5cc      	b.n	800bcb4 <_vfiprintf_r+0x1f4>
 800c11a:	46a8      	mov	r8, r5
 800c11c:	f01a 0510 	ands.w	r5, sl, #16
 800c120:	f858 4b04 	ldr.w	r4, [r8], #4
 800c124:	d001      	beq.n	800c12a <_vfiprintf_r+0x66a>
 800c126:	4615      	mov	r5, r2
 800c128:	e5d0      	b.n	800bccc <_vfiprintf_r+0x20c>
 800c12a:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800c12e:	d001      	beq.n	800c134 <_vfiprintf_r+0x674>
 800c130:	b2a4      	uxth	r4, r4
 800c132:	e5cb      	b.n	800bccc <_vfiprintf_r+0x20c>
 800c134:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800c138:	f43f adc8 	beq.w	800bccc <_vfiprintf_r+0x20c>
 800c13c:	b2e4      	uxtb	r4, r4
 800c13e:	e7f2      	b.n	800c126 <_vfiprintf_r+0x666>
 800c140:	2c0a      	cmp	r4, #10
 800c142:	f175 0300 	sbcs.w	r3, r5, #0
 800c146:	d206      	bcs.n	800c156 <_vfiprintf_r+0x696>
 800c148:	3430      	adds	r4, #48	@ 0x30
 800c14a:	b2e4      	uxtb	r4, r4
 800c14c:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800c150:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800c154:	e130      	b.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c156:	ab3a      	add	r3, sp, #232	@ 0xe8
 800c158:	9309      	str	r3, [sp, #36]	@ 0x24
 800c15a:	9b04      	ldr	r3, [sp, #16]
 800c15c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c160:	f04f 0a00 	mov.w	sl, #0
 800c164:	930a      	str	r3, [sp, #40]	@ 0x28
 800c166:	220a      	movs	r2, #10
 800c168:	2300      	movs	r3, #0
 800c16a:	4620      	mov	r0, r4
 800c16c:	4629      	mov	r1, r5
 800c16e:	f7f4 fd1b 	bl	8000ba8 <__aeabi_uldivmod>
 800c172:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c174:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c176:	3230      	adds	r2, #48	@ 0x30
 800c178:	f801 2c01 	strb.w	r2, [r1, #-1]
 800c17c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c17e:	4603      	mov	r3, r0
 800c180:	f101 39ff 	add.w	r9, r1, #4294967295
 800c184:	f10a 0a01 	add.w	sl, sl, #1
 800c188:	b312      	cbz	r2, 800c1d0 <_vfiprintf_r+0x710>
 800c18a:	9a06      	ldr	r2, [sp, #24]
 800c18c:	7812      	ldrb	r2, [r2, #0]
 800c18e:	4552      	cmp	r2, sl
 800c190:	d11e      	bne.n	800c1d0 <_vfiprintf_r+0x710>
 800c192:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800c196:	d01b      	beq.n	800c1d0 <_vfiprintf_r+0x710>
 800c198:	2c0a      	cmp	r4, #10
 800c19a:	f175 0500 	sbcs.w	r5, r5, #0
 800c19e:	f0c0 810b 	bcc.w	800c3b8 <_vfiprintf_r+0x8f8>
 800c1a2:	9b07      	ldr	r3, [sp, #28]
 800c1a4:	9009      	str	r0, [sp, #36]	@ 0x24
 800c1a6:	eba9 0903 	sub.w	r9, r9, r3
 800c1aa:	461a      	mov	r2, r3
 800c1ac:	9908      	ldr	r1, [sp, #32]
 800c1ae:	4648      	mov	r0, r9
 800c1b0:	f7fd ffaf 	bl	800a112 <strncpy>
 800c1b4:	9b06      	ldr	r3, [sp, #24]
 800c1b6:	785a      	ldrb	r2, [r3, #1]
 800c1b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1ba:	b112      	cbz	r2, 800c1c2 <_vfiprintf_r+0x702>
 800c1bc:	9a06      	ldr	r2, [sp, #24]
 800c1be:	3201      	adds	r2, #1
 800c1c0:	9206      	str	r2, [sp, #24]
 800c1c2:	f04f 0a00 	mov.w	sl, #0
 800c1c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c1c8:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800c1cc:	461c      	mov	r4, r3
 800c1ce:	e7ca      	b.n	800c166 <_vfiprintf_r+0x6a6>
 800c1d0:	2c0a      	cmp	r4, #10
 800c1d2:	f175 0500 	sbcs.w	r5, r5, #0
 800c1d6:	d2f6      	bcs.n	800c1c6 <_vfiprintf_r+0x706>
 800c1d8:	e0ee      	b.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c1da:	f004 030f 	and.w	r3, r4, #15
 800c1de:	9a05      	ldr	r2, [sp, #20]
 800c1e0:	0924      	lsrs	r4, r4, #4
 800c1e2:	5cd3      	ldrb	r3, [r2, r3]
 800c1e4:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800c1e8:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800c1ec:	092d      	lsrs	r5, r5, #4
 800c1ee:	ea54 0305 	orrs.w	r3, r4, r5
 800c1f2:	d1f2      	bne.n	800c1da <_vfiprintf_r+0x71a>
 800c1f4:	e0e0      	b.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c1f6:	b923      	cbnz	r3, 800c202 <_vfiprintf_r+0x742>
 800c1f8:	f01a 0f01 	tst.w	sl, #1
 800c1fc:	d001      	beq.n	800c202 <_vfiprintf_r+0x742>
 800c1fe:	2430      	movs	r4, #48	@ 0x30
 800c200:	e7a4      	b.n	800c14c <_vfiprintf_r+0x68c>
 800c202:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800c206:	e0d7      	b.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c208:	2b00      	cmp	r3, #0
 800c20a:	f000 80a3 	beq.w	800c354 <_vfiprintf_r+0x894>
 800c20e:	2400      	movs	r4, #0
 800c210:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800c214:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800c218:	46a8      	mov	r8, r5
 800c21a:	e5e3      	b.n	800bde4 <_vfiprintf_r+0x324>
 800c21c:	0800ce79 	.word	0x0800ce79
 800c220:	0800ce69 	.word	0x0800ce69
 800c224:	0800cb1d 	.word	0x0800cb1d
 800c228:	2110      	movs	r1, #16
 800c22a:	6071      	str	r1, [r6, #4]
 800c22c:	2a07      	cmp	r2, #7
 800c22e:	4461      	add	r1, ip
 800c230:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800c234:	dd08      	ble.n	800c248 <_vfiprintf_r+0x788>
 800c236:	9800      	ldr	r0, [sp, #0]
 800c238:	aa0e      	add	r2, sp, #56	@ 0x38
 800c23a:	4639      	mov	r1, r7
 800c23c:	f000 f908 	bl	800c450 <__sprint_r>
 800c240:	2800      	cmp	r0, #0
 800c242:	d166      	bne.n	800c312 <_vfiprintf_r+0x852>
 800c244:	4b60      	ldr	r3, [pc, #384]	@ (800c3c8 <_vfiprintf_r+0x908>)
 800c246:	a811      	add	r0, sp, #68	@ 0x44
 800c248:	3d10      	subs	r5, #16
 800c24a:	4606      	mov	r6, r0
 800c24c:	e695      	b.n	800bf7a <_vfiprintf_r+0x4ba>
 800c24e:	4606      	mov	r6, r0
 800c250:	e6ad      	b.n	800bfae <_vfiprintf_r+0x4ee>
 800c252:	9800      	ldr	r0, [sp, #0]
 800c254:	aa0e      	add	r2, sp, #56	@ 0x38
 800c256:	4639      	mov	r1, r7
 800c258:	f000 f8fa 	bl	800c450 <__sprint_r>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d158      	bne.n	800c312 <_vfiprintf_r+0x852>
 800c260:	ae11      	add	r6, sp, #68	@ 0x44
 800c262:	e6b6      	b.n	800bfd2 <_vfiprintf_r+0x512>
 800c264:	9800      	ldr	r0, [sp, #0]
 800c266:	aa0e      	add	r2, sp, #56	@ 0x38
 800c268:	4639      	mov	r1, r7
 800c26a:	f000 f8f1 	bl	800c450 <__sprint_r>
 800c26e:	2800      	cmp	r0, #0
 800c270:	d14f      	bne.n	800c312 <_vfiprintf_r+0x852>
 800c272:	ae11      	add	r6, sp, #68	@ 0x44
 800c274:	e6bd      	b.n	800bff2 <_vfiprintf_r+0x532>
 800c276:	2110      	movs	r1, #16
 800c278:	6071      	str	r1, [r6, #4]
 800c27a:	2a07      	cmp	r2, #7
 800c27c:	4461      	add	r1, ip
 800c27e:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800c282:	dd08      	ble.n	800c296 <_vfiprintf_r+0x7d6>
 800c284:	9800      	ldr	r0, [sp, #0]
 800c286:	aa0e      	add	r2, sp, #56	@ 0x38
 800c288:	4639      	mov	r1, r7
 800c28a:	f000 f8e1 	bl	800c450 <__sprint_r>
 800c28e:	2800      	cmp	r0, #0
 800c290:	d13f      	bne.n	800c312 <_vfiprintf_r+0x852>
 800c292:	4b4e      	ldr	r3, [pc, #312]	@ (800c3cc <_vfiprintf_r+0x90c>)
 800c294:	a811      	add	r0, sp, #68	@ 0x44
 800c296:	3d10      	subs	r5, #16
 800c298:	4606      	mov	r6, r0
 800c29a:	e6b3      	b.n	800c004 <_vfiprintf_r+0x544>
 800c29c:	4606      	mov	r6, r0
 800c29e:	e6cb      	b.n	800c038 <_vfiprintf_r+0x578>
 800c2a0:	2010      	movs	r0, #16
 800c2a2:	4402      	add	r2, r0
 800c2a4:	2b07      	cmp	r3, #7
 800c2a6:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800c2aa:	6070      	str	r0, [r6, #4]
 800c2ac:	dd06      	ble.n	800c2bc <_vfiprintf_r+0x7fc>
 800c2ae:	9800      	ldr	r0, [sp, #0]
 800c2b0:	aa0e      	add	r2, sp, #56	@ 0x38
 800c2b2:	4639      	mov	r1, r7
 800c2b4:	f000 f8cc 	bl	800c450 <__sprint_r>
 800c2b8:	bb58      	cbnz	r0, 800c312 <_vfiprintf_r+0x852>
 800c2ba:	a911      	add	r1, sp, #68	@ 0x44
 800c2bc:	3c10      	subs	r4, #16
 800c2be:	460e      	mov	r6, r1
 800c2c0:	e6be      	b.n	800c040 <_vfiprintf_r+0x580>
 800c2c2:	460e      	mov	r6, r1
 800c2c4:	e6d7      	b.n	800c076 <_vfiprintf_r+0x5b6>
 800c2c6:	9800      	ldr	r0, [sp, #0]
 800c2c8:	aa0e      	add	r2, sp, #56	@ 0x38
 800c2ca:	4639      	mov	r1, r7
 800c2cc:	f000 f8c0 	bl	800c450 <__sprint_r>
 800c2d0:	b9f8      	cbnz	r0, 800c312 <_vfiprintf_r+0x852>
 800c2d2:	ab11      	add	r3, sp, #68	@ 0x44
 800c2d4:	e6df      	b.n	800c096 <_vfiprintf_r+0x5d6>
 800c2d6:	9a02      	ldr	r2, [sp, #8]
 800c2d8:	9904      	ldr	r1, [sp, #16]
 800c2da:	1a54      	subs	r4, r2, r1
 800c2dc:	2c00      	cmp	r4, #0
 800c2de:	f77f aede 	ble.w	800c09e <_vfiprintf_r+0x5de>
 800c2e2:	4d39      	ldr	r5, [pc, #228]	@ (800c3c8 <_vfiprintf_r+0x908>)
 800c2e4:	2610      	movs	r6, #16
 800c2e6:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800c2ea:	2c10      	cmp	r4, #16
 800c2ec:	f102 0201 	add.w	r2, r2, #1
 800c2f0:	601d      	str	r5, [r3, #0]
 800c2f2:	dc1d      	bgt.n	800c330 <_vfiprintf_r+0x870>
 800c2f4:	605c      	str	r4, [r3, #4]
 800c2f6:	2a07      	cmp	r2, #7
 800c2f8:	440c      	add	r4, r1
 800c2fa:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800c2fe:	f77f aece 	ble.w	800c09e <_vfiprintf_r+0x5de>
 800c302:	9800      	ldr	r0, [sp, #0]
 800c304:	aa0e      	add	r2, sp, #56	@ 0x38
 800c306:	4639      	mov	r1, r7
 800c308:	f000 f8a2 	bl	800c450 <__sprint_r>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	f43f aec6 	beq.w	800c09e <_vfiprintf_r+0x5de>
 800c312:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c314:	07d9      	lsls	r1, r3, #31
 800c316:	d405      	bmi.n	800c324 <_vfiprintf_r+0x864>
 800c318:	89bb      	ldrh	r3, [r7, #12]
 800c31a:	059a      	lsls	r2, r3, #22
 800c31c:	d402      	bmi.n	800c324 <_vfiprintf_r+0x864>
 800c31e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c320:	f7fc f887 	bl	8008432 <__retarget_lock_release_recursive>
 800c324:	89bb      	ldrh	r3, [r7, #12]
 800c326:	065b      	lsls	r3, r3, #25
 800c328:	f57f abf3 	bpl.w	800bb12 <_vfiprintf_r+0x52>
 800c32c:	f7ff bbee 	b.w	800bb0c <_vfiprintf_r+0x4c>
 800c330:	3110      	adds	r1, #16
 800c332:	2a07      	cmp	r2, #7
 800c334:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800c338:	605e      	str	r6, [r3, #4]
 800c33a:	dc02      	bgt.n	800c342 <_vfiprintf_r+0x882>
 800c33c:	3308      	adds	r3, #8
 800c33e:	3c10      	subs	r4, #16
 800c340:	e7d1      	b.n	800c2e6 <_vfiprintf_r+0x826>
 800c342:	9800      	ldr	r0, [sp, #0]
 800c344:	aa0e      	add	r2, sp, #56	@ 0x38
 800c346:	4639      	mov	r1, r7
 800c348:	f000 f882 	bl	800c450 <__sprint_r>
 800c34c:	2800      	cmp	r0, #0
 800c34e:	d1e0      	bne.n	800c312 <_vfiprintf_r+0x852>
 800c350:	ab11      	add	r3, sp, #68	@ 0x44
 800c352:	e7f4      	b.n	800c33e <_vfiprintf_r+0x87e>
 800c354:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c356:	b913      	cbnz	r3, 800c35e <_vfiprintf_r+0x89e>
 800c358:	2300      	movs	r3, #0
 800c35a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c35c:	e7d9      	b.n	800c312 <_vfiprintf_r+0x852>
 800c35e:	9800      	ldr	r0, [sp, #0]
 800c360:	aa0e      	add	r2, sp, #56	@ 0x38
 800c362:	4639      	mov	r1, r7
 800c364:	f000 f874 	bl	800c450 <__sprint_r>
 800c368:	2800      	cmp	r0, #0
 800c36a:	d0f5      	beq.n	800c358 <_vfiprintf_r+0x898>
 800c36c:	e7d1      	b.n	800c312 <_vfiprintf_r+0x852>
 800c36e:	ea54 0205 	orrs.w	r2, r4, r5
 800c372:	f8cd a010 	str.w	sl, [sp, #16]
 800c376:	f43f ada9 	beq.w	800becc <_vfiprintf_r+0x40c>
 800c37a:	2b01      	cmp	r3, #1
 800c37c:	f43f aee0 	beq.w	800c140 <_vfiprintf_r+0x680>
 800c380:	2b02      	cmp	r3, #2
 800c382:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800c386:	f43f af28 	beq.w	800c1da <_vfiprintf_r+0x71a>
 800c38a:	f004 0307 	and.w	r3, r4, #7
 800c38e:	08e4      	lsrs	r4, r4, #3
 800c390:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800c394:	08ed      	lsrs	r5, r5, #3
 800c396:	3330      	adds	r3, #48	@ 0x30
 800c398:	ea54 0105 	orrs.w	r1, r4, r5
 800c39c:	464a      	mov	r2, r9
 800c39e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800c3a2:	d1f2      	bne.n	800c38a <_vfiprintf_r+0x8ca>
 800c3a4:	9904      	ldr	r1, [sp, #16]
 800c3a6:	07c8      	lsls	r0, r1, #31
 800c3a8:	d506      	bpl.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c3aa:	2b30      	cmp	r3, #48	@ 0x30
 800c3ac:	d004      	beq.n	800c3b8 <_vfiprintf_r+0x8f8>
 800c3ae:	2330      	movs	r3, #48	@ 0x30
 800c3b0:	f809 3c01 	strb.w	r3, [r9, #-1]
 800c3b4:	f1a2 0902 	sub.w	r9, r2, #2
 800c3b8:	ab3a      	add	r3, sp, #232	@ 0xe8
 800c3ba:	eba3 0309 	sub.w	r3, r3, r9
 800c3be:	9c01      	ldr	r4, [sp, #4]
 800c3c0:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c3c4:	9301      	str	r3, [sp, #4]
 800c3c6:	e5bc      	b.n	800bf42 <_vfiprintf_r+0x482>
 800c3c8:	0800ce79 	.word	0x0800ce79
 800c3cc:	0800ce69 	.word	0x0800ce69

0800c3d0 <__sbprintf>:
 800c3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3d2:	461f      	mov	r7, r3
 800c3d4:	898b      	ldrh	r3, [r1, #12]
 800c3d6:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800c3da:	f023 0302 	bic.w	r3, r3, #2
 800c3de:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c3e2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800c3e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3e6:	89cb      	ldrh	r3, [r1, #14]
 800c3e8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c3ec:	69cb      	ldr	r3, [r1, #28]
 800c3ee:	9307      	str	r3, [sp, #28]
 800c3f0:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800c3f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3f4:	ab1a      	add	r3, sp, #104	@ 0x68
 800c3f6:	9300      	str	r3, [sp, #0]
 800c3f8:	9304      	str	r3, [sp, #16]
 800c3fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3fe:	4615      	mov	r5, r2
 800c400:	4606      	mov	r6, r0
 800c402:	9302      	str	r3, [sp, #8]
 800c404:	9305      	str	r3, [sp, #20]
 800c406:	a816      	add	r0, sp, #88	@ 0x58
 800c408:	2300      	movs	r3, #0
 800c40a:	460c      	mov	r4, r1
 800c40c:	9306      	str	r3, [sp, #24]
 800c40e:	f7fc f80d 	bl	800842c <__retarget_lock_init_recursive>
 800c412:	462a      	mov	r2, r5
 800c414:	463b      	mov	r3, r7
 800c416:	4669      	mov	r1, sp
 800c418:	4630      	mov	r0, r6
 800c41a:	f7ff fb51 	bl	800bac0 <_vfiprintf_r>
 800c41e:	1e05      	subs	r5, r0, #0
 800c420:	db07      	blt.n	800c432 <__sbprintf+0x62>
 800c422:	4669      	mov	r1, sp
 800c424:	4630      	mov	r0, r6
 800c426:	f7fd fe4f 	bl	800a0c8 <_fflush_r>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	bf18      	it	ne
 800c42e:	f04f 35ff 	movne.w	r5, #4294967295
 800c432:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c436:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c438:	065b      	lsls	r3, r3, #25
 800c43a:	bf42      	ittt	mi
 800c43c:	89a3      	ldrhmi	r3, [r4, #12]
 800c43e:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800c442:	81a3      	strhmi	r3, [r4, #12]
 800c444:	f7fb fff3 	bl	800842e <__retarget_lock_close_recursive>
 800c448:	4628      	mov	r0, r5
 800c44a:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800c44e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c450 <__sprint_r>:
 800c450:	6893      	ldr	r3, [r2, #8]
 800c452:	b510      	push	{r4, lr}
 800c454:	4614      	mov	r4, r2
 800c456:	b133      	cbz	r3, 800c466 <__sprint_r+0x16>
 800c458:	f000 f808 	bl	800c46c <__sfvwrite_r>
 800c45c:	2300      	movs	r3, #0
 800c45e:	60a3      	str	r3, [r4, #8]
 800c460:	2300      	movs	r3, #0
 800c462:	6063      	str	r3, [r4, #4]
 800c464:	bd10      	pop	{r4, pc}
 800c466:	4618      	mov	r0, r3
 800c468:	e7fa      	b.n	800c460 <__sprint_r+0x10>
	...

0800c46c <__sfvwrite_r>:
 800c46c:	6893      	ldr	r3, [r2, #8]
 800c46e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c472:	4606      	mov	r6, r0
 800c474:	460c      	mov	r4, r1
 800c476:	4691      	mov	r9, r2
 800c478:	b91b      	cbnz	r3, 800c482 <__sfvwrite_r+0x16>
 800c47a:	2000      	movs	r0, #0
 800c47c:	b003      	add	sp, #12
 800c47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c482:	898b      	ldrh	r3, [r1, #12]
 800c484:	0718      	lsls	r0, r3, #28
 800c486:	d550      	bpl.n	800c52a <__sfvwrite_r+0xbe>
 800c488:	690b      	ldr	r3, [r1, #16]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d04d      	beq.n	800c52a <__sfvwrite_r+0xbe>
 800c48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c492:	f8d9 8000 	ldr.w	r8, [r9]
 800c496:	f013 0702 	ands.w	r7, r3, #2
 800c49a:	d16b      	bne.n	800c574 <__sfvwrite_r+0x108>
 800c49c:	f013 0301 	ands.w	r3, r3, #1
 800c4a0:	f000 809c 	beq.w	800c5dc <__sfvwrite_r+0x170>
 800c4a4:	4638      	mov	r0, r7
 800c4a6:	46ba      	mov	sl, r7
 800c4a8:	46bb      	mov	fp, r7
 800c4aa:	f1bb 0f00 	cmp.w	fp, #0
 800c4ae:	f000 8103 	beq.w	800c6b8 <__sfvwrite_r+0x24c>
 800c4b2:	b950      	cbnz	r0, 800c4ca <__sfvwrite_r+0x5e>
 800c4b4:	465a      	mov	r2, fp
 800c4b6:	210a      	movs	r1, #10
 800c4b8:	4650      	mov	r0, sl
 800c4ba:	f7f3 fe91 	bl	80001e0 <memchr>
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	f000 8100 	beq.w	800c6c4 <__sfvwrite_r+0x258>
 800c4c4:	3001      	adds	r0, #1
 800c4c6:	eba0 070a 	sub.w	r7, r0, sl
 800c4ca:	6820      	ldr	r0, [r4, #0]
 800c4cc:	6921      	ldr	r1, [r4, #16]
 800c4ce:	68a5      	ldr	r5, [r4, #8]
 800c4d0:	6963      	ldr	r3, [r4, #20]
 800c4d2:	455f      	cmp	r7, fp
 800c4d4:	463a      	mov	r2, r7
 800c4d6:	bf28      	it	cs
 800c4d8:	465a      	movcs	r2, fp
 800c4da:	4288      	cmp	r0, r1
 800c4dc:	f240 80f5 	bls.w	800c6ca <__sfvwrite_r+0x25e>
 800c4e0:	441d      	add	r5, r3
 800c4e2:	42aa      	cmp	r2, r5
 800c4e4:	f340 80f1 	ble.w	800c6ca <__sfvwrite_r+0x25e>
 800c4e8:	4651      	mov	r1, sl
 800c4ea:	462a      	mov	r2, r5
 800c4ec:	f7ff f891 	bl	800b612 <memmove>
 800c4f0:	6823      	ldr	r3, [r4, #0]
 800c4f2:	442b      	add	r3, r5
 800c4f4:	6023      	str	r3, [r4, #0]
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	f7fd fde5 	bl	800a0c8 <_fflush_r>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d167      	bne.n	800c5d2 <__sfvwrite_r+0x166>
 800c502:	1b7f      	subs	r7, r7, r5
 800c504:	f040 80f9 	bne.w	800c6fa <__sfvwrite_r+0x28e>
 800c508:	4621      	mov	r1, r4
 800c50a:	4630      	mov	r0, r6
 800c50c:	f7fd fddc 	bl	800a0c8 <_fflush_r>
 800c510:	2800      	cmp	r0, #0
 800c512:	d15e      	bne.n	800c5d2 <__sfvwrite_r+0x166>
 800c514:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c518:	1b5b      	subs	r3, r3, r5
 800c51a:	44aa      	add	sl, r5
 800c51c:	ebab 0b05 	sub.w	fp, fp, r5
 800c520:	f8c9 3008 	str.w	r3, [r9, #8]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d1c0      	bne.n	800c4aa <__sfvwrite_r+0x3e>
 800c528:	e7a7      	b.n	800c47a <__sfvwrite_r+0xe>
 800c52a:	4621      	mov	r1, r4
 800c52c:	4630      	mov	r0, r6
 800c52e:	f000 f8e9 	bl	800c704 <__swsetup_r>
 800c532:	2800      	cmp	r0, #0
 800c534:	d0ab      	beq.n	800c48e <__sfvwrite_r+0x22>
 800c536:	f04f 30ff 	mov.w	r0, #4294967295
 800c53a:	e79f      	b.n	800c47c <__sfvwrite_r+0x10>
 800c53c:	e9d8 a500 	ldrd	sl, r5, [r8]
 800c540:	f108 0808 	add.w	r8, r8, #8
 800c544:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c548:	69e1      	ldr	r1, [r4, #28]
 800c54a:	2d00      	cmp	r5, #0
 800c54c:	d0f6      	beq.n	800c53c <__sfvwrite_r+0xd0>
 800c54e:	42bd      	cmp	r5, r7
 800c550:	462b      	mov	r3, r5
 800c552:	4652      	mov	r2, sl
 800c554:	bf28      	it	cs
 800c556:	463b      	movcs	r3, r7
 800c558:	4630      	mov	r0, r6
 800c55a:	47d8      	blx	fp
 800c55c:	2800      	cmp	r0, #0
 800c55e:	dd38      	ble.n	800c5d2 <__sfvwrite_r+0x166>
 800c560:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c564:	1a1b      	subs	r3, r3, r0
 800c566:	4482      	add	sl, r0
 800c568:	1a2d      	subs	r5, r5, r0
 800c56a:	f8c9 3008 	str.w	r3, [r9, #8]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d1e8      	bne.n	800c544 <__sfvwrite_r+0xd8>
 800c572:	e782      	b.n	800c47a <__sfvwrite_r+0xe>
 800c574:	f04f 0a00 	mov.w	sl, #0
 800c578:	4f61      	ldr	r7, [pc, #388]	@ (800c700 <__sfvwrite_r+0x294>)
 800c57a:	4655      	mov	r5, sl
 800c57c:	e7e2      	b.n	800c544 <__sfvwrite_r+0xd8>
 800c57e:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800c582:	f108 0808 	add.w	r8, r8, #8
 800c586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c58a:	6820      	ldr	r0, [r4, #0]
 800c58c:	68a2      	ldr	r2, [r4, #8]
 800c58e:	f1ba 0f00 	cmp.w	sl, #0
 800c592:	d0f4      	beq.n	800c57e <__sfvwrite_r+0x112>
 800c594:	0599      	lsls	r1, r3, #22
 800c596:	d563      	bpl.n	800c660 <__sfvwrite_r+0x1f4>
 800c598:	4552      	cmp	r2, sl
 800c59a:	d836      	bhi.n	800c60a <__sfvwrite_r+0x19e>
 800c59c:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800c5a0:	d033      	beq.n	800c60a <__sfvwrite_r+0x19e>
 800c5a2:	6921      	ldr	r1, [r4, #16]
 800c5a4:	6965      	ldr	r5, [r4, #20]
 800c5a6:	eba0 0b01 	sub.w	fp, r0, r1
 800c5aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5b2:	f10b 0201 	add.w	r2, fp, #1
 800c5b6:	106d      	asrs	r5, r5, #1
 800c5b8:	4452      	add	r2, sl
 800c5ba:	4295      	cmp	r5, r2
 800c5bc:	bf38      	it	cc
 800c5be:	4615      	movcc	r5, r2
 800c5c0:	055b      	lsls	r3, r3, #21
 800c5c2:	d53d      	bpl.n	800c640 <__sfvwrite_r+0x1d4>
 800c5c4:	4629      	mov	r1, r5
 800c5c6:	4630      	mov	r0, r6
 800c5c8:	f7fc f85a 	bl	8008680 <_malloc_r>
 800c5cc:	b948      	cbnz	r0, 800c5e2 <__sfvwrite_r+0x176>
 800c5ce:	230c      	movs	r3, #12
 800c5d0:	6033      	str	r3, [r6, #0]
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5d8:	81a3      	strh	r3, [r4, #12]
 800c5da:	e7ac      	b.n	800c536 <__sfvwrite_r+0xca>
 800c5dc:	461f      	mov	r7, r3
 800c5de:	469a      	mov	sl, r3
 800c5e0:	e7d1      	b.n	800c586 <__sfvwrite_r+0x11a>
 800c5e2:	465a      	mov	r2, fp
 800c5e4:	6921      	ldr	r1, [r4, #16]
 800c5e6:	9001      	str	r0, [sp, #4]
 800c5e8:	f7ff f82d 	bl	800b646 <memcpy>
 800c5ec:	89a2      	ldrh	r2, [r4, #12]
 800c5ee:	9b01      	ldr	r3, [sp, #4]
 800c5f0:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800c5f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c5f8:	81a2      	strh	r2, [r4, #12]
 800c5fa:	6123      	str	r3, [r4, #16]
 800c5fc:	6165      	str	r5, [r4, #20]
 800c5fe:	445b      	add	r3, fp
 800c600:	eba5 050b 	sub.w	r5, r5, fp
 800c604:	6023      	str	r3, [r4, #0]
 800c606:	4652      	mov	r2, sl
 800c608:	60a5      	str	r5, [r4, #8]
 800c60a:	4552      	cmp	r2, sl
 800c60c:	bf28      	it	cs
 800c60e:	4652      	movcs	r2, sl
 800c610:	6820      	ldr	r0, [r4, #0]
 800c612:	9201      	str	r2, [sp, #4]
 800c614:	4639      	mov	r1, r7
 800c616:	f7fe fffc 	bl	800b612 <memmove>
 800c61a:	68a3      	ldr	r3, [r4, #8]
 800c61c:	9a01      	ldr	r2, [sp, #4]
 800c61e:	1a9b      	subs	r3, r3, r2
 800c620:	60a3      	str	r3, [r4, #8]
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	4413      	add	r3, r2
 800c626:	4655      	mov	r5, sl
 800c628:	6023      	str	r3, [r4, #0]
 800c62a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c62e:	1b5b      	subs	r3, r3, r5
 800c630:	442f      	add	r7, r5
 800c632:	ebaa 0a05 	sub.w	sl, sl, r5
 800c636:	f8c9 3008 	str.w	r3, [r9, #8]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d1a3      	bne.n	800c586 <__sfvwrite_r+0x11a>
 800c63e:	e71c      	b.n	800c47a <__sfvwrite_r+0xe>
 800c640:	462a      	mov	r2, r5
 800c642:	4630      	mov	r0, r6
 800c644:	f7ff f874 	bl	800b730 <_realloc_r>
 800c648:	4603      	mov	r3, r0
 800c64a:	2800      	cmp	r0, #0
 800c64c:	d1d5      	bne.n	800c5fa <__sfvwrite_r+0x18e>
 800c64e:	6921      	ldr	r1, [r4, #16]
 800c650:	4630      	mov	r0, r6
 800c652:	f7fb ff55 	bl	8008500 <_free_r>
 800c656:	89a3      	ldrh	r3, [r4, #12]
 800c658:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c65c:	81a3      	strh	r3, [r4, #12]
 800c65e:	e7b6      	b.n	800c5ce <__sfvwrite_r+0x162>
 800c660:	6923      	ldr	r3, [r4, #16]
 800c662:	4283      	cmp	r3, r0
 800c664:	d302      	bcc.n	800c66c <__sfvwrite_r+0x200>
 800c666:	6961      	ldr	r1, [r4, #20]
 800c668:	4551      	cmp	r1, sl
 800c66a:	d915      	bls.n	800c698 <__sfvwrite_r+0x22c>
 800c66c:	4552      	cmp	r2, sl
 800c66e:	bf28      	it	cs
 800c670:	4652      	movcs	r2, sl
 800c672:	4639      	mov	r1, r7
 800c674:	4615      	mov	r5, r2
 800c676:	f7fe ffcc 	bl	800b612 <memmove>
 800c67a:	68a3      	ldr	r3, [r4, #8]
 800c67c:	6822      	ldr	r2, [r4, #0]
 800c67e:	1b5b      	subs	r3, r3, r5
 800c680:	442a      	add	r2, r5
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	6022      	str	r2, [r4, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d1cf      	bne.n	800c62a <__sfvwrite_r+0x1be>
 800c68a:	4621      	mov	r1, r4
 800c68c:	4630      	mov	r0, r6
 800c68e:	f7fd fd1b 	bl	800a0c8 <_fflush_r>
 800c692:	2800      	cmp	r0, #0
 800c694:	d0c9      	beq.n	800c62a <__sfvwrite_r+0x1be>
 800c696:	e79c      	b.n	800c5d2 <__sfvwrite_r+0x166>
 800c698:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c69c:	4553      	cmp	r3, sl
 800c69e:	bf28      	it	cs
 800c6a0:	4653      	movcs	r3, sl
 800c6a2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c6a4:	fb93 f3f1 	sdiv	r3, r3, r1
 800c6a8:	463a      	mov	r2, r7
 800c6aa:	434b      	muls	r3, r1
 800c6ac:	4630      	mov	r0, r6
 800c6ae:	69e1      	ldr	r1, [r4, #28]
 800c6b0:	47a8      	blx	r5
 800c6b2:	1e05      	subs	r5, r0, #0
 800c6b4:	dcb9      	bgt.n	800c62a <__sfvwrite_r+0x1be>
 800c6b6:	e78c      	b.n	800c5d2 <__sfvwrite_r+0x166>
 800c6b8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800c6bc:	2000      	movs	r0, #0
 800c6be:	f108 0808 	add.w	r8, r8, #8
 800c6c2:	e6f2      	b.n	800c4aa <__sfvwrite_r+0x3e>
 800c6c4:	f10b 0701 	add.w	r7, fp, #1
 800c6c8:	e6ff      	b.n	800c4ca <__sfvwrite_r+0x5e>
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	dc08      	bgt.n	800c6e0 <__sfvwrite_r+0x274>
 800c6ce:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c6d0:	69e1      	ldr	r1, [r4, #28]
 800c6d2:	4652      	mov	r2, sl
 800c6d4:	4630      	mov	r0, r6
 800c6d6:	47a8      	blx	r5
 800c6d8:	1e05      	subs	r5, r0, #0
 800c6da:	f73f af12 	bgt.w	800c502 <__sfvwrite_r+0x96>
 800c6de:	e778      	b.n	800c5d2 <__sfvwrite_r+0x166>
 800c6e0:	4651      	mov	r1, sl
 800c6e2:	9201      	str	r2, [sp, #4]
 800c6e4:	f7fe ff95 	bl	800b612 <memmove>
 800c6e8:	9a01      	ldr	r2, [sp, #4]
 800c6ea:	68a3      	ldr	r3, [r4, #8]
 800c6ec:	1a9b      	subs	r3, r3, r2
 800c6ee:	60a3      	str	r3, [r4, #8]
 800c6f0:	6823      	ldr	r3, [r4, #0]
 800c6f2:	4413      	add	r3, r2
 800c6f4:	6023      	str	r3, [r4, #0]
 800c6f6:	4615      	mov	r5, r2
 800c6f8:	e703      	b.n	800c502 <__sfvwrite_r+0x96>
 800c6fa:	2001      	movs	r0, #1
 800c6fc:	e70a      	b.n	800c514 <__sfvwrite_r+0xa8>
 800c6fe:	bf00      	nop
 800c700:	7ffffc00 	.word	0x7ffffc00

0800c704 <__swsetup_r>:
 800c704:	b538      	push	{r3, r4, r5, lr}
 800c706:	4b29      	ldr	r3, [pc, #164]	@ (800c7ac <__swsetup_r+0xa8>)
 800c708:	4605      	mov	r5, r0
 800c70a:	6818      	ldr	r0, [r3, #0]
 800c70c:	460c      	mov	r4, r1
 800c70e:	b118      	cbz	r0, 800c718 <__swsetup_r+0x14>
 800c710:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c712:	b90b      	cbnz	r3, 800c718 <__swsetup_r+0x14>
 800c714:	f7fb fd5c 	bl	80081d0 <__sinit>
 800c718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c71c:	0719      	lsls	r1, r3, #28
 800c71e:	d422      	bmi.n	800c766 <__swsetup_r+0x62>
 800c720:	06da      	lsls	r2, r3, #27
 800c722:	d407      	bmi.n	800c734 <__swsetup_r+0x30>
 800c724:	2209      	movs	r2, #9
 800c726:	602a      	str	r2, [r5, #0]
 800c728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c72c:	81a3      	strh	r3, [r4, #12]
 800c72e:	f04f 30ff 	mov.w	r0, #4294967295
 800c732:	e033      	b.n	800c79c <__swsetup_r+0x98>
 800c734:	0758      	lsls	r0, r3, #29
 800c736:	d512      	bpl.n	800c75e <__swsetup_r+0x5a>
 800c738:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c73a:	b141      	cbz	r1, 800c74e <__swsetup_r+0x4a>
 800c73c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800c740:	4299      	cmp	r1, r3
 800c742:	d002      	beq.n	800c74a <__swsetup_r+0x46>
 800c744:	4628      	mov	r0, r5
 800c746:	f7fb fedb 	bl	8008500 <_free_r>
 800c74a:	2300      	movs	r3, #0
 800c74c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c74e:	89a3      	ldrh	r3, [r4, #12]
 800c750:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c754:	81a3      	strh	r3, [r4, #12]
 800c756:	2300      	movs	r3, #0
 800c758:	6063      	str	r3, [r4, #4]
 800c75a:	6923      	ldr	r3, [r4, #16]
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	f043 0308 	orr.w	r3, r3, #8
 800c764:	81a3      	strh	r3, [r4, #12]
 800c766:	6923      	ldr	r3, [r4, #16]
 800c768:	b94b      	cbnz	r3, 800c77e <__swsetup_r+0x7a>
 800c76a:	89a3      	ldrh	r3, [r4, #12]
 800c76c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c774:	d003      	beq.n	800c77e <__swsetup_r+0x7a>
 800c776:	4621      	mov	r1, r4
 800c778:	4628      	mov	r0, r5
 800c77a:	f000 f848 	bl	800c80e <__smakebuf_r>
 800c77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c782:	f013 0201 	ands.w	r2, r3, #1
 800c786:	d00a      	beq.n	800c79e <__swsetup_r+0x9a>
 800c788:	2200      	movs	r2, #0
 800c78a:	60a2      	str	r2, [r4, #8]
 800c78c:	6962      	ldr	r2, [r4, #20]
 800c78e:	4252      	negs	r2, r2
 800c790:	61a2      	str	r2, [r4, #24]
 800c792:	6922      	ldr	r2, [r4, #16]
 800c794:	b942      	cbnz	r2, 800c7a8 <__swsetup_r+0xa4>
 800c796:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c79a:	d1c5      	bne.n	800c728 <__swsetup_r+0x24>
 800c79c:	bd38      	pop	{r3, r4, r5, pc}
 800c79e:	0799      	lsls	r1, r3, #30
 800c7a0:	bf58      	it	pl
 800c7a2:	6962      	ldrpl	r2, [r4, #20]
 800c7a4:	60a2      	str	r2, [r4, #8]
 800c7a6:	e7f4      	b.n	800c792 <__swsetup_r+0x8e>
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e7f7      	b.n	800c79c <__swsetup_r+0x98>
 800c7ac:	200000c0 	.word	0x200000c0

0800c7b0 <abort>:
 800c7b0:	b508      	push	{r3, lr}
 800c7b2:	2006      	movs	r0, #6
 800c7b4:	f000 f890 	bl	800c8d8 <raise>
 800c7b8:	2001      	movs	r0, #1
 800c7ba:	f7f4 fe6f 	bl	800149c <_exit>

0800c7be <__swhatbuf_r>:
 800c7be:	b570      	push	{r4, r5, r6, lr}
 800c7c0:	460c      	mov	r4, r1
 800c7c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7c6:	2900      	cmp	r1, #0
 800c7c8:	b096      	sub	sp, #88	@ 0x58
 800c7ca:	4615      	mov	r5, r2
 800c7cc:	461e      	mov	r6, r3
 800c7ce:	da07      	bge.n	800c7e0 <__swhatbuf_r+0x22>
 800c7d0:	89a1      	ldrh	r1, [r4, #12]
 800c7d2:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800c7d6:	d117      	bne.n	800c808 <__swhatbuf_r+0x4a>
 800c7d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c7dc:	4608      	mov	r0, r1
 800c7de:	e00f      	b.n	800c800 <__swhatbuf_r+0x42>
 800c7e0:	466a      	mov	r2, sp
 800c7e2:	f000 f881 	bl	800c8e8 <_fstat_r>
 800c7e6:	2800      	cmp	r0, #0
 800c7e8:	dbf2      	blt.n	800c7d0 <__swhatbuf_r+0x12>
 800c7ea:	9901      	ldr	r1, [sp, #4]
 800c7ec:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c7f0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c7f4:	4259      	negs	r1, r3
 800c7f6:	4159      	adcs	r1, r3
 800c7f8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c7fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c800:	6031      	str	r1, [r6, #0]
 800c802:	602b      	str	r3, [r5, #0]
 800c804:	b016      	add	sp, #88	@ 0x58
 800c806:	bd70      	pop	{r4, r5, r6, pc}
 800c808:	2100      	movs	r1, #0
 800c80a:	2340      	movs	r3, #64	@ 0x40
 800c80c:	e7e6      	b.n	800c7dc <__swhatbuf_r+0x1e>

0800c80e <__smakebuf_r>:
 800c80e:	898b      	ldrh	r3, [r1, #12]
 800c810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c812:	079d      	lsls	r5, r3, #30
 800c814:	4606      	mov	r6, r0
 800c816:	460c      	mov	r4, r1
 800c818:	d507      	bpl.n	800c82a <__smakebuf_r+0x1c>
 800c81a:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800c81e:	6023      	str	r3, [r4, #0]
 800c820:	6123      	str	r3, [r4, #16]
 800c822:	2301      	movs	r3, #1
 800c824:	6163      	str	r3, [r4, #20]
 800c826:	b003      	add	sp, #12
 800c828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c82a:	ab01      	add	r3, sp, #4
 800c82c:	466a      	mov	r2, sp
 800c82e:	f7ff ffc6 	bl	800c7be <__swhatbuf_r>
 800c832:	9f00      	ldr	r7, [sp, #0]
 800c834:	4605      	mov	r5, r0
 800c836:	4639      	mov	r1, r7
 800c838:	4630      	mov	r0, r6
 800c83a:	f7fb ff21 	bl	8008680 <_malloc_r>
 800c83e:	b948      	cbnz	r0, 800c854 <__smakebuf_r+0x46>
 800c840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c844:	059a      	lsls	r2, r3, #22
 800c846:	d4ee      	bmi.n	800c826 <__smakebuf_r+0x18>
 800c848:	f023 0303 	bic.w	r3, r3, #3
 800c84c:	f043 0302 	orr.w	r3, r3, #2
 800c850:	81a3      	strh	r3, [r4, #12]
 800c852:	e7e2      	b.n	800c81a <__smakebuf_r+0xc>
 800c854:	89a3      	ldrh	r3, [r4, #12]
 800c856:	6020      	str	r0, [r4, #0]
 800c858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c85c:	81a3      	strh	r3, [r4, #12]
 800c85e:	9b01      	ldr	r3, [sp, #4]
 800c860:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c864:	b15b      	cbz	r3, 800c87e <__smakebuf_r+0x70>
 800c866:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c86a:	4630      	mov	r0, r6
 800c86c:	f000 f84e 	bl	800c90c <_isatty_r>
 800c870:	b128      	cbz	r0, 800c87e <__smakebuf_r+0x70>
 800c872:	89a3      	ldrh	r3, [r4, #12]
 800c874:	f023 0303 	bic.w	r3, r3, #3
 800c878:	f043 0301 	orr.w	r3, r3, #1
 800c87c:	81a3      	strh	r3, [r4, #12]
 800c87e:	89a3      	ldrh	r3, [r4, #12]
 800c880:	431d      	orrs	r5, r3
 800c882:	81a5      	strh	r5, [r4, #12]
 800c884:	e7cf      	b.n	800c826 <__smakebuf_r+0x18>

0800c886 <_raise_r>:
 800c886:	291f      	cmp	r1, #31
 800c888:	b538      	push	{r3, r4, r5, lr}
 800c88a:	4605      	mov	r5, r0
 800c88c:	460c      	mov	r4, r1
 800c88e:	d904      	bls.n	800c89a <_raise_r+0x14>
 800c890:	2316      	movs	r3, #22
 800c892:	6003      	str	r3, [r0, #0]
 800c894:	f04f 30ff 	mov.w	r0, #4294967295
 800c898:	bd38      	pop	{r3, r4, r5, pc}
 800c89a:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800c89e:	b112      	cbz	r2, 800c8a6 <_raise_r+0x20>
 800c8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c8a4:	b94b      	cbnz	r3, 800c8ba <_raise_r+0x34>
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	f000 f852 	bl	800c950 <_getpid_r>
 800c8ac:	4622      	mov	r2, r4
 800c8ae:	4601      	mov	r1, r0
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8b6:	f000 b839 	b.w	800c92c <_kill_r>
 800c8ba:	2b01      	cmp	r3, #1
 800c8bc:	d00a      	beq.n	800c8d4 <_raise_r+0x4e>
 800c8be:	1c59      	adds	r1, r3, #1
 800c8c0:	d103      	bne.n	800c8ca <_raise_r+0x44>
 800c8c2:	2316      	movs	r3, #22
 800c8c4:	6003      	str	r3, [r0, #0]
 800c8c6:	2001      	movs	r0, #1
 800c8c8:	e7e6      	b.n	800c898 <_raise_r+0x12>
 800c8ca:	2100      	movs	r1, #0
 800c8cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	4798      	blx	r3
 800c8d4:	2000      	movs	r0, #0
 800c8d6:	e7df      	b.n	800c898 <_raise_r+0x12>

0800c8d8 <raise>:
 800c8d8:	4b02      	ldr	r3, [pc, #8]	@ (800c8e4 <raise+0xc>)
 800c8da:	4601      	mov	r1, r0
 800c8dc:	6818      	ldr	r0, [r3, #0]
 800c8de:	f7ff bfd2 	b.w	800c886 <_raise_r>
 800c8e2:	bf00      	nop
 800c8e4:	200000c0 	.word	0x200000c0

0800c8e8 <_fstat_r>:
 800c8e8:	b538      	push	{r3, r4, r5, lr}
 800c8ea:	4d07      	ldr	r5, [pc, #28]	@ (800c908 <_fstat_r+0x20>)
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	4608      	mov	r0, r1
 800c8f2:	4611      	mov	r1, r2
 800c8f4:	602b      	str	r3, [r5, #0]
 800c8f6:	f7f4 fe21 	bl	800153c <_fstat>
 800c8fa:	1c43      	adds	r3, r0, #1
 800c8fc:	d102      	bne.n	800c904 <_fstat_r+0x1c>
 800c8fe:	682b      	ldr	r3, [r5, #0]
 800c900:	b103      	cbz	r3, 800c904 <_fstat_r+0x1c>
 800c902:	6023      	str	r3, [r4, #0]
 800c904:	bd38      	pop	{r3, r4, r5, pc}
 800c906:	bf00      	nop
 800c908:	20000af0 	.word	0x20000af0

0800c90c <_isatty_r>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4d06      	ldr	r5, [pc, #24]	@ (800c928 <_isatty_r+0x1c>)
 800c910:	2300      	movs	r3, #0
 800c912:	4604      	mov	r4, r0
 800c914:	4608      	mov	r0, r1
 800c916:	602b      	str	r3, [r5, #0]
 800c918:	f7f4 fe20 	bl	800155c <_isatty>
 800c91c:	1c43      	adds	r3, r0, #1
 800c91e:	d102      	bne.n	800c926 <_isatty_r+0x1a>
 800c920:	682b      	ldr	r3, [r5, #0]
 800c922:	b103      	cbz	r3, 800c926 <_isatty_r+0x1a>
 800c924:	6023      	str	r3, [r4, #0]
 800c926:	bd38      	pop	{r3, r4, r5, pc}
 800c928:	20000af0 	.word	0x20000af0

0800c92c <_kill_r>:
 800c92c:	b538      	push	{r3, r4, r5, lr}
 800c92e:	4d07      	ldr	r5, [pc, #28]	@ (800c94c <_kill_r+0x20>)
 800c930:	2300      	movs	r3, #0
 800c932:	4604      	mov	r4, r0
 800c934:	4608      	mov	r0, r1
 800c936:	4611      	mov	r1, r2
 800c938:	602b      	str	r3, [r5, #0]
 800c93a:	f7f4 fd9f 	bl	800147c <_kill>
 800c93e:	1c43      	adds	r3, r0, #1
 800c940:	d102      	bne.n	800c948 <_kill_r+0x1c>
 800c942:	682b      	ldr	r3, [r5, #0]
 800c944:	b103      	cbz	r3, 800c948 <_kill_r+0x1c>
 800c946:	6023      	str	r3, [r4, #0]
 800c948:	bd38      	pop	{r3, r4, r5, pc}
 800c94a:	bf00      	nop
 800c94c:	20000af0 	.word	0x20000af0

0800c950 <_getpid_r>:
 800c950:	f7f4 bd8c 	b.w	800146c <_getpid>

0800c954 <_init>:
 800c954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c956:	bf00      	nop
 800c958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c95a:	bc08      	pop	{r3}
 800c95c:	469e      	mov	lr, r3
 800c95e:	4770      	bx	lr

0800c960 <_fini>:
 800c960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c962:	bf00      	nop
 800c964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c966:	bc08      	pop	{r3}
 800c968:	469e      	mov	lr, r3
 800c96a:	4770      	bx	lr
