// Seed: 3474301280
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wand id_3
);
  wire id_5;
  logic [1 : 1] id_6;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  always @(posedge id_0 > id_5 or 1) release id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    inout tri0 id_3,
    input wire id_4,
    output uwire id_5,
    output uwire id_6
);
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
