// Seed: 1382427377
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    inout logic id_6,
    input id_7,
    output logic id_8,
    output logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    input id_14,
    input id_15,
    input logic id_16,
    output logic id_17,
    output id_18,
    input id_19,
    output id_20,
    input logic id_21,
    output logic id_22,
    input id_23,
    input id_24,
    output logic id_25,
    input id_26,
    input logic id_27
    , id_32,
    output logic id_28
    , id_33,
    input logic id_29,
    input logic id_30,
    input id_31
);
  always id_13 = 1;
  logic id_34 (id_24 & id_17.id_28);
  assign id_28 = id_3 >> 1 < id_29;
  logic id_35;
  assign id_8 = id_29 != id_26;
  defparam id_36 = id_32 == 1, id_37 = id_31 * id_3;
  logic id_38;
  logic id_39;
endmodule
`timescale 1ps / 1ps
`define pp_32 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_25 = 1;
endmodule
