Protel Design System Design Rule Check
PCB File : C:\Users\Jaden Reimer\Documents\GitHub\pcbs\bus\eps\eps.PcbDoc
Date     : 2019-01-03
Time     : 10:08:49 PM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
   Violation between Clearance Constraint: (4391.742mm < 0.152mm) Between Arc (54.803mm,52.403mm) on GND And Via (54.803mm,52.403mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net I2C_SDA Between Track (31.46mm,36.6mm)(31.48mm,36.62mm) on Top Layer And Pad B1-3(31.46mm,29.14mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C_SCL Between Track (34mm,36.6mm)(34mm,38.2mm) on Top Layer And Pad B1-4(34mm,29.14mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (36.54mm,29.14mm)(37.83mm,27.85mm) on Top Layer And Pad B1-5(36.54mm,36.6mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CANH Between Track (44.16mm,29.153mm)(45.435mm,27.878mm) on Top Layer And Pad B2-3(44.16mm,36.613mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CANL Between Track (46.7mm,29.153mm)(48mm,27.853mm) on Top Layer And Pad B2-4(46.7mm,36.613mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (49.19mm,24.62mm)(49.19mm,25.71mm) on Top Layer And Pad B2-5(49.24mm,29.153mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RST_OBC Between Track (28.91mm,23.401mm)(28.91mm,26.12mm) on Top Layer And Pad B3-2(28.91mm,18.66mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RST_EPS Between Track (30.22mm,26.11mm)(31.44mm,26.11mm) on Top Layer And Pad B3-3(31.45mm,18.66mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RST_PAY Between Pad B3-4(33.99mm,18.66mm) on Top Layer And Via (35.22mm,25.31mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net MISO_A Between Track (36.53mm,18.66mm)(39.263mm,15.927mm) on Top Layer And Pad B3-5(36.53mm,26.12mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad B4-1(39.08mm,26.12mm) on Top Layer And Via (39.085mm,20.317mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net EN_UHF Between Track (40.681mm,22.139mm)(44.16mm,18.66mm) on Top Layer And Pad B4-3(44.16mm,26.12mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTC_VBATT Between Pad B4-4(46.7mm,26.12mm) on Top Layer And Track (47.277mm,21.757mm)(47.277mm,28.877mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net EN_UHF_OPT Between Track (41.611mm,26.111mm)(41.62mm,26.12mm) on Top Layer And Track (38.603mm,21.733mm)(41.62mm,18.716mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net OBC_MOSI_A/TX Between Via (39.085mm,35.16mm) from Top Layer to Bottom Layer And Via (40.15mm,29.1mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net OBC_SCK_A/RX Between Via (40.333mm,35.54mm) from Top Layer to Bottom Layer And Via (40.53mm,25.33mm) from Top Layer to Bottom Layer 
Rule Violations :16

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (88.07mm,25.345mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (88.07mm,49.856mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
Rule Violations :2

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.102mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Pad B1-1(26.38mm,36.6mm) on Top Layer And Via (27.49mm,36.64mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.102mm) Between Pad B1-3(31.46mm,29.14mm) on Top Layer And Via (31.877mm,30.734mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Pad B1-4(34mm,29.14mm) on Top Layer And Via (34.94mm,30.66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Pad B1-4(34mm,36.6mm) on Top Layer And Via (34mm,38.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.102mm) Between Pad B1-5(36.54mm,36.6mm) on Top Layer And Via (35.65mm,38.12mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.003mm < 0.102mm) Between Pad B1-5(36.54mm,36.6mm) on Top Layer And Via (37.49mm,38.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.003mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.102mm) Between Pad B2-1(39.08mm,29.153mm) on Top Layer And Via (40.15mm,29.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.102mm) Between Pad B2-5(49.24mm,36.613mm) on Top Layer And Via (48.133mm,36.068mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.102mm) Between Pad B2-5(49.24mm,36.613mm) on Top Layer And Via (50.33mm,36.62mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.102mm) Between Pad B4-1(39.08mm,18.66mm) on Top Layer And Via (39.085mm,20.317mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.102mm) Between Pad B4-2(41.62mm,26.12mm) on Top Layer And Via (40.53mm,25.33mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Pad B4-5(49.24mm,18.66mm) on Top Layer And Via (49.24mm,20.26mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-1(79.337mm,61.825mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-10(74.967mm,61.825mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-11(74.967mm,60.325mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-12(75.402mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-13(75.902mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-14(76.402mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-15(76.902mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-16(77.402mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-17(77.902mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-18(78.402mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-19(78.902mm,59.39mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-2(78.902mm,62.76mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-20(79.337mm,60.325mm) on Top Layer And Pad BT1-21(77.152mm,61.075mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-3(78.402mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-4(77.902mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-5(77.402mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-6(76.902mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-7(76.402mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-8(75.902mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad BT1-21(77.152mm,61.075mm) on Top Layer And Pad BT1-9(75.402mm,62.76mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad C1-2(62.2mm,26.9mm) on Top Layer And Via (63.1mm,26.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.102mm) Between Pad C15-1(36.638mm,5.66mm) on Top Layer And Via (36.195mm,4.699mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.102mm) Between Pad C19-2(52.183mm,51.384mm) on Bottom Layer And Via (52.578mm,50.451mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad C20-2(52.2mm,52.6mm) on Bottom Layer And Via (52.374mm,53.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad C22-1(45.887mm,41.6mm) on Top Layer And Via (45.15mm,42.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad C23-2(43.65mm,44.52mm) on Top Layer And Via (42.75mm,44.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.102mm) Between Pad C24-2(44.475mm,48.108mm) on Top Layer And Via (44.831mm,49.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad C30_U_eps_heater_control1-1(30mm,76.675mm) on Top Layer And Via (29.05mm,76.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad C30_U_eps_heater_control1-2(30mm,78.075mm) on Top Layer And Via (29.05mm,78.075mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Pad C30_U_eps_heater_control2-1(44.323mm,76.369mm) on Top Layer And Via (45.283mm,76.369mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.102mm) Between Pad C33-2(49.396mm,51.577mm) on Top Layer And Via (50.252mm,51.828mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Pad C41-2(73.431mm,61.838mm) on Top Layer And Via (73.224mm,62.748mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.102mm) Between Pad C41-2(73.431mm,61.838mm) on Top Layer And Via (73.974mm,62.748mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.102mm) Between Pad C4-2(62.2mm,29.9mm) on Top Layer And Via (61.245mm,29.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.102mm) Between Pad C44-1(82.434mm,48.187mm) on Bottom Layer And Via (81.58mm,48.06mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.102mm) Between Pad C7-1(65.05mm,35.888mm) on Top Layer And Via (65.1mm,36.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.102mm) Between Pad C8-1(63.7mm,32.9mm) on Top Layer And Via (63.638mm,33.79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad C9-1(63.638mm,28.57mm) on Top Layer And Via (63.638mm,27.67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.102mm) Between Pad D2-3(74.6mm,65.675mm) on Bottom Layer And Via (71.625mm,64.198mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.102mm) Between Pad D2-3(74.6mm,65.675mm) on Bottom Layer And Via (72.474mm,64.198mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.102mm) Between Pad D2-3(74.6mm,65.675mm) on Bottom Layer And Via (73.224mm,64.198mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.102mm) Between Pad D2-3(74.6mm,65.675mm) on Bottom Layer And Via (73.974mm,64.198mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.102mm) Between Pad D2-3(74.6mm,65.675mm) on Bottom Layer And Via (74.724mm,64.198mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.102mm) Between Pad D3-3(21.097mm,69.984mm) on Bottom Layer And Via (21.858mm,73mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.092mm < 0.102mm) Between Pad D3-3(21.097mm,69.984mm) on Bottom Layer And Via (25.781mm,69.723mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.092mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Pad D4-3(44.725mm,69.995mm) on Bottom Layer And Via (49.403mm,72.136mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.102mm) Between Pad D5-1(62.54mm,52.486mm) on Bottom Layer And Via (61.903mm,50.627mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.102mm) Between Pad D5-2(57.46mm,52.486mm) on Bottom Layer And Via (56.46mm,53.6mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.102mm) Between Pad GDB1-14(40.31mm,59.338mm) on Top Layer And Via (40mm,57.756mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad GDB2-9(18.038mm,51.24mm) on Top Layer And Via (19.59mm,51.19mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-1(84.26mm,45.22mm) on Multi-Layer And Pad J1-2(84.26mm,43.95mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-10(84.26mm,33.79mm) on Multi-Layer And Pad J1-11(84.26mm,32.52mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-10(84.26mm,33.79mm) on Multi-Layer And Pad J1-9(84.26mm,35.06mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-11(84.26mm,32.52mm) on Multi-Layer And Pad J1-12(84.26mm,31.25mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-12(84.26mm,31.25mm) on Multi-Layer And Pad J1-13(84.26mm,29.98mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-14(86.8mm,44.585mm) on Multi-Layer And Pad J1-15(86.8mm,43.315mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-15(86.8mm,43.315mm) on Multi-Layer And Pad J1-16(86.8mm,42.045mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-16(86.8mm,42.045mm) on Multi-Layer And Pad J1-17(86.8mm,40.775mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-17(86.8mm,40.775mm) on Multi-Layer And Pad J1-18(86.8mm,39.505mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-18(86.8mm,39.505mm) on Multi-Layer And Pad J1-19(86.8mm,38.235mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-19(86.8mm,38.235mm) on Multi-Layer And Pad J1-20(86.8mm,36.965mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-2(84.26mm,43.95mm) on Multi-Layer And Pad J1-3(84.26mm,42.68mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-20(86.8mm,36.965mm) on Multi-Layer And Pad J1-21(86.8mm,35.695mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-21(86.8mm,35.695mm) on Multi-Layer And Pad J1-22(86.8mm,34.425mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-22(86.8mm,34.425mm) on Multi-Layer And Pad J1-23(86.8mm,33.155mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-23(86.8mm,33.155mm) on Multi-Layer And Pad J1-24(86.8mm,31.885mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-24(86.8mm,31.885mm) on Multi-Layer And Pad J1-25(86.8mm,30.615mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-3(84.26mm,42.68mm) on Multi-Layer And Pad J1-4(84.26mm,41.41mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-4(84.26mm,41.41mm) on Multi-Layer And Pad J1-5(84.26mm,40.14mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-5(84.26mm,40.14mm) on Multi-Layer And Pad J1-6(84.26mm,38.87mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-6(84.26mm,38.87mm) on Multi-Layer And Pad J1-7(84.26mm,37.6mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-7(84.26mm,37.6mm) on Multi-Layer And Pad J1-8(84.26mm,36.33mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad J1-8(84.26mm,36.33mm) on Multi-Layer And Pad J1-9(84.26mm,35.06mm) on Multi-Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.102mm) Between Pad P2-(65.2mm,16.1mm) on Bottom Layer And Via (67.25mm,16.637mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.019mm < 0.102mm) Between Pad Q3-1(28.981mm,58.888mm) on Bottom Layer And Via (28.954mm,57.842mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.019mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.102mm) Between Pad Q3-1(31.521mm,58.888mm) on Bottom Layer And Via (31.494mm,57.837mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.102mm) Between Pad Q4-1(70.104mm,48.928mm) on Bottom Layer And Via (70.03mm,47.856mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.102mm) Between Pad Q4-1(71.374mm,48.928mm) on Bottom Layer And Via (71.3mm,47.851mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.102mm) Between Pad Q4-1(72.644mm,48.928mm) on Bottom Layer And Via (72.517mm,47.879mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.102mm) Between Pad Q5-1(20.288mm,58.888mm) on Bottom Layer And Via (20.271mm,57.85mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.102mm) Between Pad Q5-1(21.558mm,58.888mm) on Bottom Layer And Via (21.541mm,57.846mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.102mm) Between Pad Q5-1(22.828mm,58.888mm) on Bottom Layer And Via (22.811mm,57.846mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.102mm) Between Pad Q6-1(41.326mm,58.888mm) on Bottom Layer And Via (41.302mm,57.853mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.102mm) Between Pad Q7_U_eps_heater_control1-5(27.117mm,78.074mm) on Top Layer And Via (27.117mm,79.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.102mm) Between Pad R1-1(58.15mm,21.6mm) on Top Layer And Via (58.8mm,22.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.102mm) Between Pad R11-1(54.785mm,16.9mm) on Top Layer And Via (54.06mm,17.66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.102mm) Between Pad R11-2(53.285mm,16.9mm) on Top Layer And Via (54.06mm,17.66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad R1-2(56.65mm,21.6mm) on Top Layer And Via (56.655mm,22.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.102mm) Between Pad R17-2(83.604mm,76mm) on Bottom Layer And Via (82.882mm,75.181mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.102mm) Between Pad R19-1(83.947mm,72.783mm) on Bottom Layer And Via (84.836mm,72.517mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad R23-1(28.829mm,56.028mm) on Top Layer And Via (27.927mm,56.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.102mm) Between Pad R23-2(28.829mm,54.528mm) on Top Layer And Via (28.321mm,55.372mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad R24-1(30.099mm,56.032mm) on Top Layer And Via (31.001mm,55.939mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad R25-1(31.407mm,55.068mm) on Top Layer And Via (31.001mm,55.939mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.102mm) Between Pad R29-1(34.6mm,56.775mm) on Bottom Layer And Via (33.274mm,56.642mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Pad R31-1(25.35mm,56.675mm) on Bottom Layer And Via (26.67mm,56.261mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.102mm) Between Pad R32-2(43.85mm,53.2mm) on Bottom Layer And Via (45.177mm,53.028mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad R33-2(31.19mm,11.89mm) on Top Layer And Via (31.2mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad R34-2(33.04mm,11.89mm) on Top Layer And Via (33.04mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad R35-2(34.8mm,11.89mm) on Top Layer And Via (34.8mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad R36-2(36.6mm,11.89mm) on Top Layer And Via (36.8mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad R38-2(40.38mm,11.89mm) on Top Layer And Via (40.36mm,12.69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.102mm) Between Pad R39-1(42.058mm,8.95mm) on Top Layer And Via (42.058mm,9.792mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad R40-1(58.15mm,42mm) on Top Layer And Via (58.874mm,41.24mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.102mm) Between Pad R40-2(59.65mm,42mm) on Top Layer And Via (58.874mm,41.24mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.102mm) Between Pad R43-2(33.21mm,41.9mm) on Top Layer And Via (33.453mm,42.823mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.102mm) Between Pad R46-1(39.243mm,48.79mm) on Top Layer And Via (39.952mm,49.552mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad R46-2(37.743mm,48.79mm) on Top Layer And Via (36.87mm,48.347mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad R47-2(37.743mm,50.2mm) on Top Layer And Via (36.87mm,49.765mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.102mm) Between Pad R55-1(23.991mm,79.604mm) on Top Layer And Via (24.823mm,79.604mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.102mm) Between Pad R59-2(44.419mm,52.29mm) on Top Layer And Via (45.177mm,53.028mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Pad R60-2(44.175mm,54.703mm) on Top Layer And Via (45.5mm,54.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Pad R60-2(44.175mm,54.703mm) on Top Layer And Via (45.5mm,54.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R70-2(76.486mm,49.951mm) on Top Layer And Via (75.819mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R70-2(76.486mm,49.951mm) on Top Layer And Via (76.569mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Pad R70-2(76.486mm,49.951mm) on Top Layer And Via (77.319mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.102mm) Between Pad RTC BATT1-1(47.264mm,28.067mm) on Bottom Layer And Via (48mm,25.07mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.102mm) Between Pad U10-6(40.021mm,53.911mm) on Bottom Layer And Via (41.107mm,53.898mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.102mm) Between Pad U1-1(59.655mm,29.885mm) on Top Layer And Pad U1-32(60.34mm,29.2mm) on Top Layer [Top Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-1(59.655mm,29.885mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-10(55.47mm,28.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.102mm) Between Pad U11-1(32.9mm,7.15mm) on Bottom Layer And Via (33.147mm,6.477mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-11(55.47mm,28.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.102mm) Between Pad U11-16(38.3mm,7.15mm) on Bottom Layer And Via (38.1mm,6.477mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.102mm) Between Pad U11-16(38.3mm,7.15mm) on Bottom Layer And Via (38.989mm,6.477mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-12(55.47mm,27.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-13(55.47mm,27.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-14(55.47mm,26.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-15(55.47mm,26.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.102mm) Between Pad U1-16(55.47mm,25.7mm) on Top Layer And Pad U1-17(56.155mm,25.015mm) on Top Layer [Top Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-16(55.47mm,25.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-17(56.155mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-18(56.655mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-19(57.155mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-2(59.155mm,29.885mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-20(57.655mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-21(58.155mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.033mm < 0.102mm) Between Pad U12-18(58.6mm,45.631mm) on Top Layer And Via (58.559mm,46.841mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.033mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-22(58.655mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U12-24(63.4mm,45.631mm) on Top Layer And Via (63.219mm,46.881mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-23(59.155mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.102mm) Between Pad U12-32(64.9mm,52.73mm) on Top Layer And Via (65.1mm,53.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.102mm) Between Pad U1-24(59.655mm,25.015mm) on Top Layer And Pad U1-25(60.34mm,25.7mm) on Top Layer [Top Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-24(59.655mm,25.015mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-25(60.34mm,25.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-26(60.34mm,26.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-27(60.34mm,26.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-28(60.34mm,27.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-29(60.34mm,27.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-3(58.655mm,29.885mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-30(60.34mm,28.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-1(27.261mm,45.423mm) on Top Layer And Pad U13-2(27.896mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-31(60.34mm,28.7mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-11(33.763mm,45.423mm) on Top Layer And Pad U13-12(34.398mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.102mm) Between Pad U13-11(33.763mm,45.423mm) on Top Layer And Via (33.75mm,46.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-13(35.058mm,45.423mm) on Top Layer And Pad U13-14(35.693mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-15(35.693mm,52.688mm) on Top Layer And Pad U13-16(35.058mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-17(34.398mm,52.688mm) on Top Layer And Pad U13-18(33.763mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-32(60.34mm,29.2mm) on Top Layer And Pad U1-33(57.905mm,27.45mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-20(32.442mm,52.688mm) on Top Layer And Pad U13-21(31.807mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-22(31.147mm,52.688mm) on Top Layer And Pad U13-23(30.512mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-25(29.191mm,52.688mm) on Top Layer And Pad U13-26(28.556mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-27(27.896mm,52.688mm) on Top Layer And Pad U13-28(27.261mm,52.688mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-3(28.556mm,45.423mm) on Top Layer And Pad U13-4(29.191mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-4(58.155mm,29.885mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-5(57.655mm,29.885mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-6(57.155mm,29.885mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-7(56.655mm,29.885mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-8(56.155mm,29.885mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.102mm) Between Pad U1-33(57.905mm,27.45mm) on Top Layer And Pad U1-9(55.47mm,29.2mm) on Top Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-6(30.512mm,45.423mm) on Top Layer And Pad U13-7(31.147mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.102mm) Between Pad U13-8(31.807mm,45.423mm) on Top Layer And Pad U13-9(32.442mm,45.423mm) on Top Layer [Top Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.102mm) Between Pad U14-11(48.2mm,43.39mm) on Top Layer And Via (47.7mm,44.22mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Pad U14-12(48.7mm,43.39mm) on Top Layer And Via (48.682mm,44.342mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.102mm) Between Pad U14-16(50.35mm,44.34mm) on Top Layer And Via (49.4mm,44.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Pad U14-17(50.35mm,44.84mm) on Top Layer And Via (49.4mm,44.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.102mm) Between Pad U14-9(47.2mm,43.39mm) on Top Layer And Via (47.7mm,44.22mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-1(24.487mm,78.029mm) on Top Layer And Pad U15-2(23.987mm,78.029mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-10(24.487mm,73.629mm) on Top Layer And Pad U15-9(23.987mm,73.629mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-2(23.987mm,78.029mm) on Top Layer And Pad U15-3(23.487mm,78.029mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-3(23.487mm,78.029mm) on Top Layer And Pad U15-4(22.987mm,78.029mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-4(22.987mm,78.029mm) on Top Layer And Pad U15-5(22.487mm,78.029mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-6(22.487mm,73.629mm) on Top Layer And Pad U15-7(22.987mm,73.629mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.102mm) Between Pad U15-6(22.487mm,73.629mm) on Top Layer And Via (21.858mm,73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-7(22.987mm,73.629mm) on Top Layer And Pad U15-8(23.487mm,73.629mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U15-8(23.487mm,73.629mm) on Top Layer And Pad U15-9(23.987mm,73.629mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U16_U_eps_heater_control2-3(40.89mm,77.727mm) on Top Layer And Via (40.066mm,77.371mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.102mm) Between Pad U16_U_eps_heater_control2-5(42.79mm,74.927mm) on Top Layer And Via (42.79mm,75.94mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.011mm < 0.102mm) Between Pad U1-8(56.155mm,29.885mm) on Top Layer And Pad U1-9(55.47mm,29.2mm) on Top Layer [Top Solder] Mask Sliver [0.011mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Pad U18-2(81.241mm,51.823mm) on Top Layer And Via (82.271mm,51.823mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.102mm) Between Pad U2-1(59.143mm,34.405mm) on Top Layer And Pad U2-2(59.143mm,33.755mm) on Top Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.102mm) Between Pad U2-2(59.143mm,33.755mm) on Top Layer And Pad U2-3(59.143mm,33.105mm) on Top Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-1(67.05mm,34.188mm) on Top Layer And Pad U3-2(66.4mm,34.188mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.102mm) Between Pad U3-1(67.05mm,34.188mm) on Top Layer And Via (66.7mm,33mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-2(66.4mm,34.188mm) on Top Layer And Pad U3-3(65.75mm,34.188mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Pad U3-2(66.4mm,34.188mm) on Top Layer And Via (66.7mm,33mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-3(65.75mm,34.188mm) on Top Layer And Pad U3-4(65.1mm,34.188mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.102mm) Between Pad U3-4(65.1mm,34.188mm) on Top Layer And Via (65.024mm,33.02mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-5(65.1mm,30.238mm) on Top Layer And Pad U3-6(65.75mm,30.238mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-6(65.75mm,30.238mm) on Top Layer And Pad U3-7(66.4mm,30.238mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Pad U3-7(66.4mm,30.238mm) on Top Layer And Pad U3-8(67.05mm,30.238mm) on Top Layer [Top Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.102mm) Between Pad U4-6(62.135mm,14mm) on Top Layer And Via (60.53mm,13.97mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.102mm) Between Pad U4-7(62.135mm,15.27mm) on Top Layer And Via (60.53mm,15.27mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.102mm) Between Pad U5-2(85.497mm,85.269mm) on Top Layer And Via (86.565mm,85.269mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.102mm) Between Pad U5-3(85.497mm,85.929mm) on Top Layer And Via (86.565mm,86.106mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.102mm) Between Pad U6-6(82.542mm,74.259mm) on Bottom Layer And Via (82.882mm,75.181mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.089mm < 0.102mm) Between Pad U7-4(32.095mm,55.618mm) on Bottom Layer And Via (31.001mm,55.939mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.089mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.102mm) Between Pad U7-6(32.095mm,54.297mm) on Bottom Layer And Via (33.147mm,54.23mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.102mm) Between Pad Y2-2(48.25mm,49.05mm) on Top Layer And Via (49.265mm,47.988mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (19.354mm,55.868mm) from Top Layer to Bottom Layer And Via (19.355mm,55.068mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.074mm < 0.102mm) Between Via (27.178mm,57.023mm) from Top Layer to Bottom Layer And Via (27.711mm,57.621mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.074mm] / [Bottom Solder] Mask Sliver [0.074mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.102mm) Between Via (27.927mm,56.1mm) from Top Layer to Bottom Layer And Via (28.321mm,55.372mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm] / [Bottom Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.102mm) Between Via (30.715mm,50.506mm) from Top Layer to Bottom Layer And Via (31.361mm,49.992mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.102mm) Between Via (31.361mm,49.992mm) from Top Layer to Bottom Layer And Via (31.86mm,49.412mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.038mm] / [Bottom Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.102mm) Between Via (35.949mm,81.824mm) from Top Layer to Bottom Layer And Via (35.949mm,82.651mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.1mm] / [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.102mm) Between Via (36.45mm,32.79mm) from Top Layer to Bottom Layer And Via (37.206mm,32.771mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm] / [Bottom Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.102mm) Between Via (36.54mm,61.612mm) from Top Layer to Bottom Layer And Via (36.5mm,60.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.102mm) Between Via (36.83mm,45.6mm) from Top Layer to Bottom Layer And Via (37.27mm,44.97mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm] / [Bottom Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.102mm) Between Via (37mm,54.571mm) from Top Layer to Bottom Layer And Via (37mm,55.367mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.069mm] / [Bottom Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.102mm) Between Via (38.53mm,39.49mm) from Top Layer to Bottom Layer And Via (39.29mm,39.53mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm] / [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mm < 0.102mm) Between Via (39.29mm,39.53mm) from Top Layer to Bottom Layer And Via (39.9mm,39.06mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.043mm] / [Bottom Solder] Mask Sliver [0.043mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.102mm) Between Via (39.952mm,49.552mm) from Top Layer to Bottom Layer And Via (39.97mm,48.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.026mm] / [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.102mm) Between Via (40.4mm,47.4mm) from Top Layer to Bottom Layer And Via (41.032mm,46.868mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm] / [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.102mm) Between Via (41.96mm,40.05mm) from Top Layer to Bottom Layer And Via (42.5mm,39.52mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm] / [Bottom Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.102mm) Between Via (44.725mm,61.032mm) from Top Layer to Bottom Layer And Via (44.725mm,61.813mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm] / [Bottom Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (45.5mm,54.225mm) from Top Layer to Bottom Layer And Via (46.25mm,54.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (45.5mm,54.95mm) from Top Layer to Bottom Layer And Via (46.25mm,54.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (46.056mm,61.844mm) from Top Layer to Bottom Layer And Via (46.856mm,61.844mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (46.25mm,54.225mm) from Top Layer to Bottom Layer And Via (47mm,54.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (46.25mm,54.95mm) from Top Layer to Bottom Layer And Via (47mm,54.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (46.856mm,61.844mm) from Top Layer to Bottom Layer And Via (47.656mm,61.849mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (46.994mm,63.764mm) from Top Layer to Bottom Layer And Via (47.794mm,63.764mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.102mm) Between Via (48.682mm,44.342mm) from Top Layer to Bottom Layer And Via (49.4mm,44.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm] / [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (49.094mm,63.764mm) from Top Layer to Bottom Layer And Via (49.894mm,63.764mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (49.224mm,61.844mm) from Top Layer to Bottom Layer And Via (50.024mm,61.85mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.102mm) Between Via (50.024mm,61.85mm) from Top Layer to Bottom Layer And Via (50.845mm,61.854mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.094mm] / [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.102mm) Between Via (52.196mm,61.051mm) from Top Layer to Bottom Layer And Via (52.963mm,61.051mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.102mm) Between Via (52.196mm,61.773mm) from Top Layer to Bottom Layer And Via (52.963mm,61.773mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm] / [Bottom Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.102mm) Between Via (55.245mm,61.813mm) from Top Layer to Bottom Layer And Via (55.245mm,62.595mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm] / [Bottom Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.102mm) Between Via (55.245mm,62.595mm) from Top Layer to Bottom Layer And Via (55.245mm,63.335mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (55.245mm,63.335mm) from Top Layer to Bottom Layer And Via (55.245mm,64.135mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Via (61.547mm,40.814mm) from Top Layer to Bottom Layer And Via (62.3mm,41mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm] / [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.102mm) Between Via (62.003mm,49.052mm) from Top Layer to Bottom Layer And Via (62.77mm,49.009mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm] / [Bottom Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.102mm) Between Via (62.77mm,49.009mm) from Top Layer to Bottom Layer And Via (63.203mm,49.677mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.07mm] / [Bottom Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (64.825mm,64.5mm) from Top Layer to Bottom Layer And Via (65.575mm,64.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (64.825mm,65.225mm) from Top Layer to Bottom Layer And Via (65.575mm,65.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (64.825mm,65.95mm) from Top Layer to Bottom Layer And Via (65.575mm,65.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (64.825mm,66.675mm) from Top Layer to Bottom Layer And Via (65.575mm,66.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.102mm) Between Via (64.954mm,44.7mm) from Top Layer to Bottom Layer And Via (65.618mm,45.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm] / [Bottom Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.102mm) Between Via (65.253mm,42mm) from Top Layer to Bottom Layer And Via (66.005mm,42.01mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm] / [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (65.575mm,64.5mm) from Top Layer to Bottom Layer And Via (66.325mm,64.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (65.575mm,65.225mm) from Top Layer to Bottom Layer And Via (66.325mm,65.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (65.575mm,65.95mm) from Top Layer to Bottom Layer And Via (66.325mm,65.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (65.575mm,66.675mm) from Top Layer to Bottom Layer And Via (66.325mm,66.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.102mm) Between Via (66.005mm,42.01mm) from Top Layer to Bottom Layer And Via (66.548mm,41.41mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm] / [Bottom Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (66.325mm,64.5mm) from Top Layer to Bottom Layer And Via (67.075mm,64.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (66.325mm,65.225mm) from Top Layer to Bottom Layer And Via (67.075mm,65.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (66.325mm,65.95mm) from Top Layer to Bottom Layer And Via (67.075mm,65.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (66.325mm,66.675mm) from Top Layer to Bottom Layer And Via (67.075mm,66.675mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.102mm) Between Via (67.241mm,61.625mm) from Top Layer to Bottom Layer And Via (67.995mm,61.628mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.026mm] / [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.102mm) Between Via (67.7mm,38.4mm) from Top Layer to Bottom Layer And Via (68.5mm,38.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.073mm] / [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Via (71.614mm,56.955mm) from Top Layer to Bottom Layer And Via (71.614mm,57.761mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.102mm) Between Via (71.614mm,57.761mm) from Top Layer to Bottom Layer And Via (71.628mm,58.588mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.1mm] / [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (72.474mm,62.748mm) from Top Layer to Bottom Layer And Via (73.224mm,62.748mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (72.474mm,63.473mm) from Top Layer to Bottom Layer And Via (73.223mm,63.473mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (72.474mm,64.198mm) from Top Layer to Bottom Layer And Via (73.224mm,64.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Via (72.51mm,56.955mm) from Top Layer to Bottom Layer And Via (72.51mm,57.761mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Via (72.51mm,57.761mm) from Top Layer to Bottom Layer And Via (72.51mm,58.571mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.102mm) Between Via (73.152mm,46.736mm) from Top Layer to Bottom Layer And Via (73.929mm,46.664mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm] / [Bottom Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.223mm,63.473mm) from Top Layer to Bottom Layer And Via (73.974mm,63.473mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.224mm,62.748mm) from Top Layer to Bottom Layer And Via (73.974mm,62.748mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.224mm,64.198mm) from Top Layer to Bottom Layer And Via (73.974mm,64.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Via (73.406mm,56.955mm) from Top Layer to Bottom Layer And Via (73.406mm,57.761mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Via (73.406mm,57.761mm) from Top Layer to Bottom Layer And Via (73.406mm,58.571mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.974mm,62.748mm) from Top Layer to Bottom Layer And Via (74.724mm,62.748mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.974mm,63.473mm) from Top Layer to Bottom Layer And Via (74.724mm,63.473mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (73.974mm,64.198mm) from Top Layer to Bottom Layer And Via (74.724mm,64.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.102mm) Between Via (74.255mm,56.955mm) from Top Layer to Bottom Layer And Via (74.255mm,57.761mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm] / [Bottom Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.102mm) Between Via (74.255mm,57.761mm) from Top Layer to Bottom Layer And Via (74.255mm,58.571mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm] / [Bottom Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.069mm,47.445mm) from Top Layer to Bottom Layer And Via (75.819mm,47.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.069mm,48.17mm) from Top Layer to Bottom Layer And Via (75.819mm,48.17mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.069mm,48.895mm) from Top Layer to Bottom Layer And Via (75.819mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.819mm,47.445mm) from Top Layer to Bottom Layer And Via (76.569mm,47.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.819mm,48.17mm) from Top Layer to Bottom Layer And Via (76.569mm,48.17mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (75.819mm,48.895mm) from Top Layer to Bottom Layer And Via (76.569mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.047mm,60.704mm) from Top Layer to Bottom Layer And Via (76.797mm,60.704mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.047mm,61.429mm) from Top Layer to Bottom Layer And Via (76.796mm,61.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.102mm) Between Via (76.327mm,21.971mm) from Top Layer to Bottom Layer And Via (76.327mm,22.733mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.035mm] / [Bottom Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.569mm,47.445mm) from Top Layer to Bottom Layer And Via (77.319mm,47.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.569mm,48.17mm) from Top Layer to Bottom Layer And Via (77.319mm,48.17mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.569mm,48.895mm) from Top Layer to Bottom Layer And Via (77.319mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.796mm,61.429mm) from Top Layer to Bottom Layer And Via (77.547mm,61.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (76.797mm,60.704mm) from Top Layer to Bottom Layer And Via (77.547mm,60.704mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (77.319mm,47.445mm) from Top Layer to Bottom Layer And Via (78.069mm,47.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (77.319mm,48.17mm) from Top Layer to Bottom Layer And Via (78.069mm,48.17mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (77.319mm,48.895mm) from Top Layer to Bottom Layer And Via (78.069mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (77.547mm,60.704mm) from Top Layer to Bottom Layer And Via (78.297mm,60.704mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (77.547mm,61.429mm) from Top Layer to Bottom Layer And Via (78.297mm,61.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (78.069mm,47.445mm) from Top Layer to Bottom Layer And Via (78.819mm,47.445mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (78.069mm,48.17mm) from Top Layer to Bottom Layer And Via (78.819mm,48.17mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (78.069mm,48.895mm) from Top Layer to Bottom Layer And Via (78.819mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.102mm) Between Via (82.677mm,55.373mm) from Top Layer to Bottom Layer And Via (82.677mm,56.121mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm] / [Bottom Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Via (82.677mm,60.435mm) from Top Layer to Bottom Layer And Via (82.688mm,59.69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm] / [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.02mm < 0.102mm) Between Via (83.566mm,55.373mm) from Top Layer to Bottom Layer And Via (83.566mm,56.121mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.02mm] / [Bottom Solder] Mask Sliver [0.02mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.102mm) Between Via (83.566mm,60.435mm) from Top Layer to Bottom Layer And Via (83.577mm,59.69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm] / [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.006mm,74.26mm) from Top Layer to Bottom Layer And Via (85.006mm,75.01mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.006mm,75.01mm) from Top Layer to Bottom Layer And Via (85.006mm,75.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.006mm,75.76mm) from Top Layer to Bottom Layer And Via (85.006mm,76.51mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.115mm,68.671mm) from Top Layer to Bottom Layer And Via (85.115mm,69.421mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.115mm,69.421mm) from Top Layer to Bottom Layer And Via (85.115mm,70.171mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.115mm,70.171mm) from Top Layer to Bottom Layer And Via (85.115mm,70.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.731mm,74.26mm) from Top Layer to Bottom Layer And Via (85.731mm,75.009mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.731mm,75.009mm) from Top Layer to Bottom Layer And Via (85.731mm,75.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.731mm,75.76mm) from Top Layer to Bottom Layer And Via (85.731mm,76.51mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.84mm,68.671mm) from Top Layer to Bottom Layer And Via (85.84mm,69.421mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.84mm,69.421mm) from Top Layer to Bottom Layer And Via (85.84mm,70.171mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (85.84mm,70.171mm) from Top Layer to Bottom Layer And Via (85.84mm,70.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.456mm,74.26mm) from Top Layer to Bottom Layer And Via (86.456mm,75.01mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.456mm,75.01mm) from Top Layer to Bottom Layer And Via (86.456mm,75.76mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.456mm,75.76mm) from Top Layer to Bottom Layer And Via (86.456mm,76.51mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.565mm,68.671mm) from Top Layer to Bottom Layer And Via (86.565mm,69.421mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.565mm,69.421mm) from Top Layer to Bottom Layer And Via (86.565mm,70.171mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.102mm) Between Via (86.565mm,70.171mm) from Top Layer to Bottom Layer And Via (86.565mm,70.921mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm] / [Bottom Solder] Mask Sliver [0.023mm]
Rule Violations :335

Processing Rule : Silk To Solder Mask (Clearance=0.076mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.076mm) Between Pad B1-5(36.54mm,29.14mm) on Top Layer And Track (37.33mm,28.153mm)(37.33mm,34.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad B1-5(36.54mm,36.6mm) on Top Layer And Text "B2" (35.077mm,34.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.076mm) Between Pad B1-5(36.54mm,36.6mm) on Top Layer And Track (37.33mm,34.903mm)(37.33mm,36.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.076mm) Between Pad B1-5(36.54mm,36.6mm) on Top Layer And Track (37.33mm,36.986mm)(37.8mm,37.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad B2-1(39.08mm,36.613mm) on Top Layer And Text "B1" (38.633mm,36.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad B3-5(36.53mm,18.66mm) on Top Layer And Track (37.33mm,17.66mm)(37.33mm,24.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad B3-5(36.53mm,26.12mm) on Top Layer And Track (37.33mm,24.41mm)(37.33mm,26.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad B3-5(36.53mm,26.12mm) on Top Layer And Track (37.33mm,26.493mm)(37.8mm,27.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.076mm) Between Pad BT1-12(75.402mm,59.39mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.076mm) Between Pad BT1-14(76.402mm,59.39mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.076mm) Between Pad BT1-15(76.902mm,59.39mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.076mm) Between Pad BT1-16(77.402mm,59.39mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad BT1-20(79.337mm,60.325mm) on Top Layer And Text "R67" (79.738mm,59.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C31-1(45.919mm,50.89mm) on Top Layer And Text "C33" (46.491mm,53.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C31-2(45.919mm,52.29mm) on Top Layer And Text "C33" (46.491mm,53.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C33-1(47.996mm,51.577mm) on Top Layer And Text "C33" (46.491mm,53.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C37-1(70.11mm,60.311mm) on Top Layer And Text "C41" (69.232mm,60.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C38-1(71.86mm,60.32mm) on Top Layer And Text "BT1" (71.9mm,60.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C38-2(71.86mm,61.82mm) on Top Layer And Text "BT1" (71.9mm,60.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C41-1(73.431mm,60.438mm) on Top Layer And Text "BT1" (71.9mm,60.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C41-2(73.431mm,61.838mm) on Top Layer And Text "BT1" (71.9mm,60.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C42-1(75.38mm,57.09mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C42-1(75.38mm,57.09mm) on Top Layer And Text "R64" (75.775mm,56.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C42-2(76.88mm,57.09mm) on Top Layer And Text "C42" (74.828mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C42-2(76.88mm,57.09mm) on Top Layer And Text "R64" (75.775mm,56.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C42-2(76.88mm,57.09mm) on Top Layer And Text "R66" (77.387mm,57.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.076mm) Between Pad C8-2(63.7mm,31.5mm) on Top Layer And Text "C2" (62.07mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Pad D5-2(57.46mm,52.486mm) on Bottom Layer And Text "C19" (56.769mm,50.703mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Free-(22.65mm,40mm) on Multi-Layer And Text "*" (23.016mm,43.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Free-(5.08mm,82.55mm) on Multi-Layer And Text "H1" (3.886mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad L1-2(45.735mm,59.39mm) on Top Layer And Text "R60" (43.434mm,58.877mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q4-3(68.732mm,54.547mm) on Bottom Layer And Text "R30" (69.195mm,54.344mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Pad Q7_U_eps_heater_control1-1(26.177mm,75.483mm) on Top Layer And Track (26.542mm,74.625mm)(27.692mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.076mm) Between Pad Q7_U_eps_heater_control1-2(27.117mm,75.483mm) on Top Layer And Track (26.542mm,74.625mm)(27.692mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Pad Q7_U_eps_heater_control1-3(28.057mm,75.483mm) on Top Layer And Track (26.542mm,74.625mm)(27.692mm,74.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q7_U_eps_heater_control2-1(35.972mm,76.076mm) on Top Layer And Text "U16_U_eps_heater_control1" (34mm,76.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.076mm) Between Pad Q7_U_eps_heater_control2-1(35.972mm,76.076mm) on Top Layer And Track (35.402mm,75.215mm)(36.552mm,75.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.076mm) Between Pad Q7_U_eps_heater_control2-2(36.912mm,76.076mm) on Top Layer And Text "U16_U_eps_heater_control1" (34mm,76.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.076mm) Between Pad Q7_U_eps_heater_control2-2(36.912mm,76.076mm) on Top Layer And Track (35.402mm,75.215mm)(36.552mm,75.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.076mm) Between Pad R3-1(59.4mm,19.45mm) on Top Layer And Text "R3" (58.674mm,18.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.076mm) Between Pad R60-2(44.175mm,54.703mm) on Top Layer And Text "C31" (42.164mm,56.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.076mm) Between Pad R6-1(60.8mm,19.45mm) on Top Layer And Text "R6" (60.699mm,18.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R64-1(78.857mm,54.139mm) on Top Layer And Text "R66" (77.387mm,57.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R64-2(77.457mm,54.139mm) on Top Layer And Text "R66" (77.387mm,57.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R66-1(78.835mm,55.8mm) on Top Layer And Text "R66" (77.387mm,57.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R66-2(78.835mm,57.2mm) on Top Layer And Text "R66" (77.387mm,57.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.076mm) Between Pad R67-1(81.45mm,57.756mm) on Top Layer And Text "C40" (79.738mm,58.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.076mm) Between Pad R67-2(80.05mm,57.756mm) on Top Layer And Text "C40" (79.738mm,58.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R70-2(76.486mm,49.951mm) on Top Layer And Text "U18" (77mm,49.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-1(63.4mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-10(56.3mm,51.93mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-11(56.3mm,51.13mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-12(56.3mm,50.33mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-13(56.3mm,49.53mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-14(56.3mm,48.73mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-15(56.3mm,47.93mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-16(56.3mm,47.13mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-17(57.8mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-18(58.6mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-19(59.4mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-2(62.6mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-20(60.2mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-21(61mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-22(61.8mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-23(62.6mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-24(63.4mm,45.631mm) on Top Layer And Track (57.2mm,46.53mm)(64mm,46.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-25(64.9mm,47.13mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-26(64.9mm,47.93mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-27(64.9mm,48.73mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-28(64.9mm,49.53mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-29(64.9mm,50.33mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-3(61.8mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-30(64.9mm,51.13mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-31(64.9mm,51.93mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-32(64.9mm,52.73mm) on Top Layer And Track (64mm,46.53mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-4(61mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-5(60.2mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-6(59.4mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-7(58.6mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-8(57.8mm,54.23mm) on Top Layer And Track (57.2mm,53.33mm)(64mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.076mm) Between Pad U12-9(56.3mm,52.73mm) on Top Layer And Track (57.2mm,46.53mm)(57.2mm,53.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.076mm) Between Pad U14-1(45.7mm,46.79mm) on Top Layer And Track (45.25mm,47.09mm)(45.45mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.076mm) Between Pad U14-15(50.2mm,43.39mm) on Top Layer And Track (50.45mm,43.09mm)(50.65mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.076mm) Between Pad U14-20(50.2mm,46.79mm) on Top Layer And Track (50.45mm,47.09mm)(50.65mm,47.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.076mm) Between Pad U14-6(45.7mm,43.39mm) on Top Layer And Track (45.25mm,43.09mm)(45.45mm,43.09mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.076mm) Between Pad U16_U_eps_heater_control1-4(33.307mm,78.378mm) on Top Layer And Text "Q7_U_eps_heater_control2" (33.159mm,76.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.076mm) Between Pad U18-3(81.241mm,52.484mm) on Top Layer And Track (80.069mm,52.84mm)(100.77mm,52.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad X1-5(79.71mm,87.8mm) on Top Layer And Track (69.98mm,88.71mm)(79.73mm,88.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad X1-6(70mm,87.8mm) on Top Layer And Track (69.98mm,88.71mm)(79.73mm,88.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.076mm) Between Pad Y2-1(45.75mm,49.05mm) on Top Layer And Text "C24" (42.436mm,48.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
Rule Violations :90

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (80.45mm,50.09mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.016mm < 0.381mm) Between Board Edge And Text "BATT1" (57.8mm,88.9mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Text "HERON MK II" (84.81mm,11.21mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.323mm < 0.381mm) Between Board Edge And Text "J1" (93.98mm,53.298mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.148mm < 0.381mm) Between Board Edge And Text "Q1" (94.488mm,74.85mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.148mm < 0.381mm) Between Board Edge And Text "Q2" (94.488mm,69.35mm) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.034mm < 0.381mm) Between Board Edge And Text "RXCAN" (38.325mm,4.953mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.034mm < 0.381mm) Between Board Edge And Text "TXCAN" (36.703mm,4.953mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (100.77mm,22.487mm)(100.77mm,52.84mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (80.069mm,22.487mm)(100.77mm,22.487mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (80.069mm,52.84mm)(100.77mm,52.84mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.326mm < 0.381mm) Between Board Edge And Track (84mm,55.09mm)(95.5mm,55.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.326mm < 0.381mm) Between Board Edge And Track (84mm,67.09mm)(95.5mm,67.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.326mm < 0.381mm) Between Board Edge And Track (95.5mm,55.09mm)(95.5mm,58.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.326mm < 0.381mm) Between Board Edge And Track (95.5mm,58.09mm)(95.5mm,64.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (95.5mm,58.09mm)(99mm,58.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.326mm < 0.381mm) Between Board Edge And Track (95.5mm,64.09mm)(95.5mm,67.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (95.5mm,64.09mm)(99mm,64.09mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.381mm) Between Board Edge And Track (99mm,58.09mm)(99mm,64.09mm) on Top Overlay 
Rule Violations :18

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnLayer('VCC') or OnLayer('GND'))
Rule Violations :0

Processing Rule : Component Clearance Constraint ( Horizontal Gap = 0.254mm, Vertical Gap = 0.254mm ) (All),(All) 
   Violation between Component Clearance Constraint: (Collision < 0.254mm) Between DIP Component H1-ESQ-126-23-G-D (5.08mm,13.98mm) on Top Layer And DIP Component H2-ESQ-126-23-G-D (10.03mm,13.98mm) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 0.254mm) Between Small Component BATT1-Header 2 (60.1mm,77.48mm) on Top Layer And Small Component DEP. SWITCH1-Header 2 (54.125mm,77.51mm) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 0.254mm) Between Small Component BATT1-Header 2 (60.1mm,77.48mm) on Top Layer And Small Component DEP. SWITCH2-Header 2 (66mm,77.5mm) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 0.254mm) Between SOIC Component B1-X-, Y+ (25.63mm,27.89mm) on Top Layer And SOIC Component B2-X+, Y+ (38.33mm,27.903mm) on Top Layer 
   Violation between Component Clearance Constraint: (Collision < 0.254mm) Between SOIC Component B3-X-, Y- (25.62mm,17.41mm) on Top Layer And SOIC Component B4-X+, Y- (38.33mm,17.41mm) on Top Layer 
Rule Violations :5

Processing Rule : Height Constraint (Min=0mm) (Max=15mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 468
Waived Violations : 0
Time Elapsed        : 00:00:04