19:34:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA2\temp_xsdb_launch_script.tcl
19:34:58 INFO  : Registering command handlers for Vitis TCF services
19:34:59 INFO  : Platform repository initialization has completed.
19:35:00 INFO  : XSCT server has started successfully.
19:35:00 INFO  : Successfully done setting XSCT server connection channel  
19:35:00 INFO  : plnx-install-location is set to ''
19:35:00 INFO  : Successfully done setting workspace for the tool. 
19:35:00 INFO  : Successfully done query RDI_DATADIR 
19:36:16 INFO  : Result from executing command 'getProjects': VGA2_design_1_wrapper
19:36:16 INFO  : Result from executing command 'getPlatforms': 
19:36:16 INFO  : Platform 'VGA2_design_1_wrapper' is added to custom repositories.
19:36:21 INFO  : Platform 'VGA2_design_1_wrapper' is added to custom repositories.
19:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:38:00 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/bitstream/VGA2_design_1_wrapper.bit"
19:38:34 INFO  : Result from executing command 'getProjects': VGA2_design_1_wrapper
19:38:34 INFO  : Result from executing command 'getPlatforms': VGA2_design_1_wrapper|C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGA2_design_1_wrapper/export/VGA2_design_1_wrapper/VGA2_design_1_wrapper.xpfm
19:38:34 INFO  : Checking for BSP changes to sync application flags for project 'VGATest2'...
19:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:45 INFO  : Jtag cable 'Digilent Zed 210248526090' is selected.
19:38:45 INFO  : 'jtag frequency' command is executed.
19:38:45 INFO  : Context for 'APU' is selected.
19:38:45 INFO  : System reset is completed.
19:38:48 INFO  : 'after 3000' command is executed.
19:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:38:50 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/bitstream/VGA2_design_1_wrapper.bit"
19:38:50 INFO  : Context for 'APU' is selected.
19:38:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGA2_design_1_wrapper/export/VGA2_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa'.
19:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:50 INFO  : Context for 'APU' is selected.
19:38:50 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/psinit/ps7_init.tcl' is done.
19:38:50 INFO  : 'ps7_init' command is executed.
19:38:50 INFO  : 'ps7_post_config' command is executed.
19:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:51 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/Debug/VGATest2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/bitstream/VGA2_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGA2_design_1_wrapper/export/VGA2_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/Debug/VGATest2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:51 INFO  : 'con' command is executed.
19:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:38:51 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA2\.sdk\launch_scripts\single_application_debug\systemdebugger_vgatest2_system_standalone.tcl'
19:39:44 INFO  : Disconnected from the channel tcfchan#1.
19:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:58 INFO  : Jtag cable 'Digilent Zed 210248526090' is selected.
19:39:58 INFO  : 'jtag frequency' command is executed.
19:39:58 INFO  : Context for 'APU' is selected.
19:39:58 INFO  : System reset is completed.
19:40:01 INFO  : 'after 3000' command is executed.
19:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}' command is executed.
19:40:04 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/bitstream/VGA2_design_1_wrapper.bit"
19:40:04 INFO  : Context for 'APU' is selected.
19:40:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGA2_design_1_wrapper/export/VGA2_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa'.
19:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:04 INFO  : Context for 'APU' is selected.
19:40:04 INFO  : Sourcing of 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/psinit/ps7_init.tcl' is done.
19:40:04 INFO  : 'ps7_init' command is executed.
19:40:04 INFO  : 'ps7_post_config' command is executed.
19:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:04 INFO  : The application 'C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/Debug/VGATest2.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248526090" && level==0 && jtag_device_ctx=="jsn-Zed-210248526090-23727093-0"}
fpga -file C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/bitstream/VGA2_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGA2_design_1_wrapper/export/VGA2_design_1_wrapper/hw/VGA2_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/CPRE-488-Labs/MP-0/MP-0-vitis_VGA2/VGATest2/Debug/VGATest2.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:04 INFO  : 'con' command is executed.
19:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:04 INFO  : Launch script is exported to file 'C:\Users\cihem\CPRE-488-Labs\MP-0\MP-0-vitis_VGA2\.sdk\launch_scripts\single_application_debug\systemdebugger_vgatest2_system_standalone.tcl'
