<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p17" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_17{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t2_17{left:83px;bottom:81px;}
#t3_17{left:535px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_17{left:83px;bottom:416px;letter-spacing:0.16px;}
#t5_17{left:123px;bottom:416px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_17{left:138px;bottom:373px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t7_17{left:136px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t8_17{left:242px;bottom:1027px;letter-spacing:-0.11px;}
#t9_17{left:242px;bottom:1010px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#ta_17{left:296px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tb_17{left:354px;bottom:1010px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tc_17{left:242px;bottom:993px;letter-spacing:-0.11px;}
#td_17{left:242px;bottom:868px;letter-spacing:-0.1px;}
#te_17{left:409px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tf_17{left:467px;bottom:868px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_17{left:242px;bottom:851px;letter-spacing:-0.1px;word-spacing:-0.21px;}
#th_17{left:503px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#ti_17{left:561px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tj_17{left:242px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tk_17{left:142px;bottom:810px;letter-spacing:-0.41px;}
#tl_17{left:242px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#tm_17{left:242px;bottom:789px;letter-spacing:-0.11px;}
#tn_17{left:711px;bottom:796px;letter-spacing:-0.22px;}
#to_17{left:751px;bottom:789px;letter-spacing:-0.16px;word-spacing:0.1px;}
#tp_17{left:769px;bottom:796px;}
#tq_17{left:784px;bottom:789px;letter-spacing:-0.1px;}
#tr_17{left:109px;bottom:765px;letter-spacing:-0.13px;}
#ts_17{left:242px;bottom:765px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#tt_17{left:242px;bottom:748px;letter-spacing:-0.11px;}
#tu_17{left:242px;bottom:731px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tv_17{left:506px;bottom:731px;letter-spacing:-0.11px;}
#tw_17{left:242px;bottom:714px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tx_17{left:242px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#ty_17{left:460px;bottom:681px;letter-spacing:-0.14px;}
#tz_17{left:581px;bottom:681px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t10_17{left:242px;bottom:664px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_17{left:242px;bottom:647px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t12_17{left:308px;bottom:647px;letter-spacing:-0.14px;}
#t13_17{left:424px;bottom:647px;letter-spacing:-0.1px;}
#t14_17{left:617px;bottom:647px;letter-spacing:-0.19px;}
#t15_17{left:653px;bottom:647px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_17{left:242px;bottom:630px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t17_17{left:242px;bottom:597px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t18_17{left:315px;bottom:597px;letter-spacing:-0.13px;}
#t19_17{left:437px;bottom:597px;letter-spacing:-0.1px;}
#t1a_17{left:630px;bottom:597px;letter-spacing:-0.2px;}
#t1b_17{left:666px;bottom:597px;letter-spacing:-0.18px;}
#t1c_17{left:99px;bottom:572px;letter-spacing:-0.12px;}
#t1d_17{left:146px;bottom:555px;letter-spacing:-0.12px;}
#t1e_17{left:242px;bottom:572px;letter-spacing:-0.11px;}
#t1f_17{left:242px;bottom:555px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1g_17{left:440px;bottom:555px;letter-spacing:-0.12px;}
#t1h_17{left:490px;bottom:555px;letter-spacing:-0.1px;}
#t1i_17{left:660px;bottom:555px;letter-spacing:-0.09px;}
#t1j_17{left:693px;bottom:555px;letter-spacing:-0.09px;}
#t1k_17{left:242px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1l_17{left:242px;bottom:522px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1m_17{left:99px;bottom:497px;letter-spacing:-0.12px;}
#t1n_17{left:123px;bottom:481px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1o_17{left:242px;bottom:497px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1p_17{left:242px;bottom:481px;letter-spacing:-0.11px;}
#t1q_17{left:242px;bottom:464px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1r_17{left:304px;bottom:349px;letter-spacing:0.08px;word-spacing:0.13px;}
#t1s_17{left:133px;bottom:320px;letter-spacing:-0.16px;}
#t1t_17{left:141px;bottom:303px;letter-spacing:-0.2px;}
#t1u_17{left:293px;bottom:303px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1v_17{left:594px;bottom:303px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1w_17{left:156px;bottom:276px;letter-spacing:-0.18px;}
#t1x_17{left:228px;bottom:276px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1y_17{left:228px;bottom:259px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1z_17{left:228px;bottom:242px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t20_17{left:228px;bottom:225px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t21_17{left:228px;bottom:209px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t22_17{left:228px;bottom:192px;letter-spacing:-0.18px;}
#t23_17{left:313px;bottom:192px;letter-spacing:-0.21px;}
#t24_17{left:204px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.09px;}
#t25_17{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t26_17{left:514px;bottom:1054px;letter-spacing:-0.15px;}
#t27_17{left:354px;bottom:962px;letter-spacing:-0.15px;}
#t28_17{left:550px;bottom:962px;letter-spacing:-0.15px;}
#t29_17{left:382px;bottom:938px;}
#t2a_17{left:430px;bottom:938px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2b_17{left:382px;bottom:916px;}
#t2c_17{left:430px;bottom:916px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2d_17{left:430px;bottom:899px;letter-spacing:-0.1px;}

.s1_17{font-size:14px;font-family:Arial-Bold_10f;color:#000;}
.s2_17{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_17{font-size:21px;font-family:Arial-Bold_10f;color:#000;}
.s4_17{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s5_17{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s6_17{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_17{font-size:11px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s8_17{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_17{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts17" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg17Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg17" style="-webkit-user-select: none;"><object width="935" height="1210" data="17/17.svg" type="image/svg+xml" id="pdf17" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_17" class="t s1_17">About This Book </span>
<span id="t2_17" class="t s2_17">7 </span><span id="t3_17" class="t s2_17">The MIPS32® Instruction Set Manual, Revision 6.06 </span>
<span id="t4_17" class="t s3_17">1.4 </span><span id="t5_17" class="t s3_17">Notation for Register Field Accessibility </span>
<span id="t6_17" class="t s4_17">In this document, the read/write properties of register fields use the notations shown in Table 1.1. </span>
<span id="t7_17" class="t s5_17">ISA Mode </span><span id="t8_17" class="t s5_17">In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architec- </span>
<span id="t9_17" class="t s5_17">tures, the </span><span id="ta_17" class="t s6_17">ISA Mode </span><span id="tb_17" class="t s5_17">is a single-bit register that determines in which mode the processor is executing, as fol- </span>
<span id="tc_17" class="t s5_17">lows: </span>
<span id="td_17" class="t s5_17">In the MIPS Architecture, the </span><span id="te_17" class="t s6_17">ISA Mode </span><span id="tf_17" class="t s5_17">value is only visible indirectly, such as when the processor stores a </span>
<span id="tg_17" class="t s5_17">combined value of the upper bits of PC and the </span><span id="th_17" class="t s6_17">ISA Mode </span><span id="ti_17" class="t s5_17">into a GPR on a jump-and-link or branch-and-link </span>
<span id="tj_17" class="t s5_17">instruction, or into a Coprocessor 0 register on an exception. </span>
<span id="tk_17" class="t s5_17">PABITS </span><span id="tl_17" class="t s5_17">The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 phys- </span>
<span id="tm_17" class="t s5_17">ical address bits were implemented, the size of the physical address space would be 2 </span>
<span id="tn_17" class="t s7_17">PABITS </span>
<span id="to_17" class="t s5_17">= 2 </span>
<span id="tp_17" class="t s7_17">36 </span>
<span id="tq_17" class="t s5_17">bytes. </span>
<span id="tr_17" class="t s5_17">FP32RegistersMode </span><span id="ts_17" class="t s5_17">Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU </span>
<span id="tt_17" class="t s5_17">has 32, 32-bit FPRs, in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and </span>
<span id="tu_17" class="t s5_17">optionally in MIPS32 Release2 and Release 3) </span><span id="tv_17" class="t s5_17">the FPU has 32 64-bit FPRs in which 64-bit data types are </span>
<span id="tw_17" class="t s5_17">stored in any FPR. </span>
<span id="tx_17" class="t s5_17">In MIPS32 Release 1 implementations, </span><span id="ty_17" class="t s8_17">FP32RegistersMode </span><span id="tz_17" class="t s5_17">is always a 0. MIPS64 implementations have a </span>
<span id="t10_17" class="t s5_17">compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In </span>
<span id="t11_17" class="t s5_17">such a case </span><span id="t12_17" class="t s8_17">FP32RegisterMode </span><span id="t13_17" class="t s5_17">is computed from the FR bit in the </span><span id="t14_17" class="t s6_17">Status </span><span id="t15_17" class="t s5_17">register. If this bit is a 0, the pro- </span>
<span id="t16_17" class="t s5_17">cessor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. </span>
<span id="t17_17" class="t s5_17">The value of </span><span id="t18_17" class="t s8_17">FP32RegistersMode </span><span id="t19_17" class="t s5_17">is computed from the FR bit in the </span><span id="t1a_17" class="t s6_17">Status </span><span id="t1b_17" class="t s5_17">register. </span>
<span id="t1c_17" class="t s5_17">InstructionInBranchDe- </span>
<span id="t1d_17" class="t s5_17">laySlot </span>
<span id="t1e_17" class="t s5_17">Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch </span>
<span id="t1f_17" class="t s5_17">or jump. This condition reflects the </span><span id="t1g_17" class="t s6_17">dynamic </span><span id="t1h_17" class="t s5_17">state of the instruction, not the </span><span id="t1i_17" class="t s6_17">static </span><span id="t1j_17" class="t s5_17">state. That is, the value is </span>
<span id="t1k_17" class="t s5_17">false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which </span>
<span id="t1l_17" class="t s5_17">is not executed in the delay slot of a branch or jump. </span>
<span id="t1m_17" class="t s5_17">SignalException(excep- </span>
<span id="t1n_17" class="t s5_17">tion, argument) </span>
<span id="t1o_17" class="t s5_17">Causes an exception to be signaled, using the exception parameter as the type of exception and the argument </span>
<span id="t1p_17" class="t s5_17">parameter as an exception-specific argument). Control does not return from this pseudocode function—the </span>
<span id="t1q_17" class="t s5_17">exception is signaled at the point of the call. </span>
<span id="t1r_17" class="t s9_17">Table 1.2 Read/Write Register Field Notation </span>
<span id="t1s_17" class="t s1_17">Read/Write </span>
<span id="t1t_17" class="t s1_17">Notation </span><span id="t1u_17" class="t s1_17">Hardware Interpretation </span><span id="t1v_17" class="t s1_17">Software Interpretation </span>
<span id="t1w_17" class="t s5_17">R/W </span><span id="t1x_17" class="t s5_17">A field in which all bits are readable and writable by software and, potentially, by hardware. </span>
<span id="t1y_17" class="t s5_17">Hardware updates of this field are visible by software read. Software updates of this field are visible by </span>
<span id="t1z_17" class="t s5_17">hardware read. </span>
<span id="t20_17" class="t s5_17">If the Reset State of this field is ‘‘Undefined’’, either software or hardware must initialize the value before </span>
<span id="t21_17" class="t s5_17">the first read will return a predictable value. This should not be confused with the formal definition of </span>
<span id="t22_17" class="t s8_17">UNDEFINED </span><span id="t23_17" class="t s5_17">behavior. </span>
<span id="t24_17" class="t s9_17">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t25_17" class="t s1_17">Symbol </span><span id="t26_17" class="t s1_17">Meaning </span>
<span id="t27_17" class="t s1_17">Encoding </span><span id="t28_17" class="t s1_17">Meaning </span>
<span id="t29_17" class="t s5_17">0 </span><span id="t2a_17" class="t s5_17">The processor is executing 32-bit MIPS instructions </span>
<span id="t2b_17" class="t s5_17">1 </span><span id="t2c_17" class="t s5_17">The processor is executing MIIPS16e or microMIPS </span>
<span id="t2d_17" class="t s5_17">instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
