$date
	Sun Oct 23 05:46:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#355540
b100 !
1"
#355542
b100 &
b100 %
1$
#355543
0"
#355546
b10 &
b10 %
#355550
b1 &
1#
b1 %
#355554
b0 &
b0 %
0#
0$
#1344645
b10010 !
1"
#1344646
b10010 &
b10010 %
1$
#1344647
0"
#1344650
b1001 &
b1001 %
#1344654
b11100 &
b11100 %
#1344658
b1110 &
b1110 %
#1344662
b111 &
b111 %
#1344666
b10110 &
b10110 %
#1344670
b1011 &
b1011 %
#1344674
b100010 &
b100010 %
#1344678
b10001 &
b10001 %
#1344682
b110100 &
b110100 %
#1344686
b11010 &
b11010 %
#1344690
b1101 &
b1101 %
#1344694
b101000 &
b101000 %
#1344698
b10100 &
b10100 %
#1344702
b1010 &
b1010 %
#1344706
b101 &
b101 %
#1344710
b10000 &
b10000 %
#1344714
b1000 &
b1000 %
#1344718
b100 &
b100 %
#1344722
b10 &
b10 %
#1344726
b1 &
1#
b1 %
#1344730
b0 &
b0 %
0#
0$
#2302953
b1100 !
1"
#2302954
b1100 &
b1100 %
1$
#2302955
0"
#2302958
b110 &
b110 %
#2302962
b11 &
b11 %
#2302966
b1010 &
b1010 %
#2302970
b101 &
b101 %
#2302974
b10000 &
b10000 %
#2302978
b1000 &
b1000 %
#2302982
b100 &
b100 %
#2302986
b10 &
b10 %
#2302990
b1 &
1#
b1 %
#2302994
b0 &
b0 %
0#
0$
#4500012
