# ðŸ“˜ Design for Test (DFT) with Scan Chain

## ðŸ”¹ Overview
This project inserts **scan chains** into a simple design (counter/ALU) for testability, using open-source DFT tools.

## ðŸ”¹ Objectives
- Add scan chain to RTL.
- Simulate scan shifting.
- Perform synthesis & backend.
- Verify test coverage.

## ðŸ”¹ Tools Used
- Fault (DFT tool)
- Yosys
- OpenLANE
- OpenSTA
- PDK: Sky130

## ðŸ”¹ Workflow
1. Insert scan chain in RTL.  
2. Verify scan operation.  
3. Synthesis.  
4. Backend flow.  
5. DFT verification.  

## ðŸ”¹ Results
- Scan chain insertion âœ…  
- Test coverage report âœ…  
- Layout screenshots âœ…  

## ðŸ”¹ Learnings
- Basics of DFT.  
- Importance of scan testing.  

## ðŸ”¹ Future Improvements
- Add BIST (Built-In Self-Test).  
- Explore ATPG patterns.  
