<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="../../external.html?link=http://www.w3.org/1999/xhtml">

<!-- Mirrored from ps2dev.github.io/ps2sdk/ssbusc_8h_source.html by HTTraQt Website Copier/1.x [Karbofos 2012-2017] Sat, 25 Dec 2021 14:06:18 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PS2SDK: iop/kernel/include/ssbusc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="code.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PS2SDK
   </div>
   <div id="projectbrief">PS2 Homebrew Libraries</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.html','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0981ace215aa2029f526b70c145b9fbe.html">iop</a></li><li class="navelem"><a class="el" href="dir_9be0baa3d4a3e9f480a9ee70594037fa.html">kernel</a></li><li class="navelem"><a class="el" href="dir_28a909d5f29a09cdabda212007cd73f7.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ssbusc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ssbusc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"># _____     ___ ____     ___ ____</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">#  ____|   |    ____|   |        | |____|</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"># |     ___|   |____ ___|    ____| |    \    PS2DEV Open Source Project.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">#-----------------------------------------------------------------------</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"># Copyright 2001-2004, ps2dev - http://www.ps2dev.org</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"># Licenced under Academic Free License version 2.0</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"># Review ps2sdk README &amp; LICENSE files for further details.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef __SSBUSC_H__</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define __SSBUSC_H__</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="irx_8h.html">irx.h</a>&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*  Extract of the SSBUSC control registers by wisi.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    For more information, refer to the SSBUSC documentation by Wisi.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">    Delay / Configuration channel registers:</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    All bit-fields are r/w unless otherwise noted.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">     3 3 2 2 2  2 2  2 2  1 1 1 1 1 1 1 0 0 0  0 0  0</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">     1 0 9 8 7  4 3  1 0  6 5 4 3 2 1 0 9 8 7  4 3  0</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">    --------------------------------------------------</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">    |W|W|D|A| D  |    | D  |E|I|A|A|S|F|H|R| R  | W  |</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    |A|D|M|D| M  | -  | E  |X|O|I|T|T|L|O|E| D  | R  |</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">    |I|M|A|E| A  |    | C  |D|I|N|Y|R|O|L|C| D  | D  |</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">    |T|A|F|R| T  |    | R  |L|S|C|P|B|T|D|V| L  | L  |</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">    --------------------------------------------------</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">    3:0 WRDL    Write delay: /SWR active low period: 0-15 [cycles+1]</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">    7:4 RDDL    Read delay: /SRD active low period: 0-15 [cycles+1]</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">    8   RECV    Recovery period: 0= off / 1= use commonDelay.3:0</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">    9   HOLD    Hold period: 0= off / 1= use commonDelay.7:4</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">    10  FLOT    Floating period: 0= off / 1= use commonDelay.11:8</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">    11  STRB    Pre-Strobe period: 0= off / 1= use commonDelay.15:12</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">    12  ATYP    Access type: 0= 8bit / 1= 16bit. Also affects DMA bus width, when not using Wide DMA mode.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">    13  AINC    Increment address when accessing a register shorter than the access instruction: 0= off / 1= increment.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">            Example: when reading a word from a byte-wide bus, this option sets whether the address on each consecutive 8-bit access would increment or not.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">            If disabled the byte at the base address of the word would be read 4 times, otherwise the bytes at +0, +1, +2, +3 will be read in that order.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">            This is useful (to be disabled) for devices like ATA interfaces, where some ATA registers are written twice for extended LBA</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">            (which can be done with a single word-access).</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    14  IOIS16  I/O is 16-bit: /IOIS16 signal: 0= don&#39;t use it / 1= regard it.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">            Supported by only(?) DEV9 (but which Dev9M or Dev9I(more likely) or both?).</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">            Most likely overrides the Access Type (8/16 -bit) setting (tested, but doesn&#39;t seem to have any effect).</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">            /IOIS16 should be an input to the IOP, but is marked as output.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">            A peripheral signals by this signal that the register accessed is 16-bit (when low). See Dev9C document for more info. </span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">            From PCMCIA specs (volume 2 / r7.0, february 1999).</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">            -----</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">            The IOIS16# output signal is asserted when the address at the socket corresponds to an I/O address to which the card responds,</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">            and the I/O port addressed is capable of 16-bit access.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">            When this signal is not asserted during a 16-bit I/O access,</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">            the system will generate 8-bit references to the even and odd byte of the 16-bit port being accessed.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">            -----</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    15  EXDL    Extended delay: MSb of /SRD active low period. Not found to have any effect (regardless of reg. 1020).</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    20:16   DECR    Decoding range = 2^n bytes. Values: 0 - 27 = 1B - 128MB.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    23:21   r/o Unused, 0.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    27:24   DMAT    DMA timing: /SRD /SWR active.low period: 0-14 [cycles+1]. The inactive period is always 1cycle. </span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">            0=1cycle, 1=2cycles, ..., 14=15cy</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">            15(0xF)= &#39;0.5cycles&#39; Each word still remains on the bus for 1cy, but there are no inactive pauses between the words.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">                - &#39;fastest&#39; DMA mode: /SRD/SWR is kept active low over the whole transfer and the SSCLK clocks the data words. </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">            On some devices (PS2 mode only?) the /SRD active low period cannot be 1 cycle, thus with DMAT = 0 or 1, the resulting period is 2cy.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">            It is unknown if this is caused by some setting. The /SWR period is unaffected. </span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    28  ADER    r/o Address error flag (when =1). When the an address error within the memory range of this channel occurs this bit becomes set.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">            Writing 1 clears it. Unknown what Address Error means. This doesn&#39;t become set by unaligned access.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">            It might be for the DMAC accessing RAM past its end when doing DMA through this SSBUSC channel, but it doesn&#39;t activate on that either. </span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    29  DMAF    DMA select timing source flag: 0= use PIO timing / 1= use DMA timing bit-field 28:24 for DMA.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    30  WDMA    Wide DMA mode. When = 1 this overrides the Access Type (8/16 bit) setting, and causes 32 bits to be transferred in one go.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">            The low 16bits are mapped to the SD15:SD0 data lines, and the high 16bits - to the low address lines SA15:SA0, which become inputs,</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">            if the transfer is done &#39;to RAM&#39;. </span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">            This is why most devices get all the low 16 address bits, even though their address space is much smaller than 64kbyte.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">            The SPU2 doesn&#39;t get all 16 low address lines, so this is disabled for it, while it is enabled for the CDVD and Dev9M, Dev9I.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    31  WAIT    /WAIT signal. When = 1 enables the IOP waiting on the /WAIT (input to IOP) signal, when accessing the range of the given device. </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">            Slow devices can make the IOP wait (indefinitely) before transferring data, by asserting the /WAIT line low while a PIO access is being done</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">            (after the device detected assertion of /CS and decoded the address). </span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">            On read, once /WAIT is deasserted, IOP loads the data (it was made to wait for) from the device/bus (on read) and continues execution. </span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">            On write the write operation completes even if /WAIT is asserted low and the IOP can continue executing. This is true for any device.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">            However if /WAIT is kept asserted low and another write (or a read) access is done (to any device - even such with /WAIT hardwired to disabled state),</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">            then the IOP will stall before (or after?) transferring any data, until /WAIT is deasserted.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">            This can be used as a hack to use /WAIT even of devices that have it disabled (like the BOOT ROM for example):</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">            write a device that has it enabled (while /WAIT is low) then access (r/w) the BOOT ROM and the IOP will stall until /WAIT is deasserted.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">            /WAIT should be driven most likely by OC/OD drivers (or a tri-state output enabled on /CS). The output of the Dev9C seems to be just such.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> </span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    There are two main modes of transfer: PIO and DMA.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    The timing parameters of the PIO mode can be set in detail, while for the DMA mode a symmetric clock is assumed only with period configurable.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    PIO timing configuration can be used for DMA transfers too.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    For DMA on read (-&gt;IOP) both for 0 and 1 DMA periods 1 cycle is added, which results in 2 cycle transfer - reason unknown.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    On write, 0-&gt;1cycle, 1-&gt;2cycles (reason unknown).</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  </span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    Besides the /SRD /SWR active.low periods that can be set individually for each channel,</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    the following parameters exist, that can only be enabled for the individual channels,</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    but the value is common for all. Their values are set by the Common Delay register.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    1020    Common delay register r/w:</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">        3:0 Recovery period 0 - 15 cycles.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">        7:4 Hold period 0 - 15 cycles.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">        11:8    Floating release delay 0 - 15 cycles.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">        15:12   Strobe active-going edge delay 0 - 15 cycles.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">        16  r/w ? 0 by default.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">        17  r/w ? 0 by default.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">        31:18   r/o, = 0 unused.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    Recovery period: Elongates with commonDelay.3:0 cycles the period after the data bus is released by the IOP (write) (after the added hold period, if any)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">    or after /SRD goes inact.high, to the next active /SRD/SWR pulse or /CS going inactive transition,</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    to give the device more time to release the bus on read or give more bus turnaround time to the next access on write.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    Hold period: The period after /SWR goes inact.high when the data bus keeps its data valid, necessary for signal propagation and correct latching.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    The /SWR active.low inter-pulse period will be elongated with commonDelay.7:4 cycles in which after /SWR goes inactive.high the data output from the IOP would still be kept valid.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    This setting has no effect on /SRD read timing.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    Floating period: Elongate the /CS (active low) and the inter-/SRD pulses periods after /SRD goes inactive to give the device more time to leave the bus</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">    floating after driving it (for slow devices that release the bus slowly).</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">    Give the device commonDelay.11:8 cycles more after /SRD goes inactive to the next /SRD pulse or the end of the cycle (/CS -&gt; inact.high),</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    to leave the bus floating. When set to 0, the period /SRD inact.high-going edge to /CS inact.high -going edge is 1/2 cycle and is 1cy between /SRD pulses act.low pulses.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    This setting has no effect on /SWR write timing.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    Pre-Strobe period: Delay from the start of data output (and /CS going active.low) to the active.low -going edge of /SRD or /SWR:</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    Shifts the active-going edge of /SWR the commonDelay.15:12 cycles later than it would usually come,</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    so data can be read on the active-going falling edge.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    If the active period of the act.low pulse is less than this strobe delay, then the inactive periods between pulses are elongated to account for that.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    The active pulse is shrunk to a minimum of 1cy in this case. /CS act.low-going edge to /SRD or /SWR act-low going edge is of this number of cycles (otherwise = 0).</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    While delayReg./SRD/SWR_act.low_period &lt;= strobePeriod, no change in the total period is done.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    Pulse active.low period = max((delayReg.act.low_period - strobePer), 1). - at least 1 cy. This has the same effect on both /SRD and /SWR.   */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675">  140</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675">SSBUSC_DEV</a> {</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a1ed4bf1c24d47f950aa3914372910758">  142</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a1ed4bf1c24d47f950aa3914372910758">SSBUSC_DEV0</a> = 0,</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a5a9fe49c91457d75c025cec5687f1678">  144</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a5a9fe49c91457d75c025cec5687f1678">SSBUSC_DEV_DVDROM</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675af77de059d51ebbdbab3d1e35da5c746f">  146</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675af77de059d51ebbdbab3d1e35da5c746f">SSBUSC_DEV_BOOTROM</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    SSBUSC_DEV3,</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a6692f8244526630dd6a445d545e627c1">  149</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a6692f8244526630dd6a445d545e627c1">SSBUSC_DEV_SPU</a>,</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675ae9eb4eb27b20826d88ba544e3e37a509">  151</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675ae9eb4eb27b20826d88ba544e3e37a509">SSBUSC_DEV_CDVD</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    SSBUSC_DEV6,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    SSBUSC_DEV7,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    SSBUSC_DEV8,</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a58bf018a79013fa8974e2aa01257ee7d">  156</a></span>&#160;    <a class="code" href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a58bf018a79013fa8974e2aa01257ee7d">SSBUSC_DEV_SPU2</a>,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">//Controls for the DEV9 expansion interface.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    SSBUSC_DEV_DEV9I,   <span class="comment">//DEV9 I/O Window</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    SSBUSC_DEV_DEV9M,   <span class="comment">//DEV9 Memory Window</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    SSBUSC_DEV_DEV9C    <span class="comment">//DEV9 Controller</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* SSBUSC Register Map, by Wisi</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">ID  - PS2 Function - PS Function - Address     - Delay (Configuration)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">---------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">0     - Exp1       - Exp1        - 0xBF801000 - 0xBF801008</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">1     - DVD ROM    - Exp3        - 0xBF801400 - 0xBF80100C</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">2     - Boot ROM   - Boot ROM    - -          - 0xBF801010</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">3     - ???        - ???         - -</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">4     - SPU        - SPU         - 0xBF801404 - 0xBF801014</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">5     - CD/DVD     - CD-ROM      - 0xBF801408 - 0xBF801018</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">6     - ???        - ???         - -          - -</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">7     - ???        - ???         - -          - -</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">8     - Exp2       - Exp2        - 0xBF801004 - 0xBF80101C</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">9     - SPU2       - N/A         - 0xBF80140C - 0xBF801414</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">10    - DEV9I      - N/A         - -          - 0xBF801418</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">11    - DEV9M      - N/A         - 0xBF801410 - 0xBF80141C</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">12    - DEV9C      - N/A         - -          - 0xBF801420</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">Common Delay register: 0xBF801020   */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//These functions control access configuration (i.e. window size and access cycles) and memory map of the devices.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">int</span> SetDelay(<span class="keywordtype">int</span> device, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">int</span> GetDelay(<span class="keywordtype">int</span> device);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">int</span> SetBaseAddress(<span class="keywordtype">int</span> device, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">int</span> GetBaseAddress(<span class="keywordtype">int</span> device);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//Helper functions for getting/setting various fields within the common delay register.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">int</span> SetRecoveryTime(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keywordtype">int</span> GetRecoveryTime(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keywordtype">int</span> SetHoldTime(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">int</span> GetHoldTime(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">int</span> SetFloatTime(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keywordtype">int</span> GetFloatTime(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">int</span> SetStrobeTime(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keywordtype">int</span> GetStrobeTime(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//Direct access to the common delay register.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keywordtype">int</span> SetCommonDelay(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> value);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">int</span> GetCommonDelay(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define ssbusc_IMPORTS_start DECLARE_IMPORT_TABLE(ssbusc, 1, 1)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define ssbusc_IMPORTS_end END_IMPORT_TABLE</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define I_SetDelay DECLARE_IMPORT(4, SetDelay)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define I_GetDelay DECLARE_IMPORT(5, GetDelay)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define I_SetBaseAddress DECLARE_IMPORT(6, SetBaseAddress)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define I_GetBaseAddress DECLARE_IMPORT(7, GetBaseAddress)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define I_SetRecoveryTime DECLARE_IMPORT(8, SetRecoveryTime)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define I_GetRecoveryTime DECLARE_IMPORT(9, GetRecoveryTime)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define I_SetHoldTime DECLARE_IMPORT(10, SetHoldTime)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define I_GetHoldTime DECLARE_IMPORT(11, GetHoldTime)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define I_SetFloatTime DECLARE_IMPORT(12, SetFloatTime)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define I_GetFloatTime DECLARE_IMPORT(13, GetFloatTime)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define I_SetStrobeTime DECLARE_IMPORT(14, SetStrobeTime)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define I_GetStrobeTime DECLARE_IMPORT(15, GetStrobeTime)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define I_SetCommonDelay DECLARE_IMPORT(16, SetCommonDelay)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define I_GetCommonDelay DECLARE_IMPORT(17, GetCommonDelay)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __SSBUSC_H__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="airx_8h_html"><div class="ttname"><a href="irx_8h.html">irx.h</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675">SSBUSC_DEV</a></div><div class="ttdeci">SSBUSC_DEV</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00140">ssbusc.h:140</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675a1ed4bf1c24d47f950aa3914372910758"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a1ed4bf1c24d47f950aa3914372910758">SSBUSC_DEV0</a></div><div class="ttdeci">@ SSBUSC_DEV0</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00142">ssbusc.h:142</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675a58bf018a79013fa8974e2aa01257ee7d"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a58bf018a79013fa8974e2aa01257ee7d">SSBUSC_DEV_SPU2</a></div><div class="ttdeci">@ SSBUSC_DEV_SPU2</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00156">ssbusc.h:156</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675a5a9fe49c91457d75c025cec5687f1678"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a5a9fe49c91457d75c025cec5687f1678">SSBUSC_DEV_DVDROM</a></div><div class="ttdeci">@ SSBUSC_DEV_DVDROM</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00144">ssbusc.h:144</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675a6692f8244526630dd6a445d545e627c1"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675a6692f8244526630dd6a445d545e627c1">SSBUSC_DEV_SPU</a></div><div class="ttdeci">@ SSBUSC_DEV_SPU</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00149">ssbusc.h:149</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675ae9eb4eb27b20826d88ba544e3e37a509"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675ae9eb4eb27b20826d88ba544e3e37a509">SSBUSC_DEV_CDVD</a></div><div class="ttdeci">@ SSBUSC_DEV_CDVD</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00151">ssbusc.h:151</a></div></div>
<div class="ttc" id="assbusc_8h_html_ab15092dbc84e3d93a0ebdd4d1df28675af77de059d51ebbdbab3d1e35da5c746f"><div class="ttname"><a href="ssbusc_8h.html#ab15092dbc84e3d93a0ebdd4d1df28675af77de059d51ebbdbab3d1e35da5c746f">SSBUSC_DEV_BOOTROM</a></div><div class="ttdeci">@ SSBUSC_DEV_BOOTROM</div><div class="ttdef"><b>Definition:</b> <a href="ssbusc_8h_source.html#l00146">ssbusc.h:146</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 9 2021 12:30:30 for PS2SDK by&#160;<a href="../../external.html?link=https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>

<!-- Mirrored from ps2dev.github.io/ps2sdk/ssbusc_8h_source.html by HTTraQt Website Copier/1.x [Karbofos 2012-2017] Sat, 25 Dec 2021 14:06:18 GMT -->
</html>
