INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.ip_user_files/bd/adder_subtractor_4bit/sim/adder_subtractor_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2-partI/Lab2_part2/Lab2_part2.srcs/sources_1/bd/adder_subtractor_4bit/hdl/adder_subtractor_4bit_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_4bit_wrapper'
