<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `pci/src/config.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>config.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../tartan_pci/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../tartan_pci/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../tartan_pci/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
</pre><pre class="rust"><code><span class="kw">use </span><span class="kw">crate</span>::INVALID_VENDOR;
<span class="kw">use </span>tartan_bitfield::bitfield;


<span class="doccomment">/// A register type that is always located at a specific offset
</span><span class="kw">pub trait </span>FixedConfigRegister: From&lt;u32&gt; + Into&lt;u32&gt; {
    <span class="doccomment">/// Fixed offset for this register type
    </span><span class="kw">const </span>REGISTER_NUMBER: u8;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// The first register of the standard configuration header for all PCI devices.
    </span><span class="kw">pub struct </span>HeaderRegister0(u32) {
        <span class="doccomment">/// Vendor-defined device ID
        </span>[<span class="number">16</span>..<span class="number">32</span>] <span class="kw">pub </span>device: u16,
        <span class="doccomment">/// ID of the chipset manufacturer for this function, assigned by PCI-SIG
        </span>[ <span class="number">0</span>..<span class="number">16</span>] <span class="kw">pub </span>vendor: u16,
    }
}

<span class="kw">impl </span>HeaderRegister0 {
    <span class="doccomment">/// Return false if the function is not present, as indicated by an invalid vendor ID.
    </span><span class="kw">pub fn </span>valid(<span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor() != INVALID_VENDOR
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>HeaderRegister0 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">0</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// The second register of the standard configuration header for all PCI devices.
    </span><span class="kw">pub struct </span>HeaderRegister1(u32) {
        <span class="doccomment">/// Status bits indicated by the function
        </span>[<span class="number">16</span>..<span class="number">32</span>] <span class="kw">pub </span>status:  u16 <span class="kw">as </span>StatusRegister,
        <span class="doccomment">/// Control bits set by the host
        </span>[ <span class="number">0</span>..<span class="number">16</span>] <span class="kw">pub </span>command: u16 <span class="kw">as </span>CommandRegister,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>HeaderRegister1 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">1</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// The third register of the standard configuration header for all PCI devices.
    </span><span class="kw">pub struct </span>HeaderRegister2(u32) {
        <span class="doccomment">/// Indicates the general purpose of the function, from a list of IDs defined by
        /// PCI-SIG.
        </span>[<span class="number">24</span>..<span class="number">32</span>] <span class="kw">pub </span>class: u8,
        <span class="doccomment">/// Indicates the purpose of the function more specifically, from a list of IDs
        /// defined by PCI-SIG for the corresponding [`class`]. Some classes do not have
        /// any meaningful subclasses defined.
        </span>[<span class="number">16</span>..<span class="number">24</span>] <span class="kw">pub </span>subclass: u8,
        <span class="doccomment">/// Indicates a standard programming interface that can be used by a generic
        /// driver. The possible IDs are defined by PCI-SIG for the corresponding
        /// [`class`] and [`subclass`]. Some subclasses do not have any meaningful
        /// interfaces defined.
        </span>[ <span class="number">8</span>..<span class="number">16</span>] <span class="kw">pub </span>interface: u8,
        <span class="doccomment">/// Vendor-defined revision of the hardware
        </span>[ <span class="number">0</span>.. <span class="number">8</span>] <span class="kw">pub </span>revision: u8,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>HeaderRegister2 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">2</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// The fourth register of the standard configuration header for all PCI devices.
    </span><span class="kw">pub struct </span>HeaderRegister3(u32) {
        <span class="doccomment">/// Control and status flags for a function&#39;s self test capability, if present.
        </span>[<span class="number">24</span>..<span class="number">32</span>] <span class="kw">pub </span>self_test: u8 <span class="kw">as </span>SelfTest,
        <span class="doccomment">/// If true, then this device responds to at least some function numbers &gt;= 1.
        /// The flag is only meaningful on function zero.
        </span>[<span class="number">23    </span>] <span class="kw">pub </span>multi_function,
        <span class="doccomment">/// Indicates which of the standard PCI configuration header formats that this
        /// function supports, and indirectly, whether this function is a PCI or CardBus
        /// bridge.
        ///
        /// Currently, the defined values are:
        ///   * `0x00` - general purpose
        ///   * `0x01` - PCI bridge
        ///   * `0x02` - PCI-to-CardBus bridge
        </span>[<span class="number">16</span>..<span class="number">23</span>] <span class="kw">pub </span>header_type: u8,
        <span class="doccomment">/// The value of the bus master&#39;s latency timer in PCI clock cycles
        </span>[ <span class="number">8</span>..<span class="number">16</span>] <span class="kw">pub </span>latency_timer: u8,
        <span class="doccomment">/// Informs the device of the size of the system&#39;s cache lines, in 32-bit units.
        </span>[ <span class="number">0</span>.. <span class="number">8</span>] <span class="kw">pub </span>cache_line_size: u8,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>HeaderRegister3 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">3</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Twelfth register of the standard configuration header for general-purpose devices
    /// (header type `0x00`).
    </span><span class="kw">pub struct </span>Type0HeaderRegister11(u32) {
        <span class="doccomment">/// ID of the device as defined by the card manufacturer.
        </span>[<span class="number">16</span>..<span class="number">32</span>] <span class="kw">pub </span>subsystem: u16,
        <span class="doccomment">/// ID of the card manufacturer, which may be different than the chipset
        /// manufacturer. Uses the same values defined by PCI-SIG for the vendor ID.
        </span>[ <span class="number">0</span>..<span class="number">16</span>] <span class="kw">pub </span>subsystem_vendor: u16,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>Type0HeaderRegister11 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">11</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Fourtheenth register of the standard configuration header for general-purpose
    /// devices.
    </span><span class="kw">pub struct </span>Type0HeaderRegister13(u32) {
        <span class="doccomment">/// Offset within this function&#39;s configuration space that points to the first
        /// of a linked list of &quot;capabilities&quot; supported by the device. Only valid if the
        /// appropriate bit is set in the [`StatusRegister`].
        </span>[<span class="number">0</span>..<span class="number">8</span>] <span class="kw">pub </span>capabilities_offset: u8,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>Type0HeaderRegister13 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">13</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Sixteenth register of the standard configuration header for general-purpose
    /// devices.
    </span><span class="kw">pub struct </span>Type0HeaderRegister15(u32) {
        <span class="doccomment">/// Indicates the longest period the device can wait to access the PCI bus, in
        /// units of 0.25 µs.
        </span>[<span class="number">24</span>..<span class="number">32</span>] <span class="kw">pub </span>max_latency: u8,
        <span class="doccomment">/// Indicates the desired length of bursts in units of 0.25 µs.
        </span>[<span class="number">16</span>..<span class="number">24</span>] <span class="kw">pub </span>min_grant: u8,
        <span class="doccomment">/// Indicates which of the four interrupt pins on the PCI bus that the device uses
        /// (0 for `INTA#` through 3 for `INTC#`). Single-function devices always use
        /// `INTA#`.
        </span>[ <span class="number">8</span>..<span class="number">16</span>] <span class="kw">pub </span>interrupt_pin: u8,
        <span class="doccomment">/// Indicates which system interrupt number the function uses, as defined by the
        /// system&#39;s interrupt controller.
        </span>[ <span class="number">0</span>.. <span class="number">8</span>] <span class="kw">pub </span>interrupt_line: u8,
    }
}

<span class="kw">impl </span>FixedConfigRegister <span class="kw">for </span>Type0HeaderRegister15 {
    <span class="kw">const </span>REGISTER_NUMBER: u8 = <span class="number">15</span>;
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Control bits set by the host
    </span><span class="kw">pub struct </span>CommandRegister(u16) {
        <span class="doccomment">/// Controls whether the device is prohibited from asserting its interrupt pin.
        /// Does not apply to MSI interrupts.
        </span>[<span class="number">10</span>] <span class="kw">pub </span>interrupt_disabled,
        <span class="doccomment">/// Controls whether the device may use fast back-to-back transactions to multiple
        /// devices when acting as a bus master.
        </span>[ <span class="number">9</span>] <span class="kw">pub </span>fast_back_to_back_enabled,
        <span class="doccomment">/// Controls whether the device may signal critical errors in addresses or
        /// special cycle operations.
        </span>[ <span class="number">8</span>] <span class="kw">pub </span>system_error_enabled,
        <span class="doccomment">/// Controls whether the device responds normally to parity errors (`true`) or
        /// whether it must simply set the parity error bit in the status register and
        /// ignore it (`false`).
        </span>[ <span class="number">6</span>] <span class="kw">pub </span>parity_error_response,
        <span class="doccomment">/// Controls whether a VGA or graphics card device may &quot;snoop&quot; on VGA palette
        /// buffer writes sent to a different device.
        </span>[ <span class="number">5</span>] <span class="kw">pub </span>vga_palette_snoop,
        <span class="doccomment">/// Controls whether the device may send a &quot;Memory Write and Invalidate&quot; command
        /// when acting as a bus master.
        </span>[ <span class="number">4</span>] <span class="kw">pub </span>write_and_invalidate_enable,
        <span class="doccomment">/// Controls whether the device may respond to &quot;special cycle&quot; messages, used to
        /// communicate system state to the device (e.g., shutting down, halted)
        </span>[ <span class="number">3</span>] <span class="kw">pub </span>special_cycle,
        <span class="doccomment">/// Controls whether the device may act as a master of the PCI bus
        </span>[ <span class="number">2</span>] <span class="kw">pub </span>bus_master,
        <span class="doccomment">/// Controls whether the device may respond to accesses through memory space
        </span>[ <span class="number">1</span>] <span class="kw">pub </span>memory_space,
        <span class="doccomment">/// Controls whether the device may respond to accesses through I/O space
        </span>[ <span class="number">0</span>] <span class="kw">pub </span>io_space,
    }
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Status bits indicated by the function
    </span><span class="kw">pub struct </span>StatusRegister(u16) {
        <span class="doccomment">/// Indicates taht the device has detected a parity error, even if it is ignored.
        </span>[<span class="number">15    </span>] <span class="kw">pub </span>parity_error_detected,
        <span class="doccomment">/// Indicates that the device has detected a critical error in an address or
        /// special cycle operation.
        </span>[<span class="number">14    </span>] <span class="kw">pub </span>system_error_signaled,
        <span class="doccomment">/// Indicates whether the transaction was aborted with a Target-Abort while this
        /// device was acting as the bus master.
        </span>[<span class="number">13    </span>] <span class="kw">pub </span>master_abort_received,
        <span class="doccomment">/// Indicates whether the transaction was aborted with a Target-Abort.
        </span>[<span class="number">12    </span>] <span class="kw">pub </span>target_abort_received,
        <span class="doccomment">/// Indicates that this function generated an abort on the transaction (as opposed
        /// to a master abort).
        </span>[<span class="number">11    </span>] <span class="kw">pub </span>target_abort_signaled,
        <span class="doccomment">/// Indicates how quickly the device can assert the `DEVSEL#` pin.
        ///
        /// Valid values are:
        ///   * `0x0` - fast
        ///   * `0x1` - medium
        ///   * `0x2` - slow
        </span>[ <span class="number">9</span>..<span class="number">11</span>] <span class="kw">pub </span>device_select_timing: u8,
        <span class="doccomment">/// Indicates whether a partity error was detected while this device was acting as
        /// the bus master.
        </span>[ <span class="number">8    </span>] <span class="kw">pub </span>master_parity_error,
        <span class="doccomment">/// Indicates whether the device supports receiving back-to-back transactions that
        /// are targeted at multiple devices.
        </span>[ <span class="number">7    </span>] <span class="kw">pub </span>fast_back_to_back_capable,
        <span class="doccomment">/// Indicates whether the device can run at 66 MHz (true).
        </span>[ <span class="number">5    </span>] <span class="kw">pub </span>double_clock_capable,
        <span class="doccomment">/// Indicates whether the configuration space contains a linked list of
        /// capabilities, beginning at the offset listed in [`Type0HeaderRegister13`].
        </span>[ <span class="number">4    </span>] <span class="kw">pub </span>capabilities_list_available,
        <span class="doccomment">/// Indicates whether the device wants to signal an interrupt, even if it is
        /// prohibited from asserting its interrupt pin.
        </span>[ <span class="number">3    </span>] <span class="kw">pub </span>interrupt_status,
    }
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Control and status flags for a function&#39;s self test capability, if present.
    </span><span class="kw">pub struct </span>SelfTest(u8) {
        <span class="doccomment">/// Indicates whether the function has a self-test capability.
        </span>[<span class="number">7   </span>] <span class="kw">pub </span>capable,
        <span class="doccomment">/// Setting this bit triggers the device to start its self test. Once the test is
        /// finished (successful or not), this is reset by the device.
        </span>[<span class="number">6   </span>] <span class="kw">pub </span>start,
        <span class="doccomment">/// If a self-test is complete, then any non-zero value in this field indicates
        /// that the test failed.
        </span>[<span class="number">0</span>..<span class="number">4</span>] <span class="kw">pub </span>completion_code: u8,
    }
}


<span class="doccomment">/// A pointer to a memory or I/O space that is used to interact with the function.
///
/// The meaning of the addressed space is defined by the specific function&#39;s interface.
</span><span class="attribute">#[repr(transparent)]
#[derive(Debug, Default, Clone, Copy, PartialEq, Eq)]
</span><span class="kw">pub struct </span>BaseAddressRegister(u32);

<span class="kw">impl </span>BaseAddressRegister {
    <span class="doccomment">/// Indicates whether this BAR points to memory or I/O space
    </span><span class="kw">pub fn </span>address_space(<span class="self">self</span>) -&gt; AddressSpace {
        <span class="kw">if </span><span class="self">self</span>.<span class="number">0 </span>&amp; <span class="number">1 </span>== <span class="number">0 </span>{
            AddressSpace::Memory
        } <span class="kw">else </span>{
            AddressSpace::IO
        }
    }

    <span class="doccomment">/// Indicates whether the host can safely cache the memory addressed by this BAR
    </span><span class="kw">pub fn </span>prefetchable(<span class="self">self</span>) -&gt; bool {
        <span class="kw">if </span><span class="self">self</span>.address_space() == AddressSpace::Memory {
            <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="number">0b1000 </span>!= <span class="number">0
        </span>} <span class="kw">else </span>{
            <span class="bool-val">false
        </span>}
    }

    <span class="doccomment">/// Size of address bus supported by this PCI function.
    ///
    /// Addresses in I/O space are always 32-bits wide.
    </span><span class="kw">pub fn </span>address_width(<span class="self">self</span>) -&gt; AddressWidth {
        <span class="kw">if </span><span class="self">self</span>.address_space() == AddressSpace::IO {
            AddressWidth::U32
        } <span class="kw">else </span>{
            <span class="kw">match </span>(<span class="self">self</span>.<span class="number">0 </span>&amp; <span class="number">0b0110</span>) &gt;&gt; <span class="number">1 </span>{
                <span class="number">0 </span>=&gt; AddressWidth::U32,
                <span class="number">2 </span>=&gt; AddressWidth::U64,
                <span class="kw">_ </span>=&gt; AddressWidth::Invalid,
            }
        }
    }

    <span class="doccomment">/// The address as a 32-bit number.
    ///
    /// If the [`address_width`](Self::address_width) for this BAR is 64 bits, then this
    /// will only return the lower half of the address.
    </span><span class="kw">pub fn </span>address_u32(<span class="self">self</span>) -&gt; u32 {
        <span class="kw">if </span><span class="self">self</span>.address_space() == AddressSpace::IO {
            <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="number">0xffff_fffc
        </span>} <span class="kw">else </span>{
            <span class="self">self</span>.<span class="number">0 </span>&amp; <span class="number">0xffff_fff0
        </span>}
    }

    <span class="doccomment">/// The address as a 64-bit number, when combined with the value of the following
    /// register.
    ///
    /// If the `address_width` of this BAR is 32 bits, then the value of the next register
    /// will be ignored. Thus, this is safe to use with any address width.
    </span><span class="kw">pub fn </span>address_u64(<span class="self">self</span>, next_register: u32) -&gt; u64 {
        <span class="kw">let </span><span class="kw-2">mut </span>address = u64::from(<span class="self">self</span>.address_u32());
        <span class="kw">if </span><span class="self">self</span>.address_width() == AddressWidth::U64 {
            address &amp;= u64::from(next_register) &lt;&lt; <span class="number">32</span>;
        }
        address
    }
}

<span class="doccomment">/// Differentiates between memory and I/O addresses
</span><span class="attribute">#[derive(Debug, Clone, Copy, PartialEq, Eq)]
</span><span class="kw">pub enum </span>AddressSpace {
    <span class="doccomment">/// This address is in the normal memory address space
    </span>Memory,
    <span class="doccomment">/// This address is in I/O space (supported on x86/x86-64 only)
    </span>IO,
}

<span class="doccomment">/// Size of address bus supported by a PCI function
</span><span class="attribute">#[derive(Debug, Clone, Copy, PartialEq, Eq)]
</span><span class="kw">pub enum </span>AddressWidth {
    <span class="doccomment">/// 32-bit address bus
    </span>U32,
    <span class="doccomment">/// 64-bit address bus
    </span>U64,
    <span class="doccomment">/// Unknown address bus width
    </span>Invalid,
}


<span class="macro">bitfield! </span>{
    <span class="doccomment">/// Structure shared by all capability registers
    </span><span class="kw">pub struct </span>GenericCapabilityRegister(u32) {
        <span class="doccomment">/// Capability ID defined by PCI-SIG
        </span>[ <span class="number">0</span>.. <span class="number">8</span>] <span class="kw">pub </span>id: u8,
        <span class="doccomment">/// Byte offset within capability space of next capability register, or 0 if none.
        </span>[ <span class="number">8</span>..<span class="number">16</span>] <span class="kw">pub </span>next_offset: u8,
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="tartan_pci" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0-nightly (95a992a68 2022-09-16)" ></div></body></html>