(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param12 = (((({(8'hab), (8'had)} ? (8'ha8) : ((8'hb7) ? (8'h9d) : (8'hb9))) ? ((~^(8'hbd)) != (^(8'hb7))) : ((^~(7'h43)) ? (7'h44) : ((8'hae) <= (8'ha5)))) ? ((((8'hab) ~^ (7'h44)) ? ((7'h44) && (7'h41)) : (!(8'ha7))) ^ (((8'ha2) | (8'hbd)) >>> ((8'hbd) && (8'hbf)))) : ((^(8'hae)) ^~ (((8'ha1) * (8'hac)) <= ((8'haf) << (8'ha5))))) ? (^(~|{((8'hbd) ? (8'hb9) : (8'hb0)), (~(8'h9c))})) : {((~|(~&(8'h9d))) ? (&(~^(8'ha6))) : (((8'hb3) ? (8'h9c) : (8'ha4)) ? ((8'hab) ? (8'hae) : (8'hab)) : ((7'h42) ? (8'ha7) : (8'had))))}))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h6e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire4;
  input wire signed [(5'h11):(1'h0)] wire3;
  input wire signed [(5'h10):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire signed [(5'h10):(1'h0)] wire11;
  wire signed [(3'h6):(1'h0)] wire10;
  wire signed [(4'hd):(1'h0)] wire9;
  wire [(5'h13):(1'h0)] wire8;
  wire [(5'h13):(1'h0)] wire7;
  wire [(5'h12):(1'h0)] wire6;
  wire signed [(5'h12):(1'h0)] wire5;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = ($signed((((wire3 ? wire2 : wire2) ?
                     (wire2 >>> wire2) : (wire3 >> wire0)) - ($signed(wire3) * (wire4 || wire1)))) << ((wire2[(3'h4):(3'h4)] == $unsigned(wire4)) + $unsigned(($unsigned((8'hbe)) ?
                     $signed(wire2) : wire3[(4'hf):(3'h6)]))));
  assign wire6 = $signed((wire5[(5'h12):(3'h4)] ^ (($unsigned(wire2) ~^ (wire1 < wire3)) ^~ wire0)));
  assign wire7 = wire3[(4'hc):(1'h1)];
  assign wire8 = $signed((wire6[(2'h2):(1'h1)] ?
                     (!(^~(8'haf))) : {(^~wire6[(1'h1):(1'h1)])}));
  assign wire9 = {wire4[(4'h9):(3'h5)]};
  assign wire10 = (~|wire8[(4'hc):(1'h1)]);
  assign wire11 = wire10;
endmodule