# compile verilog/system verilog design source files
verilog xil_defaultlib  "sim_Mini_CPU_func_synth.v"
verilog xil_defaultlib  "../../../../Design_work.srcs/sim_1/new/sim_Mini_CPU.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
