* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 13 2021 15:22:47

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : clk_divZ0Z_1
T_2_7_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g0_1
T_1_8_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_5_sp4_v_t_47
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : clk_div_RNIK8D95Z0Z_19
T_1_10_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_40
T_2_7_lc_trk_g2_0
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

T_1_10_wire_logic_cluster/lc_2/out
T_1_6_sp4_v_t_41
T_1_7_lc_trk_g2_1
T_1_7_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_45
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : clk_divZ0Z_0
T_2_7_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g1_5
T_1_8_input_2_0
T_1_8_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_42
T_2_9_lc_trk_g0_2
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/in_3

End 

Net : clk_div_RNI0HSQ5Z0Z_19
T_2_7_wire_logic_cluster/lc_6/out
T_3_4_sp4_v_t_37
T_0_8_span4_horz_13
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_3_4_sp4_v_t_37
T_0_8_span4_horz_13
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_36
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/s_r

End 

Net : clk_div_2_cry_18
T_1_10_wire_logic_cluster/lc_1/cout
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : clk_divZ0Z_2
T_2_9_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g2_1
T_1_8_input_2_1
T_1_8_wire_logic_cluster/lc_1/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_3
T_2_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g2_2
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : clk_divZ0Z_4
T_2_9_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g2_3
T_1_8_input_2_3
T_1_8_wire_logic_cluster/lc_3/in_2

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : clk_div_RNIICCP5Z0Z_19
T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_4/in_1

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_5/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_3/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_5/in_0

End 

Net : clk_divZ0Z_5
T_2_9_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g2_4
T_1_8_input_2_4
T_1_8_wire_logic_cluster/lc_4/in_2

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : cntr_RNIVLLQ5Z0Z_4
T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_6/in_0

T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g2_2
T_2_8_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_1/in_1

T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_5/in_1

T_2_8_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_7/in_1

End 

Net : clk_divZ0Z_6
T_2_9_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g2_5
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_7
T_2_9_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g2_6
T_1_8_input_2_6
T_1_8_wire_logic_cluster/lc_6/in_2

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divZ0Z_8
T_2_9_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g2_7
T_1_8_input_2_7
T_1_8_wire_logic_cluster/lc_7/in_2

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_7/in_1

End 

Net : clk_div_RNIICCP5Z0Z_19_cascade_
T_1_7_wire_logic_cluster/lc_2/ltout
T_1_7_wire_logic_cluster/lc_3/in_2

End 

Net : clk_divZ0Z_9
T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g2_0
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : cntr_RNIVLLQ5Z0Z_4_cascade_
T_2_8_wire_logic_cluster/lc_2/ltout
T_2_8_wire_logic_cluster/lc_3/in_2

End 

Net : clk_divZ0Z_10
T_2_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_11
T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : clk_divZ0Z_12
T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divZ0Z_13
T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divZ0Z_14
T_2_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g2_5
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_15
T_2_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divZ0Z_16
T_2_10_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_input_2_7
T_1_9_wire_logic_cluster/lc_7/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : N_22
T_1_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_input_2_4
T_1_6_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_7/in_0

End 

Net : cntrZ0Z_2
T_2_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : N_45
T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_1/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : cntrZ0Z_4
T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_40
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divZ0Z_17
T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g3_0
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_18
T_2_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_1_cry_17
T_2_11_wire_logic_cluster/lc_0/cout
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

Net : clk_div_i_19
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_7_sp4_v_t_38
T_2_7_sp4_h_l_3
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_7_sp4_v_t_38
T_2_7_sp4_h_l_3
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_7_sp4_v_t_38
T_2_7_sp4_h_l_3
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : N_8_i
T_1_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_wire_logic_cluster/lc_7/in_3

End 

Net : N_6_i
T_1_6_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g0_7
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : cntrZ0Z_0
T_2_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : N_31
T_1_5_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_43
T_1_6_lc_trk_g1_6
T_1_6_input_2_5
T_1_6_wire_logic_cluster/lc_5/in_2

End 

Net : N_17
T_1_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : N_30
T_2_5_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g0_5
T_1_6_input_2_7
T_1_6_wire_logic_cluster/lc_7/in_2

T_2_5_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : N_17_cascade_
T_1_6_wire_logic_cluster/lc_0/ltout
T_1_6_wire_logic_cluster/lc_1/in_2

End 

Net : BIT_47_7
T_2_7_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_input_2_5
T_2_8_wire_logic_cluster/lc_5/in_2

End 

Net : cntrZ0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : BIT_47_6
T_2_7_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_3

End 

Net : BIT_47_1
T_2_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g2_7
T_1_7_wire_logic_cluster/lc_3/in_0

End 

Net : BIT_47_0_a3_0_1_6
T_1_5_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_input_2_3
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : N_38
T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_3/in_3

End 

Net : N_14_i
T_1_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_5/in_3

End 

Net : BIT_47_0
T_1_6_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : N_12_i
T_1_6_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_4/in_3

End 

Net : N_27
T_2_5_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

T_2_5_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : cntrZ0Z_3
T_2_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : clk_div_1_cry_15
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

Net : g0_4
T_2_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g0_4
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

End 

Net : clk_div_1_cry_14
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : cntrZ0Z_6
T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_input_2_7
T_1_5_wire_logic_cluster/lc_7/in_2

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : clk_div_1_cry_13
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : cntrZ0Z_5
T_2_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g1_5
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_1/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : N_19
T_1_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_47
T_2_7_lc_trk_g1_7
T_2_7_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_47
T_2_7_lc_trk_g1_7
T_2_7_wire_logic_cluster/lc_7/in_1

T_1_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_47
T_2_7_lc_trk_g1_7
T_2_7_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : N_23
T_1_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_41
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : g0_0
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_2/in_1

End 

Net : clk_div_1_cry_12
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_11
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : BIT_47_0_a3_0_1_6_cascade_
T_1_5_wire_logic_cluster/lc_0/ltout
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : N_45_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : BIT_47_i_o3_0_0_4_cascade_
T_2_5_wire_logic_cluster/lc_1/ltout
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : N_22_cascade_
T_1_6_wire_logic_cluster/lc_1/ltout
T_1_6_wire_logic_cluster/lc_2/in_2

End 

Net : clk_div_1_cry_10
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : clk_div_1_cry_9
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : N_21
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : clk_div_1_cry_7
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : clk_div_1_cry_6
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : LED7_c
T_2_8_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_39
T_2_7_lc_trk_g3_7
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/in_1

T_2_8_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_39
T_0_10_span4_horz_31
T_0_6_span4_vert_t_13
T_0_9_lc_trk_g1_5
T_0_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED0_c
T_1_7_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_4/in_0

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_0_7_span4_horz_23
T_4_7_sp4_h_l_6
T_7_3_sp4_v_t_43
T_7_0_span4_vert_26
T_7_0_lc_trk_g0_2
T_7_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED6_c
T_2_8_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_46
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_3/in_0

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_3/out
T_3_4_sp4_v_t_42
T_3_0_span4_vert_47
T_3_0_lc_trk_g0_7
T_3_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED2_c
T_1_7_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_37
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_5/in_0

T_1_7_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_37
T_1_7_lc_trk_g2_0
T_1_7_input_2_4
T_1_7_wire_logic_cluster/lc_4/in_2

T_1_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_44
T_3_3_sp4_h_l_2
T_6_0_span4_vert_32
T_6_0_lc_trk_g1_0
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_div_1_cry_5
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : N_21_cascade_
T_2_7_wire_logic_cluster/lc_2/ltout
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : LED1_c
T_1_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_42
T_2_7_lc_trk_g0_7
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_1_6_sp4_v_t_38
T_0_10_span4_horz_38
T_0_10_lc_trk_g1_6
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED5_c
T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_1_6_lc_trk_g2_3
T_1_6_wire_logic_cluster/lc_6/in_3

T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_1_7_lc_trk_g3_6
T_1_7_input_2_7
T_1_7_wire_logic_cluster/lc_7/in_2

T_1_7_wire_logic_cluster/lc_7/out
T_1_5_sp4_v_t_43
T_0_9_span4_horz_43
T_0_9_lc_trk_g0_3
T_0_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : clk_div_1_cry_4
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : cntr_cry_5
T_2_6_wire_logic_cluster/lc_5/cout
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : clk_div_1_cry_3
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : LED3_c
T_1_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g2_5
T_1_7_input_2_5
T_1_7_wire_logic_cluster/lc_5/in_2

T_1_7_wire_logic_cluster/lc_5/out
T_0_7_span4_horz_31
T_0_7_span4_vert_t_13
T_0_10_lc_trk_g1_5
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : cntr_cry_4
T_2_6_wire_logic_cluster/lc_4/cout
T_2_6_wire_logic_cluster/lc_5/in_3

Net : clk_div_1_cry_2
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : LED4_c
T_1_7_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_7/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g2_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

T_1_7_wire_logic_cluster/lc_6/out
T_0_7_span4_horz_1
T_4_3_sp4_v_t_42
T_4_0_span4_vert_27
T_4_0_lc_trk_g1_3
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : cntr_cry_3
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_1
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : cntr_cry_2
T_2_6_wire_logic_cluster/lc_2/cout
T_2_6_wire_logic_cluster/lc_3/in_3

Net : cntr_cry_1
T_2_6_wire_logic_cluster/lc_1/cout
T_2_6_wire_logic_cluster/lc_2/in_3

Net : cntr_cry_0
T_2_6_wire_logic_cluster/lc_0/cout
T_2_6_wire_logic_cluster/lc_1/in_3

Net : CLK_0_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

End 

Net : bfn_2_6_0_
