\subsection{arch Architecture Reference}
\label{classunpack__64__to__56_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d3/d26/classunpack__64__to__56_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+487}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+488}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+489}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+490}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+491}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+492}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+493}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+494}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+495}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+2\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf word128\+\_\+3\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+in\+\_\+reg\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+in\+\_\+reg\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage0\+\_\+1\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage0\+\_\+3\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage1\+\_\+3\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 31} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.



\subsubsection{Member Function Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+487@{P\+R\+O\+C\+E\+S\+S\+\_\+487}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+487@{P\+R\+O\+C\+E\+S\+S\+\_\+487}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+487reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+487(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_a5b1b2d3e7a95c8201829123775b74d39}


Definition at line {\bf 72} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+488@{P\+R\+O\+C\+E\+S\+S\+\_\+488}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+488@{P\+R\+O\+C\+E\+S\+S\+\_\+488}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+488clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+488(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_ad2ca72ef86522da04fa7d4c54a651537}


Definition at line {\bf 91} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+489@{P\+R\+O\+C\+E\+S\+S\+\_\+489}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+489@{P\+R\+O\+C\+E\+S\+S\+\_\+489}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+489reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+489(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_ac8de86bab476b3035e6b3b6bd58b97e4}


Definition at line {\bf 114} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+490@{P\+R\+O\+C\+E\+S\+S\+\_\+490}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+490@{P\+R\+O\+C\+E\+S\+S\+\_\+490}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+490reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+490(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_a3380556e2b87c801f0144e03cba8f389}


Definition at line {\bf 139} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+491@{P\+R\+O\+C\+E\+S\+S\+\_\+491}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+491@{P\+R\+O\+C\+E\+S\+S\+\_\+491}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+491reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+491(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_a64605e9d0bd086c40808e575fed0256e}


Definition at line {\bf 164} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+492@{P\+R\+O\+C\+E\+S\+S\+\_\+492}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+492@{P\+R\+O\+C\+E\+S\+S\+\_\+492}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+492reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+492(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_ab3efaa1b62599d8d71b9fc7fac43e748}


Definition at line {\bf 189} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+493@{P\+R\+O\+C\+E\+S\+S\+\_\+493}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+493@{P\+R\+O\+C\+E\+S\+S\+\_\+493}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+493reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+493(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_aa2876cd6d358a10c916d742d8d0b364a}


Definition at line {\bf 225} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+494@{P\+R\+O\+C\+E\+S\+S\+\_\+494}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+494@{P\+R\+O\+C\+E\+S\+S\+\_\+494}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+494reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+494(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_a7591fb721f06e9db8cef453c18e7d900}


Definition at line {\bf 246} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+495@{P\+R\+O\+C\+E\+S\+S\+\_\+495}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+495@{P\+R\+O\+C\+E\+S\+S\+\_\+495}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+495reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+495(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classunpack__64__to__56_1_1arch_a46a7206bbce5c0e3fa81c814b1e03032}


Definition at line {\bf 259} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.



\subsubsection{Member Data Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!data64\+\_\+in\+\_\+reg\+\_\+0@{data64\+\_\+in\+\_\+reg\+\_\+0}}
\index{data64\+\_\+in\+\_\+reg\+\_\+0@{data64\+\_\+in\+\_\+reg\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{data64\+\_\+in\+\_\+reg\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+in\+\_\+reg\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aa901d31d870843a924d00d5ffb6a9857}


Definition at line {\bf 47} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!data64\+\_\+in\+\_\+reg\+\_\+1@{data64\+\_\+in\+\_\+reg\+\_\+1}}
\index{data64\+\_\+in\+\_\+reg\+\_\+1@{data64\+\_\+in\+\_\+reg\+\_\+1}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{data64\+\_\+in\+\_\+reg\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+in\+\_\+reg\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a584227bd1bdf8c61204280047f77d17e}


Definition at line {\bf 48} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!data\+\_\+out\+\_\+valid\+\_\+pipe@{data\+\_\+out\+\_\+valid\+\_\+pipe}}
\index{data\+\_\+out\+\_\+valid\+\_\+pipe@{data\+\_\+out\+\_\+valid\+\_\+pipe}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{data\+\_\+out\+\_\+valid\+\_\+pipe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid\+\_\+pipe} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a55505351f45646520a7d9c055db7521b}


Definition at line {\bf 63} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}}
\index{data\+\_\+out\+\_\+valid\+\_\+reg@{data\+\_\+out\+\_\+valid\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{data\+\_\+out\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aa772e9f9b76e61efaa6a66b0908d429c}


Definition at line {\bf 62} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage0\+\_\+1\+\_\+0@{mux\+\_\+stage0\+\_\+1\+\_\+0}}
\index{mux\+\_\+stage0\+\_\+1\+\_\+0@{mux\+\_\+stage0\+\_\+1\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage0\+\_\+1\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage0\+\_\+1\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aa4439d8656f74835bb771f0f1ba0ef83}


Definition at line {\bf 51} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg@{mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg}}
\index{mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg@{mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage0\+\_\+1\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_af1908451a6689a9e780d3e77569cc089}


Definition at line {\bf 54} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage0\+\_\+3\+\_\+2@{mux\+\_\+stage0\+\_\+3\+\_\+2}}
\index{mux\+\_\+stage0\+\_\+3\+\_\+2@{mux\+\_\+stage0\+\_\+3\+\_\+2}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage0\+\_\+3\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage0\+\_\+3\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a1fb1d4a1dc074edc77e68009a92e48fe}


Definition at line {\bf 52} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg@{mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg}}
\index{mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg@{mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage0\+\_\+3\+\_\+2\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_ae7241589496793f83fc7e1e6ba6864f8}


Definition at line {\bf 55} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage1\+\_\+3\+\_\+0@{mux\+\_\+stage1\+\_\+3\+\_\+0}}
\index{mux\+\_\+stage1\+\_\+3\+\_\+0@{mux\+\_\+stage1\+\_\+3\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage1\+\_\+3\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage1\+\_\+3\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a2f90fcf4b1b83968764f1ddb3f942160}


Definition at line {\bf 57} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg@{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg}}
\index{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg@{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_ac739dd9207f2e91a521864b5593e4ca9}


Definition at line {\bf 58} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel@{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel}}
\index{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel@{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+stage1\+\_\+3\+\_\+0\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aff8b36f4f3bf3956b0b21420a48fc8b7}


Definition at line {\bf 59} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+0@{word128\+\_\+0}}
\index{word128\+\_\+0@{word128\+\_\+0}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a8f63992d31878f55d3c3d55618cfcb2d}


Definition at line {\bf 34} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}}
\index{word128\+\_\+0\+\_\+valid@{word128\+\_\+0\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a5dbba88a3e67cbf28137460527ffbacb}


Definition at line {\bf 39} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+1@{word128\+\_\+1}}
\index{word128\+\_\+1@{word128\+\_\+1}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a0a02fb8d7aa0a8de440e4ffb6c6e1b3e}


Definition at line {\bf 35} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+1\+\_\+valid@{word128\+\_\+1\+\_\+valid}}
\index{word128\+\_\+1\+\_\+valid@{word128\+\_\+1\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aba3015e529e28bc82345d415dd02572e}


Definition at line {\bf 40} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+2@{word128\+\_\+2}}
\index{word128\+\_\+2@{word128\+\_\+2}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a816d574d5a67e455906ecd704d713290}


Definition at line {\bf 36} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+2\+\_\+valid@{word128\+\_\+2\+\_\+valid}}
\index{word128\+\_\+2\+\_\+valid@{word128\+\_\+2\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+2\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+2\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a16852f22830a68413abdb19c084d04c9}


Definition at line {\bf 41} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+3@{word128\+\_\+3}}
\index{word128\+\_\+3@{word128\+\_\+3}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_a2472dec00d21d047fec60b369adacaea}


Definition at line {\bf 37} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!word128\+\_\+3\+\_\+valid@{word128\+\_\+3\+\_\+valid}}
\index{word128\+\_\+3\+\_\+valid@{word128\+\_\+3\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{word128\+\_\+3\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf word128\+\_\+3\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_ab201ba366e4d8722b2cdfd3de2dc65d1}


Definition at line {\bf 42} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}!wr\+\_\+cnt@{wr\+\_\+cnt}}
\index{wr\+\_\+cnt@{wr\+\_\+cnt}!unpack\+\_\+64\+\_\+to\+\_\+56\+::arch@{unpack\+\_\+64\+\_\+to\+\_\+56\+::arch}}
\paragraph[{wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classunpack__64__to__56_1_1arch_aa258e6ca26dfabaf42c5c6bdca094421}


Definition at line {\bf 44} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf unpack\+\_\+64\+\_\+to\+\_\+56.\+vhd}\end{DoxyCompactItemize}
