hybrid fault simulation synchronous sequential circuits present fault simulator synchronous sequential circuits combines efficiency threevalued logic simulation exactness symbolic approach simulator hybrid sense three different modes operationthreevalued symbolic mixedare supported demonstrate automatic switching modes depending computational resources properties circuit test realized thus trading timespace accuracy computation furthermore besides usual single observation time test evaluation fault coverage simulator supports evaluation according general multiple observation time test strategy mot numerous experiments given demonstrate feasibility efficiency approach particular shown expense reasonable time penalty exactness fault coverage computation improved even largest benchmark functions b introduction simulation basic technique applied many areas electronic design well known task simulation gate level determine values given logic every lead circuit respect set primary input assignments also testing area numerous tools use simulation fundamental underlying algorithm eg quality classical automatic test pattern generation atpg tools 2 significantly relies efficient fault simulation specific type simulation current test patterns simulated determine faults fault model also detected computed patterns recently new type atpg tool socalled genetic algorithmbased tool 30 14 emerged fault simulation core algorithm plays even important role apart test set compaction switching activity computation signal probability computation fault diagnosis provide examples application simulationfault simulation testing mainly interested fault simulation synchronous sequential circuits several gate level based fault simulation algorithms known eg 12 21 24 3 general simulators focus performance accuracy main concern hand information initial state circuit available algorithm deal unknown initial state often threevalued logic 01 x modeling unknown value used well known general lower bound fault coverage determined even usual benchmarks 4 gap lower bound real fault coverage large reason gap inherent inaccuracy threevalued logic instance circuits whose synchronizing sequence cannot verified using threevalued logic 23 synchronizing sequence input sequence drives circuit unique state starting initial state lot work done overcome problems one hand possible changes made already design phase may help problem synchronization bypassed implementing fullreset full scan environment additionally making assumption added circuitry faultfree however besides assumption disadvantages approaches eg long sometimes inadequate test evaluation full scan circuits due scanin scanout overhead also area delay penalty full scan circuits might high unacceptable circuits partial reset shown good alternative example 22 28 partial reset used improve fault coverage test length given circuit thus assuming partially non resetable circuit advantages furthermore sophisticated state assignment procedure 8 may avoid initializability problems nevertheless methods applied synthesis already designed circuit considered case fault simulation algorithm handle unknown initial state one possibility apart standard way using threevalued logic complete simulation unknown values successively simulated possible combinations 0 1 7 27 general approach reasonable circuits small number memory elements promising approach based symbolic traversal techniques well known area verification ordered binary decision diagrams obdds 5 may used representation state space traversal ie offer potential calculating exact values signals circuit computation minimum almost minimum reset sequences 16 31 test generation symbolic methods 6 9 10 denote successful applications concept nevertheless advantage exact computation paid complexity handling obdds indeed practical applications happens quite frequently circuits leading large bdds treated thus purely symbolic methods either applicable smaller circuits combined eg case test generation classical pathoriented methods allow handling large circuits concerning fault simulation test generation using symbolic methods accompanied fault simulation tool exploiting potential symbolically generated test sequences course reasons already mentioned fully exact symbolic fault simulation general cannot performed large circuits contrary verification ordinary test generation obdds sets faults constructed kept memory one possibility handle problem implement combination incomplete efficient strategies hybrid fault simulator hfs presented article follows approach hybrid context means algorithm supports different simulation modes one symbolic mode simulator assumes gate level description circuit supports stuckat fault model allows dynamic fully automatic switching modes thereby guarantees correctness transformation steps modes precisely hfs uses three kinds fault simulation procedures ffl fault simulation procedure xfs based upon threevalued logic ffl symbolic fault simulation procedure bfs based upon obdds ffl fault simulation procedure bxfs hybrid sense symbolic true value simulation explicit fault simulation procedure based upon threevalued logic combined procedures differ time space requirements accuracy fault simulation hfs tries combine advantages procedures choosing convenient logic starting simulation next test vector instance space requirements bfs becoming large hybrid fault simulator select bxfs necessary xfs application patterns possibly initialize large number memory elements thereby reduce space requirements bfs algorithm try continue bfs reason hybrid fault simulation strategy works also largest benchmark circuits 4 experiments show hfs able determine exact fault coverage many benchmarks least tighter lower bound previously known considered fault simulation based single observation time test strategy sot inaccurate overcome limitation sot general definition detectability considered led multiple observation time test strategy mot used eg 26 increase efficiency test generation pomeranz reddy realized necessity support motbased test generation motbased fault simulation proposed threevalued fault simulation based mot 27 29 complete mot necessary compare sets faultfree responses set responses obtained presence faults possible states circuit especially time consuming long test sequences large number memory elements exist overcome problems restricted version mot rmot proposed nevertheless accurate sot 26 addition sot hfs supports rmot mot well turns rmot mot included symbolic parts hfs without much effort use obdds makes possible handle large number output sequences experiments demonstrate succeed computing exact mot fault coverage many considered benchmark circuits case space requirements obddbased approach exceed given limit determined working environment hybrid fault simulator may eg change sot strategy based threevalued logic simulation steps return symbolic evaluation mot strategy guarantees mot strategy applied even large circuits contrast general mot strategy rmot strategy allows test evaluation comparing output sequence circuit test unique output sequence faultfree circuit show experimentally accuracy fault simulation based rmot almost identical based mot many circuits regard performance observed circuits symbolic rmot fault simulation works even efficiently symbolic sot fault simulation thus results generated according rmot attributes important fault simulation algorithm reasonably fast simulation time high fault coverage normal test evaluation paper structured follows section 2 presents definitions important properties synchronous sequential circuits section 3 different fault simulation components properties described resulting hybrid fault simulator hfs based sot symbolic extensions mot explained section 4 section 5 gives experi ments demonstrate efficiency presented hybrid fault simulator finish summary results section 6 preliminaries section repeat basic definitions notation necessary understanding paper sot mot rmot introduced finally complexity fault simulation sequential circuits briefly analyzed theoretical point view 21 basic definitions notation well known inputoutput behavior synchronous sequential circuit described finite state machine fsm 18 illustration given figure 1 formally finite state machine defined 5tuple input set output set state set ffi theta next state function output function combi national logic input output figure 1 model finite state machine since consider gate level realization fsm number primary inputs pis l number primary outputs pos number memory elements ffi computed combinational circuit inputs combinational circuit connected outputs memory elements called secondary inputs sis presentstate variables analogously outputs combinational circuit connected inputs memory elements called secondary outputs sos nextstate variables description algorithms use following denotes input sequence length n denotes value assigned ith pi starting simulation time step sp 0 denotes state sequence defined z initial state next state function ffi ie output sequence defined initial state p input sequence z output function ie op n notion l used denote value ith po simulation time step usual behavior circuit affected stuckat fault f described faulty fsm states f p outputs defined analogously faultfree case notice case unknown initial state assume initial state faultfree machine faulty machine well may element b 22 fault detection sequential circuits detectability faults synchronous sequential circuits general depends possibly unknown initial state 1 15 26 consider single observation time test sot 1 multiple observation time test strategy mot restricted version mot 26 together single stuckat fault model definition 21 fault f sotdetectable input sequence 1g 8 states according definition fault sotdetectable unique point time independent initial states machines boolean output values particular po others inverse figure 2 example sot mot fault detection turns intuitively detectable stuckat faults detectable according definition illustration consider figure 2 27 figure shows two fault simulation steps test sequence four possible initial state pairs 1g four pairs separated two cases difference po time frame one difference po time frame two p q 2 f0 1 1 0g difference po time frame two difference time frame one hence fault undetectable according sot since single time frame initial state pairs cause faulty faultfree outputs differ hand fault detectable according mot definition 22 fault f motdetectable input sequence l according mot individual point time possible initial state pair p q boolean output values particular po complementary words state pair p q corresponding output sequences resulting application input sequence z faultfree faulty circuit identical hence clear mot general sot furthermore motdetectability equivalent fact set output sequences obtainable fixed sequence z possible initial states fault free faulty circuit disjoint restricted mot requires unique output value faultfree circuit thus less general mot general sot definition 23 fault f rmotdetectable input sequence notice fault given example figure 2 motdetectable rmot detectable mentioned advantage rmot compared mot results fact rmot allows test evaluation comparing output sequence circuit test partially defined unique output sequence faultfree circuit close section analyzing complexity fault simulation synchronous sequential circuits well known 2 fault simulation combinational circuits solved delta size circuit number patterns situation difficult sequential case runtime sequential fault simulation based threevalued logic identical bound threevalued simulation general computes lower bound fault coverage example circuit shown later however exact solution problem sequential fault simulation ie computation exact fault coverage given test sequence much complex even respect sot analysis complexity exact sequential fault simulation consider following decision problem solved fault simulation instance synchronous sequential circuit input sequence z stuckat fault f question f sotundetectable z construct polynomial time reduction nontautology problem sotfsimunde tect nontautology problem corresponds question whether given combinational circuit c evaluates 0 least one assignment variables since nontautology wellknown npcomplete obtain theorem 21 sotfsimundetect nphard sketch proof reduction consider combinational circuit c pis c replaced memory elements longer pis resulting sequential circuit together empty input sequence sa0 fault po forms instance sotfsimundetect due unknown initial state fault sot undetectable empty input sequence iff c nontautology 2 note result valid also rmot mot test sequence length 1 considered theorem 21 follows hope finding efficient polynomial time algorithm obtaining exact solution thus point view complexity theory using obdds exponential worst case behavior justified want attack problem finding exact solution furthermore see following exact algorithm modified trade runtime method exactness result 3 components hybrid fault simulation section introduce three main components hfs threevalued fault simulation procedure xfs symbolic simulation procedure bfs mixed simulation procedure bxfs since follow basic simulation method introduce method advance simplify presentation 31 basic fault simulation scheme approach overall fault simulation scheme corresponds eventdriven singlefault propagation sfp 2 since procedures different logics going combined final algorithm make use machine word length parallel evaluation input patterns beginning fault simulation procedure receives set faults f test sequence z length n also encoding unknown initial state defined depending logic used simulation sequential circuit time frame performed similar simulation combinational circuit evaluating gates topological order extension value secondary input time 1 n defined value corresponding secondary output time gamma 1 first truevalue simulation carried subsequently faults injected one one eventdriven sfp performed thereby effects fault propagated towards pos sos fault reaches po marked detected course fault dropped considered following simulation steps changes next state faulty circuit different next state faultfree circuit stored next simulation step means memory elements stored whose value differ faultfree case helps reduce memory requirements simulator 32 threevalued fault simulation already mentioned fault simulation using logic xg paper denoted xfs usual way handle circuits unknown initial state 0 1 called defined values x used denote unknown undefined value unknown initial state encoded x thus representing set possible binary initial states fault f marked detectable input sequence z explicit fault simulation based logic bx po reached faultfree faulty circuit compute different defined values since difference obtained without using information state faultfree faulty circuit follows immediately fault sotdetectable z ffr r r r c r r r r figure 3 bx uninitializable circuit hand undefined value x able capture dependencies two undefined signals thus leads inaccurate computations simple example given figure 3 simulation based upon threevalued logic able verify synchronizing sequence given a1b0c0 shown 23 choice binary encoding may reason inaccuracy preventing verification synchronizing sequences threevalued logic advantage threevalued fault simulation time space behavior based upon threevalued logic fault simulation circuit c test sequence length n performed time delta jcj 2 summary xfs efficiently determines lower bound exact fault coverage respect sot 33 symbolic fault simulation unlike xfs symbolic fault simulation procedure called bfs aims representing exact values signals circuit assumption initial state known fixed input sequence z given signal value time step completely defined boolean function depending memory elements fixed boolean values sequence z thus bfs based upon logic b ie elements logic single output boolean functions boolean variables memory element boolean variable p assigned representing unknown value beginning simulation faultfree faulty circuit two constant functions contained abbreviated 0 1 beginning simulation time step assigned pis according values sequence z representation elements b use obdds using obdd manipulation algorithms symbolic fault simulation along general scheme presented section 31 performed according sot fault f marked detectable z iff exists output f lead different constant functions certain time frame want mention point contrast xfs symbolic simulation scheme also offers possibility determine detectability respect rmot mot details complicated discussed separately section 42 concerning time space behavior following noted time step bfs assigns obdd lead circuit truevalue simulation obdd must stored eventdriven explicit fault simulation moreover symbolic representations state vector faultfree circuit state vectors faulty circuits detected previous time steps stored next simulation step short bfs determines exact fault coverage respect sot even using heuristics find good variable order space time requirements may prohibitively high worst case exponential prevent application purely obddbased fault simulation algorithm large circuits 34 mixedlogic fault simulation take first step towards hybrid fault simulation procedure combining xfs bfs resulting mixedlogic fault simulation procedure bxfs basically works follows ffl truevalue simulation carried per input vector uses accurate ie values represented obdds initial state given variable sequence p 1 ffl expensive explicit fault simulation uses threevalued logic bx thus unknown initial state modeled following discuss problems emerging use differing logics simulation faultfree faulty machine combination sfp method algorithm bx sim figure 4 gives detailed description mixedlogic truevalue simulation first pis sis initialized line 1 obddbased evaluation gate g line 2 outputobdd tb outputg signal outputg transformed according line 3 mapping realizing transformation symbolic values values 01x follows note surjective injective since nonconstant values b mapped value x line 4 algorithm bx sim ensures obdd freed finally deleted soon obdd longer necessary different pure symbolic simulation obdds truevalue simulation stored initializing faulty circuits storing done obdds next state storing remaining signals done efficiently logic elements bx note elements bx required explicit fault simulation part procedure bx sim zt st vector vectors length noof leads 1 initialize primary secondary inputs obdds zt st gate g 2 g topological order else else successors inputg evaluated figure 4 algorithm bx sim mixedlogic truevalue simulation using transformed truevalue assignment instead using threevalued truevalue simulation increases accuracy explicit fault simulation simple example illustrates improvement consider circuit shown figure 3 circuit cannot initialized input assignment using threevalued logic shown section 32 however algorithm bx sim initializes faultfree circuit assigns 1 primary output circuit whereas threevalued simulation would assign value x thus stuckat 0 fault output becomes detectable hand combining different logics fault simulation together efficient method eventdriven simulation leads new problem illustration consider figure 5 shows symbolic assignment determined truevalue simulation lefthand side assignment logic transformation righthand side f g h 0 1 elements b f g h 62 f0 1g f delta h 62 f0 1g assume stuckat 0 fault u injected resulting event propagated towards w sfp usually done threevalued fault simulation see righthand side mux mux mux mux figure 5 combine different logics bxfs eventdriven singlefault propagation figure 5 first multiplexers evaluated since event produced outputs sfp stops value lead v remains 0 faulty circuit evaluate gate event right input obtain 10 output thus fault would judged detectable output w correct however look lefthand side figure 5 easily reveals therefore eventdriven sfp modified guarantee correctness whenever gate evaluated eventdriven single fault propagation value output gate equal x faulty case general know anything symbolic value represented x particular know whether x stands value identical value signal faultfree case thus correct sfp point continued ie x considered potential event consider figure 5 evaluating multiplexers leads x multiplexer outputs faultfree faulty cases consequently following gate evaluated get 0x event v evaluating gate leads 0x w fault observable correct answer algorithm bx fa sim figure 6 describes event propagation precisely procedure bx fa sim f l f list faulty state values computed bx sim 2 lead value 2 l f exists gates g marked input leads outputg po f sotdetectable exit marked sog figure algorithm bx fa sim mixedlogic explicit fault simulation f denotes threevalued assignment faulty circuit tx threevalued assignment determined algorithm bx sim figure 6 initialization value vector line 1 present state faulty circuit loaded l f list storing state values different faultfree circuit l f updated line 8 end algorithm line 3 fault injected corresponding lead marked long gate queue sorted level gate body loop executed line 4 computation output value g line 5 line 6 checks event event reaches po fault detected respect sot line 7 whileloop fault detected next state faulty circuit stored line 8 based description bxfs considerations given ready conclude correctness algorithm truevalue simulation performed algorithm bx sim similar bfs particular guarantees constant values pos computed modified event propagation given algorithm bx fa sim guarantees potential events propagated thus 01 10 difference po guarantees detectability fault according sot furthermore slight modification example figure shows bfs general detects faults bxfs theorem 31 procedure bxfs determines lower bound fault coverage respect sot lower bound general tighter bound determined xfs already mentioned space time requirements bxfs considerably smaller bfs since fewer obdds stored fewer obdds constructed consequently parameter setting obddmanager larger obdds built thus terms accuracy complexity bxfs positioned xfs bfs see experiments practical point view bxfs also offers reasonable compromise efficiency accuracy 4 hybrid fault simulator hfs section integration three simulation procedures hfs discussed repeat motivation pure symbolic fault simulation bfs even mixed simulation bxfs may infeasible specific large circuits hand fault coverage determined precisely possible thus symbolic methods applied often possible reason developed hybrid scheme able automatically select suitable simulator switch back forth simulators depending resources available properties circuit test firstly describe hybrid fault simulation respect sot performed extend concept also work rmot mot 41 hybrid fault simulation respect sot perform hybrid fault simulation synchronous sequential circuits input sequence z hfs receives additional inputs space limit max initial mode max bounds memory used obdd package basic form hfs works three modes based upon xfs bfs bxfs modes differ accuracy spacetime requirements performs fault simulation using threevalued logic mode works like xfs tries perform fault simulation using bxfs space required obddbased truevalue simulation exceeds space limit max hfs selects xfs simulates next delta 1 time steps mode mx starting resimulation current faultfree circuit subsequently hfs works mode mbx necessary change back mbx unnecessary memory elements faultfree circuit initialized tries perform fault simulation using bfs space required bfs exceeds space limit max hfs selects bxfs works mode mbx rest current next delta 2 time steps starting resimulation current faulty faultfree circuit subsequently hfs changes mode mb necessary change mb unnecessary memory elements faulty circuits initialized clearly space limit never exceeded bfs hfs determines exact fault coverage achievable test sequence zmb input sequence mode memory exceeded memory elements initialized figure 7 automatic switching different simulation modes figure 7 illustrates mode selection example hfs starts mode mb memory limit exceeded changes mode mbx mx respectively delta steps returns mode mb memory elements initialized mode mb figure 7 time hfs switches mode mx values space limit max strong influence run time accuracy hfs instance space limit given hfs started mode mb determines exact fault coverage run time behavior bfs using small space limit large values delta accuracy efficiency hfs converges xfs current version hfs pair defined user based numerous tests used pair 5 7 experiments section 5 want point details switches three simulation modes according definition modes switch mode less precise mode switch may occur time frame switch accurate mode switchup occurs beginning time frame cases signal values transformed corresponding logics b bx first consider switchdown mb mbx stored symbolic state vectors faulty circuits transformed bx using transformation already introduced section 34 particular means correlations signal values time step lost unless values constant transformations switchdown mbx mx performed analogously faultfree circuit example see table 1 transformation symbolic state vectors threevalued state vectors illustrated st state vector computed faultfree circuit time f 1 f 2 state vectors computed faulty circuits fault f 1 f 2 respectively consider transformations necessary switchup case values bx replaced symbolic values since injective inverse mapping cannot gamma table 1 transformation symbolic state vectors threevalued state vectors defined make use fact switchup performed beginning time step therefore inverse transformation applied state vectors let threevalued state vector transformation defined 1 example transformation threevalued state vectors corresponding symbolic state vectors time step shown table 2 ith component state vector undefined replaced p otherwise corresponding defined value used following time steps obdds defined remaining p variables resulting much smaller memory demand gamma table 2 transformation threevalued state vectors symbolic state vectors course efficiency hfs depends selected mode improve efficiency hfs checks simulation step whether memory element left initialized either faultfree circuit faulty circuit hfs automatically changes mode mb mode mx memory elements faultfree circuit faulty circuits initialized gate evaluations based upon threevalued logic much efficient gate evaluations based upon obdds see figure 7 example simulation step correct faulty circuits initialized simulator switches mode mb mode mx without losing accuracy notice faultfree circuit must initialized allow switching mbx mx without disadvantage hybrid fault simulation procedure hfs uses xfs reducing space requirements bfs bxfs profits fact threevalued simulation steps cases number memory elements initialized greatly reduced consequently space required bfs bxfs reduced number variables introduced encode current state circuits smaller noting space requirements may exponential number variables introduced importance threevalued simulation steps obvious consequently hfs partially allows symbolic fault simulation even large circuits shown experiments section 5 42 hybrid fault simulation respect rmot mot mentioned section 2 stuckat faults cannot detected fault simulation based sot however example figure 2 shows fault may detectable watching output sequence several time frames applying mot strategy according definition mot section 22 necessary compare sets faultfree responses sets responses obtained presence faults especially costly long test sequences large number memory elements exist elegant way solve task using symbolic methods presented sequel define motdetection function mot fz p q l fault f test sequence z denote state variables initial state faultfree faulty circuit respectively fz compares output sequences faultfree faulty circuits simultaneously long initial state p faultfree circuit causes output sequence respect z faulty circuit initial state q two circuits cannot distinguished mot fz 6 0 conclude lemma 41 fault f motdetectable input sequence z iff illustrate computation mot fz consider circuit shown figure 2 test sequence stuckat 1 fault f indicated figure obtain fz consequently fault motdetectable according definition rmot restricted version motdetection function fz sufficient product taken terms ie obtain rmotdetection function rmot defined fz q 1tn1jl fault f test sequence z obtain lemma analogous mot lemma 42 fault f rmotdetectable input sequence z iff fault simulation respect rmot mot realized symbolic fault simulation bfs iteratively computing detection functions rmot fz mot fz respectively consider function detect fz initially set constant function 1 incrementally enlarged finally represent fz mot fz course fault simulation process ith po reached time frame observability activated fault f checked depending current test strategy detect fz modified follows detect fz p q detect fz p q delta p 1g detect fz evaluated 0 fault marked rmotdetectable note obddrepresentation already provided eventdriven sfp bfs besides correct output function compute faulty output function thus second set boolean variables q memory elements faulty circuit required profit fact obddrepresentation variable set eventdriven sfp bfs obtain q compose operation corresponding obdds basically replaces p q much efficient computing separately thereby unnecessarily increasing memory demand obddmanager since equivalent functions would stored twice variable set moreover sfp method cannot applied directly finally compute detect fz p q detect fz p q delta p detect fz evaluated 0 fault marked motdetectable besides usual advantages symbolic approach compared explicit enumeration tech niques integration approach hybrid fault simulator hfs allows application mot strategy even large circuits space requirements symbolic fault simulation exceed given limit hybrid fault simulator changes sot strategy works described section 41 simulation steps using eg threevalued logic usually reduces space requirements subsequent symbolic simulation hfs returns mot strategy detection function detect fz reinitialized constant function 1 concerning efficiency accuracy want make following points mot works accurately rmot hand space requirements mot larger mot requires different variables encoding initial state faultfree faulty circuit rmot uses output value faultfree circuit represents constant function therefore additional set variables used detect fz usually smaller important advantage rmot allows test evaluation method sot achieves higher fault coverages means advantage fault coverage without drawback test evaluation explained next cn output sequence obtained applying z circuit test test evaluation requires decision whether circuit test faulty case test sequence determined respect sot rmot test evaluation easily done single partially defined output sequence faultfree circuit compared output sequence circuit test ie circuit test declared faulty n l 1g case test sequence determined respect mot test evaluation complicated implementation proposed 27 requires checking whether output sequence contained set output sequences caused different initial states faultfree circuit since number output sequences may exponential number memory elements test evaluation may timeconsuming reduce time requirements propose comparison sequence symbolic representation faultfree output sequence comparison done evaluating step step product l result computation 0 circuit test faulty experimental results given next section assure symbolic test evaluation many cases requires small resources time space 5 experimental results investigate performance approach implemented hybrid fault simulation respect sot rmot mot programming language c measurements performed sun ultra 1 creator 256 mbytes memory experiments considered iscas89 benchmark suite 4 space limit max 500000 obddnodes 300000 circuits s92341 larger used ensure procedures hfs based upon obdds work efficiently number nodes guarantees small midsize circuits simulated fully symbolically larger circuits noticed increasing node limit help increase efficiency accuracy therefore reduced number nodes guarantees execution time otherwise wasted saved give short overview sets experiments performed first sot fault coverage execution times number benchmark circuits respect deterministically computed patterns hitec 25 table 3 analyzed surprisingly benchmarks mode mb faster modes explain execution times closer look number gate evaluations simulation taken table 4 test patterns hitec determined based bx thus special abilities symbolic simulation could considered test patterns symbolic atpg tool 17 used table 5 table 6 summarizes results random patterns applied circuits hard initialize threevalued random pattern simulation graph shown figure 8 depicts possible large gap fault coverage three simulation modes one circuits finally tables 7 8 collect advantages rmot first table considers deterministic patterns 17 second table 500 random patterns used mot fault evaluation considered table 9 51 hfs sot fault coverage cpu time sec cct jzj mx mbx mb mx mbx mb s8381 26 516 516 516 048 474 9711 table 3 sot results test sequences generated hitec evaluations cct mx mbx mb s386 481 804 642 s400 44944 44961 23985 evaluations cct mx mbx mb s1494 19324 19482 4115 table 4 number gate evaluations test sequences generated hitec fault coverage cpu time sec cct jzj mx mbx mb mx mbx mb s400 691 9009 9009 9222 198 200 1 1623 s953 196 834 2558 9907 572 2558 18 296 57 table 5 sot results deterministic patterns generated symatgp fault coverages execution times several benchmark circuits deterministic test sequences computed hitec 25 shown table 3 jzj denotes length test sequence comparing fault coverages determined hfs working different modes observed expected fault coverage determined mode mb higher lower bounds determined modes mx mbx fault coverages determined hfs modes mx mbx equal circuits except two surprising using deterministic test sequence input vectors faultfree circuit initialized hfs automatically switches mode mx mbx mb simulation step hfs works mode mx due initialized state vectors given square brackets note able classify accuracy fault simulation procedure based upon threevalued fault coverage cpu time sec cct jzj mx mbx mb mx mbx mb 1000 000 2145 10000 640 17299 7944 s953 100 834 3355 4884 290 2063 1057 500 834 5959 8628 1437 9157 1266 1000 834 6256 9092 3065 17288 1414 500 5967 5977 5990 1332 2773 7091 s92341 100 528 547 547 3000 41587 141160 500 528 547 547 14845 158388 416127 1000 537 556 564 30007 320565 845375 500 874 1223 1255 38617 614953 585576 1000 898 1365 1394 74301 916144 865597 500 1967 2008 2011 29319 47342 505548 1000 2299 2336 2341 54770 95779 966574 500 353 499 499 83536 952766 1013790 s385841 100 2686 2866 2882 31716 48493 115875 1000 5208 5237 5249 177185 197683 515850 table results random patterns hardtoinitialize circuits logic comparing fault coverage determined mode mx exact fault coverage determined mode mb exact results obtained without temporary change threevalued logic hybrid fault simulation indicated lambda first time possible show half benchmark circuits considered table 3 exact fault coverage respect patterns 25 already computed mode mx half circuits gap exact fault coverage threevalued one small comparing execution times observed one third simulations mode mb considerably slower modes mx mbx first sight generally hold mb slower mx mbx circuits s820 s832 s1488 s1494 mode mb even faster modes explained table 4 shows number gate evaluations performed simulation hitec test sequences given units 10 000 gate evaluations almost circuits hfs performs far fewer gate evaluations mode mb working modes besides faultfree circuit faulty circuits initialized simulation mode mbx hfs performs faults detected cpu time sec cct s953 1079 989 979 979 979 347 503 973 table 7 comparison sot rmot mot patterns generated symatpg largest number gate evaluations due modified singlefault propagation course gate evaluation performed obddbased simulation much expensive gate evaluation performed simulation based threevalued logic smaller number gate evaluations neutralize expensive obdd evaluation costs follows mode mb accelerate fault simulation note hfs working mode mx fast deterministic test sequences many examples efficiency approximately comparable fault simulators published 3 24 12 since hitec based bx surprising symbolic simulation modes hfs provide essential advantage therefore table 5 test sequences generated using methods atpg symatpg considered 17 underlying symbolic simulator used hfs proposed table 5 shows nearly circuits mode mb improves fault coverage 22 moreover hardtoinitialize circuits s953 s510 gap fault coverage mode mx mbx mb significantly higher another important observation circuit s510 contain fault redundant respect sot consequently application expensive multiple observation time test strategy proposed 27 necessary likewise fullscan approach proposed 11 13 also necessary reasons fault coverage however 13 test length fullscan version s510 90 patterns whereas 245 patterns necessary also achieve 100 fault coverage 11 968 patterns computed 100 fault coverage known hardtoinitialize circuits considered table 6 moreover 16 shown circuits cannot initialized even symbolically random test sequences used different modes hfs circuits hfs increases fault coverage working mode mb instance consider fault coverages obtained circuit s510 simulating random sequence length 1000 get fault coverage 100 fault coverage random patterns much better fault coverage determined atpg procedure veritas 10 achieves fault coverage 933 test length 3027 possibly due nonsymbolic fault simulation used faults detected cpu time sec cct 26 26 9540 365637 7659 s92341 6927 6561 13 19 19 444882 448738 387741 table 8 comparison sot rmot mot 500 random patterns small difference execution times circuit s510 fault simulation 500 1000 patterns explained fact simulation 553 input vectors state vector faultfree circuit state vectors faulty circuits initialized hfs continues work mode mx contrast procedures using symbolic methods also able perform accurate fault simulation largest benchmark circuits instance using hfs mode mb fault coverage achieved circuit s13207 approximately 5 higher using mx furthermore table shows also general behavior modes mbx mb detect faults sooner test sequence see eg s510 s953 s385841 thus given level fault coverage obtained far fewer random patterns direct comparison accuracy hfs working different modes consider figure 8 shows fault coverage function test sequence length circuit s953 depending different modes resulting graph illustrates gap exact fault coverage determined mode mb lower bounds computed modes mx mbx cct max product size cpu time sec s132071 16926 936 s385841 173466 8517 table 9 results mot test evaluation 500 random patterns test sequence length mx mb mbx figure 8 dependence fault coverage working mode circuit s953 52 hfs rmot mot compare performance accuracy different observation strategies performed two sets experiments firstly took deterministic patterns table 7 already used table 5 secondly randomly determined test sequences length 500 used ta ble 8 experiments separated four parts first threevalued sotdetectable faults eliminated symbolic random fault simulation based sot rmot mot strategies performed note three symbolic simulations initial threevalued simulation use randomly determined test sequence jf j denotes number faults jf u j denotes number faults detected threevalued fault simulation strategy results given respect set remaining faults exact computations denoted lambda due obddbased simulation strategies permit classification detectability faults obviously mot advantage rmot deterministic patterns table 7 becomes clear looking time steps faultfree circuit initialized see table 5 column 7 initialized faultfree circuit difference mot rmot however table shows even patterns computed symbolic evaluation advanced test strategies rmot mot increase fault coverage almost overhead simulation time randomly determined patterns table 8 general fault simulation based mot detects faults fault simulation based rmot rmot detects faults sotbased fault simulation eight examples even succeeded computing exact mot fault coverage test sequences hand cases mot exact succeeded least improving accuracy compared threevalued fault simulation sot approach well six circuits rmot strategy computed fault coverage mot strategy however six circuits mot detect considerably faults rmot using rmot instead sot also led improvement execution time number circuits circuits exception s526n s3384 s5378 simulation time rmot time sot although many obddoperations must performed mot strategy faster rmot sot seven eleven circuits general happens circuits mot computes higher fault coverage rmot sot due earlier detection faults order investigate space time needed test evaluation mot measured maximal size symbolic output sequences evaluation product see section 42 necessary execution time 500 random patterns used results table 8 used considered circuits mot strategy detects faults cannot detected either sot rmot strategy additionally show feasibility mot test evaluation largest benchmark circuits considered order estimate maximum time needed test evaluation computed possible test response faultfree circuit follows 1 initialize memory elements faultfree circuit beginning simulation random values 2 simulate test sequence since output sequence circuit test correct test evaluation terminate test sequence fully evaluated also note test response faultfree circuit test requires computation product symbolic output values maximal size product given table together execution time experiments show mottest evaluation efficiently performed time space 6 conclusions paper presented hybrid fault simulator hfs synchronous sequential circuits able automatically select three different logics simulation well known threevalued logic boolean function logic mixed logic consequently hfs profit advantages offered different logics one hand may use efficiency threevalued fault simulator hand may use accuracy simulator furthermore advantages strategies combined mixedlogic simulator experiments shown hfs able increase fault coverage even largest benchmark circuits course cases hfs requires time space fault simulator merely based upon threevalued logic hand accuracy considerably increased moreover many benchmark circuits computes exact fault coverage known symbolic parts hfs enhanced advanced multiple observation time test method mot extensions fault detection definition results improvement fault coverage additionally showed test evaluation also performed efficiently mot moreover using restricted mot achieves fault coverage mot many circuits usual sottest evaluation method need modified thus evaluating test sequence according rmot one obtains advantage without drawbacks additionally fault simulation time respect rmot often shorter respect sot r redundancy fault detection sequential circuits digital systems testing testable design fastsc fast fault simulation synchronous sequential circuits combinational profiles sequential benchmark circuits full symbolic atpg large circuits accurate logic simulation presence unknowns state assignment initializable synthesis redundancy identificationremoval test generation sequential circuits using implicit state enumeration synchronizing sequences symbolic traversal techniques test generation advanced techniques gabased sequential atpg paris parallel pattern fault simulator synchronous sequential circuits new techniques deterministic test pattern generation sequential circuit test generation using dynamic state traversal sequentially untestable faults identified without search non resetability synchronous sequential circuits combining gas symbolic methods high quality tests sequential circuits switching finite automata theory hybrid fault simulator synchronous sequential circuits symbolic fault simulation sequential circuits multiple observation time test strategy hope efficient parallel fault simulator synchronous sequential circuits partial reset inexpensive design testability approach sequential atpg theoretical limit hitec test generation package sequential circuits multiple observation time test strategy fault simulation synchronous sequential circuits multiple observation time testing approach role hardware reset synchronous sequential circuit test generation fault simulation multiple observation time approach using backward implication test cultivation program sequential vlsi circuits initialization sequential circuits tr graphbased algorithms boolean function manipulation multiple observation time test hope efficient parallel fault simulator synchronous sequential circuits symbolic fault simulation sequential circuits multiple observation time test strategy fault simulation multiple observation time approach using backward implications cris role hardware reset synchronous sequential circuit test generation hybrid fault simulator synchronous sequential circuits sequentially untestable faults identified without search simple implications beat exhaustive search fullsymbolic atpg large circuits initialization sequential circuits advanced techniques gabased sequential atpgs sequential circuit test generation using dynamic state traversal nonresetability synchronous sequential circuits 202 new techniques deterministic test pattern generation ctr martin keim nicole drechsler rolf drechsler bernd becker combining gas symbolic methods high quality tests sequential circuits journal electronic testing theory applications v17 n1 p3751 february 2001