

================================================================
== Vitis HLS Report for 'matmul_1_Loop_VITIS_LOOP_113_1_proc'
================================================================
* Date:           Thu Oct  2 21:26:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      769|      769|  3.076 us|  3.076 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |      767|      767|         1|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i93 = alloca i32 1"   --->   Operation 4 'alloca' 'i93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i93"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc.split" [kernel_MatMul.cpp:113]   --->   Operation 23 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i93_load = load i10 %i93" [kernel_MatMul.cpp:113]   --->   Operation 24 'load' 'i93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%i = add i10 %i93_load, i10 1" [kernel_MatMul.cpp:113]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i10 %i93_load" [kernel_MatMul.cpp:113]   --->   Operation 26 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:114]   --->   Operation 27 'specpipeline' 'specpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:113]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121" [kernel_MatMul.cpp:113]   --->   Operation 29 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i93_load, i32 4, i32 9" [kernel_MatMul.cpp:113]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i6 %lshr_ln" [kernel_MatMul.cpp:113]   --->   Operation 31 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_res_stream_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicFIFOCE_to_res_stream_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] ( I:0.98ns O:0.09ns )   --->   "%res_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_stream" [kernel_MatMul.cpp:115]   --->   Operation 33 'read' 'res_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i32 %res_stream_read" [kernel_MatMul.cpp:115]   --->   Operation 34 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%o_vec_0_addr = getelementptr i32 %o_vec_0, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 35 'getelementptr' 'o_vec_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%o_vec_1_addr = getelementptr i32 %o_vec_1, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 36 'getelementptr' 'o_vec_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%o_vec_2_addr = getelementptr i32 %o_vec_2, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 37 'getelementptr' 'o_vec_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%o_vec_3_addr = getelementptr i32 %o_vec_3, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 38 'getelementptr' 'o_vec_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%o_vec_4_addr = getelementptr i32 %o_vec_4, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 39 'getelementptr' 'o_vec_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%o_vec_5_addr = getelementptr i32 %o_vec_5, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 40 'getelementptr' 'o_vec_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%o_vec_6_addr = getelementptr i32 %o_vec_6, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 41 'getelementptr' 'o_vec_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%o_vec_7_addr = getelementptr i32 %o_vec_7, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 42 'getelementptr' 'o_vec_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%o_vec_8_addr = getelementptr i32 %o_vec_8, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 43 'getelementptr' 'o_vec_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%o_vec_9_addr = getelementptr i32 %o_vec_9, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 44 'getelementptr' 'o_vec_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%o_vec_10_addr = getelementptr i32 %o_vec_10, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 45 'getelementptr' 'o_vec_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%o_vec_11_addr = getelementptr i32 %o_vec_11, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 46 'getelementptr' 'o_vec_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%o_vec_12_addr = getelementptr i32 %o_vec_12, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 47 'getelementptr' 'o_vec_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%o_vec_13_addr = getelementptr i32 %o_vec_13, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 48 'getelementptr' 'o_vec_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o_vec_14_addr = getelementptr i32 %o_vec_14, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 49 'getelementptr' 'o_vec_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o_vec_15_addr = getelementptr i32 %o_vec_15, i64 0, i64 %zext_ln113" [kernel_MatMul.cpp:115]   --->   Operation 50 'getelementptr' 'o_vec_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.43ns)   --->   "%switch_ln115 = switch i4 %trunc_ln113, void %arrayidx1.case.15, i4 0, void %arrayidx1.case.0, i4 1, void %arrayidx1.case.1, i4 2, void %arrayidx1.case.2, i4 3, void %arrayidx1.case.3, i4 4, void %arrayidx1.case.4, i4 5, void %arrayidx1.case.5, i4 6, void %arrayidx1.case.6, i4 7, void %arrayidx1.case.7, i4 8, void %arrayidx1.case.8, i4 9, void %arrayidx1.case.9, i4 10, void %arrayidx1.case.10, i4 11, void %arrayidx1.case.11, i4 12, void %arrayidx1.case.12, i4 13, void %arrayidx1.case.13, i4 14, void %arrayidx1.case.14" [kernel_MatMul.cpp:115]   --->   Operation 51 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.43>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 52 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_14_addr"   --->   Operation 53 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_14_addr" [kernel_MatMul.cpp:115]   --->   Operation 54 'store' 'store_ln115' <Predicate = (trunc_ln113 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 55 'br' 'br_ln115' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 56 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_13_addr"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_13_addr" [kernel_MatMul.cpp:115]   --->   Operation 58 'store' 'store_ln115' <Predicate = (trunc_ln113 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 59 'br' 'br_ln115' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 60 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_12_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_12_addr" [kernel_MatMul.cpp:115]   --->   Operation 62 'store' 'store_ln115' <Predicate = (trunc_ln113 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 63 'br' 'br_ln115' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 64 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_11_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_11_addr" [kernel_MatMul.cpp:115]   --->   Operation 66 'store' 'store_ln115' <Predicate = (trunc_ln113 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 67 'br' 'br_ln115' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 68 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_10_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_10_addr" [kernel_MatMul.cpp:115]   --->   Operation 70 'store' 'store_ln115' <Predicate = (trunc_ln113 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 71 'br' 'br_ln115' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 72 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_9_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_9_addr" [kernel_MatMul.cpp:115]   --->   Operation 74 'store' 'store_ln115' <Predicate = (trunc_ln113 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 75 'br' 'br_ln115' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 76 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_8_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_8_addr" [kernel_MatMul.cpp:115]   --->   Operation 78 'store' 'store_ln115' <Predicate = (trunc_ln113 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 79 'br' 'br_ln115' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 80 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_7_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_7_addr" [kernel_MatMul.cpp:115]   --->   Operation 82 'store' 'store_ln115' <Predicate = (trunc_ln113 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 83 'br' 'br_ln115' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 84 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_6_addr"   --->   Operation 85 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_6_addr" [kernel_MatMul.cpp:115]   --->   Operation 86 'store' 'store_ln115' <Predicate = (trunc_ln113 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 87 'br' 'br_ln115' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 88 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_5_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_5_addr" [kernel_MatMul.cpp:115]   --->   Operation 90 'store' 'store_ln115' <Predicate = (trunc_ln113 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 91 'br' 'br_ln115' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 92 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_4_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_4_addr" [kernel_MatMul.cpp:115]   --->   Operation 94 'store' 'store_ln115' <Predicate = (trunc_ln113 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 95 'br' 'br_ln115' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 96 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_3_addr"   --->   Operation 97 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_3_addr" [kernel_MatMul.cpp:115]   --->   Operation 98 'store' 'store_ln115' <Predicate = (trunc_ln113 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 99 'br' 'br_ln115' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 100 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_2_addr"   --->   Operation 101 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_2_addr" [kernel_MatMul.cpp:115]   --->   Operation 102 'store' 'store_ln115' <Predicate = (trunc_ln113 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 103 'br' 'br_ln115' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 104 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_1_addr"   --->   Operation 105 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_1_addr" [kernel_MatMul.cpp:115]   --->   Operation 106 'store' 'store_ln115' <Predicate = (trunc_ln113 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 107 'br' 'br_ln115' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 108 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_0_addr"   --->   Operation 109 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_0_addr" [kernel_MatMul.cpp:115]   --->   Operation 110 'store' 'store_ln115' <Predicate = (trunc_ln113 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 111 'br' 'br_ln115' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln115 = muxlogic i32 %bitcast_ln115"   --->   Operation 112 'muxlogic' 'muxLogicRAMData_to_store_ln115' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln115 = muxlogic i6 %o_vec_15_addr"   --->   Operation 113 'muxlogic' 'muxLogicRAMAddr_to_store_ln115' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln115 = store i32 %bitcast_ln115, i6 %o_vec_15_addr" [kernel_MatMul.cpp:115]   --->   Operation 114 'store' 'store_ln115' <Predicate = (trunc_ln113 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx1.exit" [kernel_MatMul.cpp:115]   --->   Operation 115 'br' 'br_ln115' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.60ns)   --->   "%icmp_ln113 = icmp_eq  i10 %i93_load, i10 767" [kernel_MatMul.cpp:113]   --->   Operation 116 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.39ns)   --->   "%store_ln113 = store i10 %i, i10 %i93" [kernel_MatMul.cpp:113]   --->   Operation 117 'store' 'store_ln113' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc.split, void %for.end.exitStub" [kernel_MatMul.cpp:113]   --->   Operation 118 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i93' [36]  (0.393 ns)
	'load' operation 10 bit ('i93_load', kernel_MatMul.cpp:113) on local variable 'i93' [39]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_MatMul.cpp:113) [40]  (0.717 ns)
	'store' operation 0 bit ('store_ln113', kernel_MatMul.cpp:113) of variable 'i', kernel_MatMul.cpp:113 on local variable 'i93' [149]  (0.393 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
