-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity atan2_cordic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (31 downto 0);
    x_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of atan2_cordic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_3F490FDB : STD_LOGIC_VECTOR (31 downto 0) := "00111111010010010000111111011011";
    constant ap_const_lv32_C016CBE4 : STD_LOGIC_VECTOR (31 downto 0) := "11000000000101101100101111100100";
    constant ap_const_lv32_4016CBE4 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000101101100101111100100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_BF490FDB : STD_LOGIC_VECTOR (31 downto 0) := "10111111010010010000111111011011";
    constant ap_const_lv32_C0490FDB : STD_LOGIC_VECTOR (31 downto 0) := "11000000010010010000111111011011";
    constant ap_const_lv32_40490FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000010010010000111111011011";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_3FC90FDB : STD_LOGIC_VECTOR (31 downto 0) := "00111111110010010000111111011011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_BFC90FDB : STD_LOGIC_VECTOR (31 downto 0) := "10111111110010010000111111011011";
    constant ap_const_lv31_3FC90FDB : STD_LOGIC_VECTOR (30 downto 0) := "0111111110010010000111111011011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_40490FDB : STD_LOGIC_VECTOR (30 downto 0) := "1000000010010010000111111011011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state24_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter12 : BOOLEAN;
    signal ap_block_state28_pp0_stage1_iter13 : BOOLEAN;
    signal ap_block_state30_pp0_stage1_iter14 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal c_reg_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_80_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atan2_generic_float_s_fu_169_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_demorgan_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_186_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_241_reg_521 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_521_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_526_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_reg_538_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1793_demorgan_reg_542_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_546_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_550_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_703_reg_554_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_reg_558_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1817_demorgan_reg_562_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1819_demorgan_reg_566_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i8_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i8_reg_582_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_468_reg_586_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fu_411_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_595_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_707_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_706_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_448_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i6_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i5_fu_473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i4_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i3_fu_495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i2_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_i_i_i1_fu_517_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_atan2_generic_float_s_fu_169_y_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atan2_generic_float_s_fu_169_x_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atan2_generic_float_s_fu_169_ap_ce : STD_LOGIC;
    signal ap_predicate_op80_call_state1 : BOOLEAN;
    signal ap_predicate_op81_call_state1 : BOOLEAN;
    signal ap_phi_reg_pp0_iter11_c_reg_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_c_reg_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_p_1_reg_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_UnifiedRetVal_phi_fu_162_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_467_fu_182_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_467_fu_182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_217_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_28_fu_230_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_29_fu_240_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_i_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_220_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_204_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_27_fu_214_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_i7_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i6_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_702_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_704_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_328_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_248_fu_332_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1496_fu_347_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_249_fu_351_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal notlhs_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_464_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_465_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_466_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_467_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_705_fu_408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1848_to_int_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1848_neg_fu_424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1847_to_int_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1847_neg_fu_438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_247_fu_455_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_246_fu_466_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_245_fu_477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_244_fu_488_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_243_fu_499_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_242_fu_510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to14 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to15 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_983 : BOOLEAN;
    signal ap_condition_988 : BOOLEAN;
    signal ap_condition_990 : BOOLEAN;
    signal ap_condition_906 : BOOLEAN;
    signal ap_condition_491 : BOOLEAN;
    signal ap_condition_460 : BOOLEAN;
    signal ap_condition_946 : BOOLEAN;
    signal ap_condition_954 : BOOLEAN;
    signal ap_condition_957 : BOOLEAN;
    signal ap_condition_961 : BOOLEAN;
    signal ap_condition_964 : BOOLEAN;
    signal ap_condition_967 : BOOLEAN;
    signal ap_condition_481 : BOOLEAN;
    signal ap_condition_970 : BOOLEAN;
    signal ap_condition_486 : BOOLEAN;
    signal ap_condition_523 : BOOLEAN;
    signal ap_condition_519 : BOOLEAN;
    signal ap_condition_513 : BOOLEAN;
    signal ap_condition_508 : BOOLEAN;
    signal ap_condition_503 : BOOLEAN;
    signal ap_condition_496 : BOOLEAN;
    signal ap_condition_1017 : BOOLEAN;
    signal ap_condition_26 : BOOLEAN;

    component atan2_generic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (31 downto 0);
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component SIFT2_Core_fsub_35jm IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SIFT2_Core_fcmp_3ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_atan2_generic_float_s_fu_169 : component atan2_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        y_in => grp_atan2_generic_float_s_fu_169_y_in,
        x_in => grp_atan2_generic_float_s_fu_169_x_in,
        ap_return => grp_atan2_generic_float_s_fu_169_ap_return,
        ap_ce => grp_atan2_generic_float_s_fu_169_ap_ce);

    SIFT2_Core_fsub_35jm_U912 : component SIFT2_Core_fsub_35jm
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_175_p0,
        din1 => grp_fu_175_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_175_p2);

    SIFT2_Core_fcmp_3ibs_U913 : component SIFT2_Core_fcmp_3ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_467_fu_182_p0,
        din1 => tmp_467_fu_182_p1,
        opcode => ap_const_lv5_2,
        dout => tmp_467_fu_182_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                elsif (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter12_c_reg_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_468_reg_586_pp0_iter11_reg = ap_const_lv1_0) and (tmp_i8_reg_582_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1819_demorgan_reg_566_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter11_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter11_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter11_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter11_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter11_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter12_c_reg_80 <= reg_186_pp0_iter11_reg;
            elsif (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_468_reg_586_pp0_iter11_reg = ap_const_lv1_1) and (tmp_i8_reg_582_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1819_demorgan_reg_566_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter11_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter11_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter11_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter11_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter11_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter11_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter12_c_reg_80 <= grp_fu_175_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_phi_reg_pp0_iter12_c_reg_80 <= ap_phi_reg_pp0_iter11_c_reg_80;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter13_p_1_reg_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_906)) then
                if ((ap_const_boolean_1 = ap_condition_990)) then 
                    ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_988)) then 
                    ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_const_lv32_3F490FDB;
                elsif ((ap_const_boolean_1 = ap_condition_983)) then 
                    ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_phi_reg_pp0_iter12_c_reg_80;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_p_1_reg_94 <= ap_phi_reg_pp0_iter12_p_1_reg_94;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_460)) then
                if ((ap_const_boolean_1 = ap_condition_491)) then 
                    ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159 <= p_s_fu_448_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter15_p_1_reg_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_460)) then
                if ((ap_const_boolean_1 = ap_condition_1017)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i6_fu_462_p1;
                elsif ((ap_const_boolean_1 = ap_condition_503)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i5_fu_473_p1;
                elsif ((ap_const_boolean_1 = ap_condition_508)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i4_fu_484_p1;
                elsif ((ap_const_boolean_1 = ap_condition_513)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i3_fu_495_p1;
                elsif ((ap_const_boolean_1 = ap_condition_519)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i2_fu_506_p1;
                elsif ((ap_const_boolean_1 = ap_condition_523)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ret_i_i_i1_fu_517_p1;
                elsif (((tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_1) or (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_7FFFFFFF;
                elsif ((ap_const_boolean_1 = ap_condition_486)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= tmp_706_fu_444_p1;
                elsif ((ap_const_boolean_1 = ap_condition_970)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= grp_fu_175_p2;
                elsif ((ap_const_boolean_1 = ap_condition_481)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= tmp_707_fu_430_p1;
                elsif ((ap_const_boolean_1 = ap_condition_967)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_80000000;
                elsif ((ap_const_boolean_1 = ap_condition_964)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_40490FDB;
                elsif ((ap_const_boolean_1 = ap_condition_961)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_C0490FDB;
                elsif ((ap_const_boolean_1 = ap_condition_957)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_BF490FDB;
                elsif ((ap_const_boolean_1 = ap_condition_954)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_4016CBE4;
                elsif ((ap_const_boolean_1 = ap_condition_946)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_const_lv32_C016CBE4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter15_p_1_reg_94 <= ap_phi_reg_pp0_iter14_p_1_reg_94;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter10_p_1_reg_94 <= ap_phi_reg_pp0_iter9_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter11_p_1_reg_94 <= ap_phi_reg_pp0_iter10_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter12_p_1_reg_94 <= ap_phi_reg_pp0_iter11_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159;
                c_reg_80 <= ap_phi_reg_pp0_iter12_c_reg_80;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter14_p_1_reg_94 <= ap_phi_reg_pp0_iter13_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter1_p_1_reg_94 <= ap_phi_reg_pp0_iter0_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter2_p_1_reg_94 <= ap_phi_reg_pp0_iter1_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter3_p_1_reg_94 <= ap_phi_reg_pp0_iter2_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter4_p_1_reg_94 <= ap_phi_reg_pp0_iter3_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter5_p_1_reg_94 <= ap_phi_reg_pp0_iter4_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter6_p_1_reg_94 <= ap_phi_reg_pp0_iter5_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter7_p_1_reg_94 <= ap_phi_reg_pp0_iter6_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter8_p_1_reg_94 <= ap_phi_reg_pp0_iter7_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159;
                ap_phi_reg_pp0_iter9_p_1_reg_94 <= ap_phi_reg_pp0_iter8_p_1_reg_94;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                c_reg_80_pp0_iter13_reg <= c_reg_80;
                m_reg_595_pp0_iter13_reg <= m_reg_595;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_cond17_reg_558_pp0_iter12_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter12_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter12_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter12_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter12_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                m_reg_595 <= m_fu_411_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond17_reg_558 <= or_cond17_fu_310_p2;
                tmp_703_reg_554 <= tmp_703_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond17_reg_558_pp0_iter10_reg <= or_cond17_reg_558_pp0_iter9_reg;
                or_cond17_reg_558_pp0_iter11_reg <= or_cond17_reg_558_pp0_iter10_reg;
                or_cond17_reg_558_pp0_iter12_reg <= or_cond17_reg_558_pp0_iter11_reg;
                or_cond17_reg_558_pp0_iter13_reg <= or_cond17_reg_558_pp0_iter12_reg;
                or_cond17_reg_558_pp0_iter14_reg <= or_cond17_reg_558_pp0_iter13_reg;
                or_cond17_reg_558_pp0_iter1_reg <= or_cond17_reg_558;
                or_cond17_reg_558_pp0_iter2_reg <= or_cond17_reg_558_pp0_iter1_reg;
                or_cond17_reg_558_pp0_iter3_reg <= or_cond17_reg_558_pp0_iter2_reg;
                or_cond17_reg_558_pp0_iter4_reg <= or_cond17_reg_558_pp0_iter3_reg;
                or_cond17_reg_558_pp0_iter5_reg <= or_cond17_reg_558_pp0_iter4_reg;
                or_cond17_reg_558_pp0_iter6_reg <= or_cond17_reg_558_pp0_iter5_reg;
                or_cond17_reg_558_pp0_iter7_reg <= or_cond17_reg_558_pp0_iter6_reg;
                or_cond17_reg_558_pp0_iter8_reg <= or_cond17_reg_558_pp0_iter7_reg;
                or_cond17_reg_558_pp0_iter9_reg <= or_cond17_reg_558_pp0_iter8_reg;
                or_cond_reg_550_pp0_iter10_reg <= or_cond_reg_550_pp0_iter9_reg;
                or_cond_reg_550_pp0_iter11_reg <= or_cond_reg_550_pp0_iter10_reg;
                or_cond_reg_550_pp0_iter12_reg <= or_cond_reg_550_pp0_iter11_reg;
                or_cond_reg_550_pp0_iter13_reg <= or_cond_reg_550_pp0_iter12_reg;
                or_cond_reg_550_pp0_iter14_reg <= or_cond_reg_550_pp0_iter13_reg;
                or_cond_reg_550_pp0_iter1_reg <= or_cond_reg_550;
                or_cond_reg_550_pp0_iter2_reg <= or_cond_reg_550_pp0_iter1_reg;
                or_cond_reg_550_pp0_iter3_reg <= or_cond_reg_550_pp0_iter2_reg;
                or_cond_reg_550_pp0_iter4_reg <= or_cond_reg_550_pp0_iter3_reg;
                or_cond_reg_550_pp0_iter5_reg <= or_cond_reg_550_pp0_iter4_reg;
                or_cond_reg_550_pp0_iter6_reg <= or_cond_reg_550_pp0_iter5_reg;
                or_cond_reg_550_pp0_iter7_reg <= or_cond_reg_550_pp0_iter6_reg;
                or_cond_reg_550_pp0_iter8_reg <= or_cond_reg_550_pp0_iter7_reg;
                or_cond_reg_550_pp0_iter9_reg <= or_cond_reg_550_pp0_iter8_reg;
                p_Result_241_reg_521 <= p_Val2_s_fu_192_p1(31 downto 31);
                p_Result_241_reg_521_pp0_iter10_reg <= p_Result_241_reg_521_pp0_iter9_reg;
                p_Result_241_reg_521_pp0_iter11_reg <= p_Result_241_reg_521_pp0_iter10_reg;
                p_Result_241_reg_521_pp0_iter12_reg <= p_Result_241_reg_521_pp0_iter11_reg;
                p_Result_241_reg_521_pp0_iter13_reg <= p_Result_241_reg_521_pp0_iter12_reg;
                p_Result_241_reg_521_pp0_iter14_reg <= p_Result_241_reg_521_pp0_iter13_reg;
                p_Result_241_reg_521_pp0_iter1_reg <= p_Result_241_reg_521;
                p_Result_241_reg_521_pp0_iter2_reg <= p_Result_241_reg_521_pp0_iter1_reg;
                p_Result_241_reg_521_pp0_iter3_reg <= p_Result_241_reg_521_pp0_iter2_reg;
                p_Result_241_reg_521_pp0_iter4_reg <= p_Result_241_reg_521_pp0_iter3_reg;
                p_Result_241_reg_521_pp0_iter5_reg <= p_Result_241_reg_521_pp0_iter4_reg;
                p_Result_241_reg_521_pp0_iter6_reg <= p_Result_241_reg_521_pp0_iter5_reg;
                p_Result_241_reg_521_pp0_iter7_reg <= p_Result_241_reg_521_pp0_iter6_reg;
                p_Result_241_reg_521_pp0_iter8_reg <= p_Result_241_reg_521_pp0_iter7_reg;
                p_Result_241_reg_521_pp0_iter9_reg <= p_Result_241_reg_521_pp0_iter8_reg;
                p_Result_s_reg_526 <= p_Val2_217_fu_218_p1(31 downto 31);
                p_Result_s_reg_526_pp0_iter10_reg <= p_Result_s_reg_526_pp0_iter9_reg;
                p_Result_s_reg_526_pp0_iter11_reg <= p_Result_s_reg_526_pp0_iter10_reg;
                p_Result_s_reg_526_pp0_iter12_reg <= p_Result_s_reg_526_pp0_iter11_reg;
                p_Result_s_reg_526_pp0_iter13_reg <= p_Result_s_reg_526_pp0_iter12_reg;
                p_Result_s_reg_526_pp0_iter14_reg <= p_Result_s_reg_526_pp0_iter13_reg;
                p_Result_s_reg_526_pp0_iter1_reg <= p_Result_s_reg_526;
                p_Result_s_reg_526_pp0_iter2_reg <= p_Result_s_reg_526_pp0_iter1_reg;
                p_Result_s_reg_526_pp0_iter3_reg <= p_Result_s_reg_526_pp0_iter2_reg;
                p_Result_s_reg_526_pp0_iter4_reg <= p_Result_s_reg_526_pp0_iter3_reg;
                p_Result_s_reg_526_pp0_iter5_reg <= p_Result_s_reg_526_pp0_iter4_reg;
                p_Result_s_reg_526_pp0_iter6_reg <= p_Result_s_reg_526_pp0_iter5_reg;
                p_Result_s_reg_526_pp0_iter7_reg <= p_Result_s_reg_526_pp0_iter6_reg;
                p_Result_s_reg_526_pp0_iter8_reg <= p_Result_s_reg_526_pp0_iter7_reg;
                p_Result_s_reg_526_pp0_iter9_reg <= p_Result_s_reg_526_pp0_iter8_reg;
                reg_186_pp0_iter11_reg <= reg_186;
                tmp_1793_demorgan_reg_542_pp0_iter10_reg <= tmp_1793_demorgan_reg_542_pp0_iter9_reg;
                tmp_1793_demorgan_reg_542_pp0_iter11_reg <= tmp_1793_demorgan_reg_542_pp0_iter10_reg;
                tmp_1793_demorgan_reg_542_pp0_iter12_reg <= tmp_1793_demorgan_reg_542_pp0_iter11_reg;
                tmp_1793_demorgan_reg_542_pp0_iter13_reg <= tmp_1793_demorgan_reg_542_pp0_iter12_reg;
                tmp_1793_demorgan_reg_542_pp0_iter14_reg <= tmp_1793_demorgan_reg_542_pp0_iter13_reg;
                tmp_1793_demorgan_reg_542_pp0_iter1_reg <= tmp_1793_demorgan_reg_542;
                tmp_1793_demorgan_reg_542_pp0_iter2_reg <= tmp_1793_demorgan_reg_542_pp0_iter1_reg;
                tmp_1793_demorgan_reg_542_pp0_iter3_reg <= tmp_1793_demorgan_reg_542_pp0_iter2_reg;
                tmp_1793_demorgan_reg_542_pp0_iter4_reg <= tmp_1793_demorgan_reg_542_pp0_iter3_reg;
                tmp_1793_demorgan_reg_542_pp0_iter5_reg <= tmp_1793_demorgan_reg_542_pp0_iter4_reg;
                tmp_1793_demorgan_reg_542_pp0_iter6_reg <= tmp_1793_demorgan_reg_542_pp0_iter5_reg;
                tmp_1793_demorgan_reg_542_pp0_iter7_reg <= tmp_1793_demorgan_reg_542_pp0_iter6_reg;
                tmp_1793_demorgan_reg_542_pp0_iter8_reg <= tmp_1793_demorgan_reg_542_pp0_iter7_reg;
                tmp_1793_demorgan_reg_542_pp0_iter9_reg <= tmp_1793_demorgan_reg_542_pp0_iter8_reg;
                tmp_1817_demorgan_reg_562_pp0_iter10_reg <= tmp_1817_demorgan_reg_562_pp0_iter9_reg;
                tmp_1817_demorgan_reg_562_pp0_iter11_reg <= tmp_1817_demorgan_reg_562_pp0_iter10_reg;
                tmp_1817_demorgan_reg_562_pp0_iter12_reg <= tmp_1817_demorgan_reg_562_pp0_iter11_reg;
                tmp_1817_demorgan_reg_562_pp0_iter13_reg <= tmp_1817_demorgan_reg_562_pp0_iter12_reg;
                tmp_1817_demorgan_reg_562_pp0_iter14_reg <= tmp_1817_demorgan_reg_562_pp0_iter13_reg;
                tmp_1817_demorgan_reg_562_pp0_iter1_reg <= tmp_1817_demorgan_reg_562;
                tmp_1817_demorgan_reg_562_pp0_iter2_reg <= tmp_1817_demorgan_reg_562_pp0_iter1_reg;
                tmp_1817_demorgan_reg_562_pp0_iter3_reg <= tmp_1817_demorgan_reg_562_pp0_iter2_reg;
                tmp_1817_demorgan_reg_562_pp0_iter4_reg <= tmp_1817_demorgan_reg_562_pp0_iter3_reg;
                tmp_1817_demorgan_reg_562_pp0_iter5_reg <= tmp_1817_demorgan_reg_562_pp0_iter4_reg;
                tmp_1817_demorgan_reg_562_pp0_iter6_reg <= tmp_1817_demorgan_reg_562_pp0_iter5_reg;
                tmp_1817_demorgan_reg_562_pp0_iter7_reg <= tmp_1817_demorgan_reg_562_pp0_iter6_reg;
                tmp_1817_demorgan_reg_562_pp0_iter8_reg <= tmp_1817_demorgan_reg_562_pp0_iter7_reg;
                tmp_1817_demorgan_reg_562_pp0_iter9_reg <= tmp_1817_demorgan_reg_562_pp0_iter8_reg;
                tmp_1819_demorgan_reg_566_pp0_iter10_reg <= tmp_1819_demorgan_reg_566_pp0_iter9_reg;
                tmp_1819_demorgan_reg_566_pp0_iter11_reg <= tmp_1819_demorgan_reg_566_pp0_iter10_reg;
                tmp_1819_demorgan_reg_566_pp0_iter12_reg <= tmp_1819_demorgan_reg_566_pp0_iter11_reg;
                tmp_1819_demorgan_reg_566_pp0_iter13_reg <= tmp_1819_demorgan_reg_566_pp0_iter12_reg;
                tmp_1819_demorgan_reg_566_pp0_iter14_reg <= tmp_1819_demorgan_reg_566_pp0_iter13_reg;
                tmp_1819_demorgan_reg_566_pp0_iter1_reg <= tmp_1819_demorgan_reg_566;
                tmp_1819_demorgan_reg_566_pp0_iter2_reg <= tmp_1819_demorgan_reg_566_pp0_iter1_reg;
                tmp_1819_demorgan_reg_566_pp0_iter3_reg <= tmp_1819_demorgan_reg_566_pp0_iter2_reg;
                tmp_1819_demorgan_reg_566_pp0_iter4_reg <= tmp_1819_demorgan_reg_566_pp0_iter3_reg;
                tmp_1819_demorgan_reg_566_pp0_iter5_reg <= tmp_1819_demorgan_reg_566_pp0_iter4_reg;
                tmp_1819_demorgan_reg_566_pp0_iter6_reg <= tmp_1819_demorgan_reg_566_pp0_iter5_reg;
                tmp_1819_demorgan_reg_566_pp0_iter7_reg <= tmp_1819_demorgan_reg_566_pp0_iter6_reg;
                tmp_1819_demorgan_reg_566_pp0_iter8_reg <= tmp_1819_demorgan_reg_566_pp0_iter7_reg;
                tmp_1819_demorgan_reg_566_pp0_iter9_reg <= tmp_1819_demorgan_reg_566_pp0_iter8_reg;
                tmp_468_reg_586_pp0_iter10_reg <= tmp_468_reg_586_pp0_iter9_reg;
                tmp_468_reg_586_pp0_iter11_reg <= tmp_468_reg_586_pp0_iter10_reg;
                tmp_468_reg_586_pp0_iter1_reg <= tmp_468_reg_586;
                tmp_468_reg_586_pp0_iter2_reg <= tmp_468_reg_586_pp0_iter1_reg;
                tmp_468_reg_586_pp0_iter3_reg <= tmp_468_reg_586_pp0_iter2_reg;
                tmp_468_reg_586_pp0_iter4_reg <= tmp_468_reg_586_pp0_iter3_reg;
                tmp_468_reg_586_pp0_iter5_reg <= tmp_468_reg_586_pp0_iter4_reg;
                tmp_468_reg_586_pp0_iter6_reg <= tmp_468_reg_586_pp0_iter5_reg;
                tmp_468_reg_586_pp0_iter7_reg <= tmp_468_reg_586_pp0_iter6_reg;
                tmp_468_reg_586_pp0_iter8_reg <= tmp_468_reg_586_pp0_iter7_reg;
                tmp_468_reg_586_pp0_iter9_reg <= tmp_468_reg_586_pp0_iter8_reg;
                tmp_703_reg_554_pp0_iter10_reg <= tmp_703_reg_554_pp0_iter9_reg;
                tmp_703_reg_554_pp0_iter11_reg <= tmp_703_reg_554_pp0_iter10_reg;
                tmp_703_reg_554_pp0_iter12_reg <= tmp_703_reg_554_pp0_iter11_reg;
                tmp_703_reg_554_pp0_iter13_reg <= tmp_703_reg_554_pp0_iter12_reg;
                tmp_703_reg_554_pp0_iter14_reg <= tmp_703_reg_554_pp0_iter13_reg;
                tmp_703_reg_554_pp0_iter1_reg <= tmp_703_reg_554;
                tmp_703_reg_554_pp0_iter2_reg <= tmp_703_reg_554_pp0_iter1_reg;
                tmp_703_reg_554_pp0_iter3_reg <= tmp_703_reg_554_pp0_iter2_reg;
                tmp_703_reg_554_pp0_iter4_reg <= tmp_703_reg_554_pp0_iter3_reg;
                tmp_703_reg_554_pp0_iter5_reg <= tmp_703_reg_554_pp0_iter4_reg;
                tmp_703_reg_554_pp0_iter6_reg <= tmp_703_reg_554_pp0_iter5_reg;
                tmp_703_reg_554_pp0_iter7_reg <= tmp_703_reg_554_pp0_iter6_reg;
                tmp_703_reg_554_pp0_iter8_reg <= tmp_703_reg_554_pp0_iter7_reg;
                tmp_703_reg_554_pp0_iter9_reg <= tmp_703_reg_554_pp0_iter8_reg;
                tmp_demorgan_reg_538 <= tmp_demorgan_fu_256_p2;
                tmp_demorgan_reg_538_pp0_iter10_reg <= tmp_demorgan_reg_538_pp0_iter9_reg;
                tmp_demorgan_reg_538_pp0_iter11_reg <= tmp_demorgan_reg_538_pp0_iter10_reg;
                tmp_demorgan_reg_538_pp0_iter12_reg <= tmp_demorgan_reg_538_pp0_iter11_reg;
                tmp_demorgan_reg_538_pp0_iter13_reg <= tmp_demorgan_reg_538_pp0_iter12_reg;
                tmp_demorgan_reg_538_pp0_iter14_reg <= tmp_demorgan_reg_538_pp0_iter13_reg;
                tmp_demorgan_reg_538_pp0_iter1_reg <= tmp_demorgan_reg_538;
                tmp_demorgan_reg_538_pp0_iter2_reg <= tmp_demorgan_reg_538_pp0_iter1_reg;
                tmp_demorgan_reg_538_pp0_iter3_reg <= tmp_demorgan_reg_538_pp0_iter2_reg;
                tmp_demorgan_reg_538_pp0_iter4_reg <= tmp_demorgan_reg_538_pp0_iter3_reg;
                tmp_demorgan_reg_538_pp0_iter5_reg <= tmp_demorgan_reg_538_pp0_iter4_reg;
                tmp_demorgan_reg_538_pp0_iter6_reg <= tmp_demorgan_reg_538_pp0_iter5_reg;
                tmp_demorgan_reg_538_pp0_iter7_reg <= tmp_demorgan_reg_538_pp0_iter6_reg;
                tmp_demorgan_reg_538_pp0_iter8_reg <= tmp_demorgan_reg_538_pp0_iter7_reg;
                tmp_demorgan_reg_538_pp0_iter9_reg <= tmp_demorgan_reg_538_pp0_iter8_reg;
                tmp_i8_reg_582_pp0_iter10_reg <= tmp_i8_reg_582_pp0_iter9_reg;
                tmp_i8_reg_582_pp0_iter11_reg <= tmp_i8_reg_582_pp0_iter10_reg;
                tmp_i8_reg_582_pp0_iter1_reg <= tmp_i8_reg_582;
                tmp_i8_reg_582_pp0_iter2_reg <= tmp_i8_reg_582_pp0_iter1_reg;
                tmp_i8_reg_582_pp0_iter3_reg <= tmp_i8_reg_582_pp0_iter2_reg;
                tmp_i8_reg_582_pp0_iter4_reg <= tmp_i8_reg_582_pp0_iter3_reg;
                tmp_i8_reg_582_pp0_iter5_reg <= tmp_i8_reg_582_pp0_iter4_reg;
                tmp_i8_reg_582_pp0_iter6_reg <= tmp_i8_reg_582_pp0_iter5_reg;
                tmp_i8_reg_582_pp0_iter7_reg <= tmp_i8_reg_582_pp0_iter6_reg;
                tmp_i8_reg_582_pp0_iter8_reg <= tmp_i8_reg_582_pp0_iter7_reg;
                tmp_i8_reg_582_pp0_iter9_reg <= tmp_i8_reg_582_pp0_iter8_reg;
                tmp_s_reg_546_pp0_iter10_reg <= tmp_s_reg_546_pp0_iter9_reg;
                tmp_s_reg_546_pp0_iter11_reg <= tmp_s_reg_546_pp0_iter10_reg;
                tmp_s_reg_546_pp0_iter12_reg <= tmp_s_reg_546_pp0_iter11_reg;
                tmp_s_reg_546_pp0_iter13_reg <= tmp_s_reg_546_pp0_iter12_reg;
                tmp_s_reg_546_pp0_iter14_reg <= tmp_s_reg_546_pp0_iter13_reg;
                tmp_s_reg_546_pp0_iter1_reg <= tmp_s_reg_546;
                tmp_s_reg_546_pp0_iter2_reg <= tmp_s_reg_546_pp0_iter1_reg;
                tmp_s_reg_546_pp0_iter3_reg <= tmp_s_reg_546_pp0_iter2_reg;
                tmp_s_reg_546_pp0_iter4_reg <= tmp_s_reg_546_pp0_iter3_reg;
                tmp_s_reg_546_pp0_iter5_reg <= tmp_s_reg_546_pp0_iter4_reg;
                tmp_s_reg_546_pp0_iter6_reg <= tmp_s_reg_546_pp0_iter5_reg;
                tmp_s_reg_546_pp0_iter7_reg <= tmp_s_reg_546_pp0_iter6_reg;
                tmp_s_reg_546_pp0_iter8_reg <= tmp_s_reg_546_pp0_iter7_reg;
                tmp_s_reg_546_pp0_iter9_reg <= tmp_s_reg_546_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_reg_550 <= or_cond_fu_292_p2;
                tmp_s_reg_546 <= tmp_s_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_468_reg_586_pp0_iter9_reg = ap_const_lv1_1) and (tmp_i8_reg_582_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1819_demorgan_reg_566_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter9_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter9_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter9_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter9_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter9_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_468_reg_586_pp0_iter9_reg = ap_const_lv1_0) and (tmp_i8_reg_582_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1819_demorgan_reg_566_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter9_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter9_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter9_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter9_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter9_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter9_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_186 <= grp_atan2_generic_float_s_fu_169_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1793_demorgan_reg_542 <= tmp_1793_demorgan_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond17_fu_310_p2 = ap_const_lv1_0) and (tmp_703_fu_298_p2 = ap_const_lv1_0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_s_fu_280_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_1817_demorgan_reg_562 <= tmp_1817_demorgan_fu_316_p2;
                tmp_1819_demorgan_reg_566 <= tmp_1819_demorgan_fu_322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_i8_fu_366_p2 = ap_const_lv1_0) and (tmp_1819_demorgan_fu_322_p2 = ap_const_lv1_0) and (tmp_1817_demorgan_fu_316_p2 = ap_const_lv1_0) and (or_cond17_fu_310_p2 = ap_const_lv1_0) and (tmp_703_fu_298_p2 = ap_const_lv1_0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_s_fu_280_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_468_reg_586 <= tmp_468_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1819_demorgan_fu_322_p2 = ap_const_lv1_0) and (tmp_1817_demorgan_fu_316_p2 = ap_const_lv1_0) and (or_cond17_fu_310_p2 = ap_const_lv1_0) and (tmp_703_fu_298_p2 = ap_const_lv1_0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_s_fu_280_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i8_reg_582 <= tmp_i8_fu_366_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to15 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    a_fu_340_p1 <= p_Result_248_fu_332_p3;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage1_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1017_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_1017 <= ((not((m_reg_595_pp0_iter13_reg = ap_const_lv32_2)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_1)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_3)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_0)) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0)) or (not((m_reg_595_pp0_iter13_reg = ap_const_lv32_2)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_1)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_3)) and not((m_reg_595_pp0_iter13_reg = ap_const_lv32_0)) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0)));
    end process;


    ap_condition_26_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
                ap_condition_26 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_460_assign_proc : process(ap_enable_reg_pp0_iter14, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_460 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_481_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_481 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_3) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_486_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_486 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_1) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_491_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg)
    begin
                ap_condition_491 <= ((tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_496_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg)
    begin
                ap_condition_496 <= ((tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_503_assign_proc : process(p_Result_241_reg_521_pp0_iter14_reg, tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg)
    begin
                ap_condition_503 <= ((tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0) and (p_Result_241_reg_521_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_508_assign_proc : process(p_Result_241_reg_521_pp0_iter14_reg, tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg)
    begin
                ap_condition_508 <= ((tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_1) and (p_Result_241_reg_521_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_513_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg)
    begin
                ap_condition_513 <= ((or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_1) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_519_assign_proc : process(p_Result_241_reg_521_pp0_iter14_reg, tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg)
    begin
                ap_condition_519 <= ((or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0) and (p_Result_241_reg_521_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_523_assign_proc : process(p_Result_241_reg_521_pp0_iter14_reg, tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg)
    begin
                ap_condition_523 <= ((or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_1) and (p_Result_241_reg_521_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_906_assign_proc : process(ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_906 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_946_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_946 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_3) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_954_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_954 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_2) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_957_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_957 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_1) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_961_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_961 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_3) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_964_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_964 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_2) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_967_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_967 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_1) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_970_assign_proc : process(tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, m_reg_595_pp0_iter13_reg)
    begin
                ap_condition_970 <= ((m_reg_595_pp0_iter13_reg = ap_const_lv32_2) and (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_0));
    end process;


    ap_condition_983_assign_proc : process(tmp_demorgan_reg_538_pp0_iter12_reg, tmp_1793_demorgan_reg_542_pp0_iter12_reg, tmp_s_reg_546_pp0_iter12_reg, or_cond_reg_550_pp0_iter12_reg, tmp_703_reg_554_pp0_iter12_reg, or_cond17_reg_558_pp0_iter12_reg, tmp_1817_demorgan_reg_562_pp0_iter12_reg, tmp_1819_demorgan_reg_566_pp0_iter12_reg, m_fu_411_p4)
    begin
                ap_condition_983 <= ((m_fu_411_p4 = ap_const_lv32_0) and (tmp_1819_demorgan_reg_566_pp0_iter12_reg = ap_const_lv1_0) and (tmp_1817_demorgan_reg_562_pp0_iter12_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter12_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter12_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter12_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter12_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter12_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter12_reg = ap_const_lv1_0));
    end process;


    ap_condition_988_assign_proc : process(tmp_demorgan_reg_538_pp0_iter12_reg, tmp_1793_demorgan_reg_542_pp0_iter12_reg, tmp_s_reg_546_pp0_iter12_reg, or_cond_reg_550_pp0_iter12_reg, tmp_703_reg_554_pp0_iter12_reg, or_cond17_reg_558_pp0_iter12_reg, tmp_1817_demorgan_reg_562_pp0_iter12_reg, tmp_1819_demorgan_reg_566_pp0_iter12_reg, m_fu_411_p4)
    begin
                ap_condition_988 <= ((tmp_1819_demorgan_reg_566_pp0_iter12_reg = ap_const_lv1_1) and (tmp_1817_demorgan_reg_562_pp0_iter12_reg = ap_const_lv1_1) and (m_fu_411_p4 = ap_const_lv32_0) and (or_cond17_reg_558_pp0_iter12_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter12_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter12_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter12_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter12_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter12_reg = ap_const_lv1_0));
    end process;


    ap_condition_990_assign_proc : process(tmp_demorgan_reg_538_pp0_iter12_reg, tmp_1793_demorgan_reg_542_pp0_iter12_reg, tmp_s_reg_546_pp0_iter12_reg, or_cond_reg_550_pp0_iter12_reg, tmp_703_reg_554_pp0_iter12_reg, or_cond17_reg_558_pp0_iter12_reg, tmp_1817_demorgan_reg_562_pp0_iter12_reg, tmp_1819_demorgan_reg_566_pp0_iter12_reg, m_fu_411_p4)
    begin
                ap_condition_990 <= ((tmp_1817_demorgan_reg_562_pp0_iter12_reg = ap_const_lv1_1) and (m_fu_411_p4 = ap_const_lv32_0) and (tmp_1819_demorgan_reg_566_pp0_iter12_reg = ap_const_lv1_0) and (or_cond17_reg_558_pp0_iter12_reg = ap_const_lv1_0) and (tmp_703_reg_554_pp0_iter12_reg = ap_const_lv1_0) and (or_cond_reg_550_pp0_iter12_reg = ap_const_lv1_0) and (tmp_s_reg_546_pp0_iter12_reg = ap_const_lv1_0) and (tmp_1793_demorgan_reg_542_pp0_iter12_reg = ap_const_lv1_0) and (tmp_demorgan_reg_538_pp0_iter12_reg = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to14_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to14 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to15_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to15 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_162_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter15, tmp_demorgan_reg_538_pp0_iter14_reg, tmp_1793_demorgan_reg_542_pp0_iter14_reg, tmp_s_reg_546_pp0_iter14_reg, or_cond_reg_550_pp0_iter14_reg, tmp_703_reg_554_pp0_iter14_reg, or_cond17_reg_558_pp0_iter14_reg, tmp_1817_demorgan_reg_562_pp0_iter14_reg, tmp_1819_demorgan_reg_566_pp0_iter14_reg, ap_phi_reg_pp0_iter15_p_1_reg_94, ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((tmp_1817_demorgan_reg_562_pp0_iter14_reg = ap_const_lv1_1) or (or_cond17_reg_558_pp0_iter14_reg = ap_const_lv1_1) or (tmp_703_reg_554_pp0_iter14_reg = ap_const_lv1_1) or (or_cond_reg_550_pp0_iter14_reg = ap_const_lv1_1) or (tmp_s_reg_546_pp0_iter14_reg = ap_const_lv1_1) or (tmp_1793_demorgan_reg_542_pp0_iter14_reg = ap_const_lv1_1) or (tmp_demorgan_reg_538_pp0_iter14_reg = ap_const_lv1_1) or (tmp_1819_demorgan_reg_566_pp0_iter14_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_UnifiedRetVal_phi_fu_162_p4 <= ap_phi_reg_pp0_iter15_p_1_reg_94;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_162_p4 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_1_reg_94 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter11_c_reg_80 <= ap_const_lv32_3F490FDB;

    ap_predicate_op80_call_state1_assign_proc : process(tmp_demorgan_fu_256_p2, tmp_1793_demorgan_fu_274_p2, tmp_s_fu_280_p2, or_cond_fu_292_p2, tmp_703_fu_298_p2, or_cond17_fu_310_p2, tmp_1817_demorgan_fu_316_p2, tmp_1819_demorgan_fu_322_p2, tmp_i8_fu_366_p2, tmp_468_fu_402_p2)
    begin
                ap_predicate_op80_call_state1 <= ((tmp_468_fu_402_p2 = ap_const_lv1_0) and (tmp_i8_fu_366_p2 = ap_const_lv1_0) and (tmp_1819_demorgan_fu_322_p2 = ap_const_lv1_0) and (tmp_1817_demorgan_fu_316_p2 = ap_const_lv1_0) and (or_cond17_fu_310_p2 = ap_const_lv1_0) and (tmp_703_fu_298_p2 = ap_const_lv1_0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_s_fu_280_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op81_call_state1_assign_proc : process(tmp_demorgan_fu_256_p2, tmp_1793_demorgan_fu_274_p2, tmp_s_fu_280_p2, or_cond_fu_292_p2, tmp_703_fu_298_p2, or_cond17_fu_310_p2, tmp_1817_demorgan_fu_316_p2, tmp_1819_demorgan_fu_322_p2, tmp_i8_fu_366_p2, tmp_468_fu_402_p2)
    begin
                ap_predicate_op81_call_state1 <= ((tmp_468_fu_402_p2 = ap_const_lv1_1) and (tmp_i8_fu_366_p2 = ap_const_lv1_0) and (tmp_1819_demorgan_fu_322_p2 = ap_const_lv1_0) and (tmp_1817_demorgan_fu_316_p2 = ap_const_lv1_0) and (or_cond17_fu_310_p2 = ap_const_lv1_0) and (tmp_703_fu_298_p2 = ap_const_lv1_0) and (or_cond_fu_292_p2 = ap_const_lv1_0) and (tmp_s_fu_280_p2 = ap_const_lv1_0) and (tmp_1793_demorgan_fu_274_p2 = ap_const_lv1_0) and (tmp_demorgan_fu_256_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to14)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to14 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_162_p4;
    b_fu_359_p1 <= p_Result_249_fu_351_p3;

    grp_atan2_generic_float_s_fu_169_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_atan2_generic_float_s_fu_169_ap_ce <= ap_const_logic_1;
        else 
            grp_atan2_generic_float_s_fu_169_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_atan2_generic_float_s_fu_169_x_in_assign_proc : process(a_fu_340_p1, b_fu_359_p1, ap_predicate_op80_call_state1, ap_predicate_op81_call_state1, ap_condition_26)
    begin
        if ((ap_const_boolean_1 = ap_condition_26)) then
            if ((ap_predicate_op81_call_state1 = ap_const_boolean_1)) then 
                grp_atan2_generic_float_s_fu_169_x_in <= a_fu_340_p1;
            elsif ((ap_predicate_op80_call_state1 = ap_const_boolean_1)) then 
                grp_atan2_generic_float_s_fu_169_x_in <= b_fu_359_p1;
            else 
                grp_atan2_generic_float_s_fu_169_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_atan2_generic_float_s_fu_169_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_atan2_generic_float_s_fu_169_y_in_assign_proc : process(a_fu_340_p1, b_fu_359_p1, ap_predicate_op80_call_state1, ap_predicate_op81_call_state1, ap_condition_26)
    begin
        if ((ap_const_boolean_1 = ap_condition_26)) then
            if ((ap_predicate_op81_call_state1 = ap_const_boolean_1)) then 
                grp_atan2_generic_float_s_fu_169_y_in <= b_fu_359_p1;
            elsif ((ap_predicate_op80_call_state1 = ap_const_boolean_1)) then 
                grp_atan2_generic_float_s_fu_169_y_in <= a_fu_340_p1;
            else 
                grp_atan2_generic_float_s_fu_169_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_atan2_generic_float_s_fu_169_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_175_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_175_p0 <= ap_const_lv32_40490FDB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_175_p0 <= ap_const_lv32_3FC90FDB;
        else 
            grp_fu_175_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_175_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage1, c_reg_80, reg_186, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_175_p1 <= c_reg_80;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_175_p1 <= reg_186;
        else 
            grp_fu_175_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    loc_V_27_fu_214_p1 <= p_Val2_s_fu_192_p1(23 - 1 downto 0);
    loc_V_28_fu_230_p4 <= p_Val2_217_fu_218_p1(30 downto 23);
    loc_V_29_fu_240_p1 <= p_Val2_217_fu_218_p1(23 - 1 downto 0);
    loc_V_fu_204_p4 <= p_Val2_s_fu_192_p1(30 downto 23);
    
    m_fu_411_p4_proc : process(tmp_705_fu_408_p1, p_Result_241_reg_521_pp0_iter12_reg)
    begin
        m_fu_411_p4 <= tmp_705_fu_408_p1;
        m_fu_411_p4(1) <= p_Result_241_reg_521_pp0_iter12_reg(0);
    end process;

    notlhs1_fu_384_p2 <= "0" when (loc_V_fu_204_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_372_p2 <= "0" when (loc_V_28_fu_230_p4 = ap_const_lv8_FF) else "1";
    or_cond17_fu_310_p2 <= (tmp_704_fu_304_p2 and tmp_703_fu_298_p2);
    or_cond_fu_292_p2 <= (tmp_s_fu_280_p2 and tmp_702_fu_286_p2);
    p_Result_242_fu_510_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_40490FDB);
    p_Result_243_fu_499_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_0);
    p_Result_244_fu_488_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_3FC90FDB);
    p_Result_245_fu_477_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_40490FDB);
    p_Result_246_fu_466_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_0);
    p_Result_247_fu_455_p3 <= (p_Result_s_reg_526_pp0_iter14_reg & ap_const_lv31_3FC90FDB);
    p_Result_248_fu_332_p3 <= (ap_const_lv1_0 & tmp_fu_328_p1);
    p_Result_249_fu_351_p3 <= (ap_const_lv1_0 & tmp_1496_fu_347_p1);
    p_Val2_217_fu_218_p1 <= y_in;
    p_Val2_s_fu_192_p1 <= x_in;
    p_s_fu_448_p3 <= 
        ap_const_lv32_BFC90FDB when (p_Result_s_reg_526_pp0_iter14_reg(0) = '1') else 
        ap_const_lv32_3FC90FDB;
    ret_i_i_i1_fu_517_p1 <= p_Result_242_fu_510_p3;
    ret_i_i_i2_fu_506_p1 <= p_Result_243_fu_499_p3;
    ret_i_i_i3_fu_495_p1 <= p_Result_244_fu_488_p3;
    ret_i_i_i4_fu_484_p1 <= p_Result_245_fu_477_p3;
    ret_i_i_i5_fu_473_p1 <= p_Result_246_fu_466_p3;
    ret_i_i_i6_fu_462_p1 <= p_Result_247_fu_455_p3;
    tmp_1496_fu_347_p1 <= p_Val2_s_fu_192_p1(31 - 1 downto 0);
    tmp_1793_demorgan_fu_274_p2 <= (tmp_i7_fu_262_p2 and tmp_i6_fu_268_p2);
    tmp_1817_demorgan_fu_316_p2 <= (tmp_i7_fu_262_p2 and tmp_704_fu_304_p2);
    tmp_1819_demorgan_fu_322_p2 <= (tmp_i_fu_244_p2 and tmp_702_fu_286_p2);
    tmp_1847_neg_fu_438_p2 <= (tmp_1847_to_int_fu_434_p1 xor ap_const_lv32_80000000);
    tmp_1847_to_int_fu_434_p1 <= c_reg_80_pp0_iter13_reg;
    tmp_1848_neg_fu_424_p2 <= (tmp_1848_to_int_fu_420_p1 xor ap_const_lv32_80000000);
    tmp_1848_to_int_fu_420_p1 <= grp_fu_175_p2;
    tmp_464_fu_378_p2 <= (tmp_702_fu_286_p2 or notlhs_fu_372_p2);
    tmp_465_fu_390_p2 <= (tmp_704_fu_304_p2 or notlhs1_fu_384_p2);
    tmp_466_fu_396_p2 <= (tmp_465_fu_390_p2 and tmp_464_fu_378_p2);
    tmp_467_fu_182_p0 <= p_Result_248_fu_332_p3;
    tmp_467_fu_182_p1 <= p_Result_249_fu_351_p3;
    tmp_468_fu_402_p2 <= (tmp_467_fu_182_p2 and tmp_466_fu_396_p2);
    tmp_702_fu_286_p2 <= "1" when (loc_V_29_fu_240_p1 = ap_const_lv23_0) else "0";
    tmp_703_fu_298_p2 <= "1" when (loc_V_fu_204_p4 = ap_const_lv8_0) else "0";
    tmp_704_fu_304_p2 <= "1" when (loc_V_27_fu_214_p1 = ap_const_lv23_0) else "0";
    tmp_705_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_reg_526_pp0_iter12_reg),32));
    tmp_706_fu_444_p1 <= tmp_1847_neg_fu_438_p2;
    tmp_707_fu_430_p1 <= tmp_1848_neg_fu_424_p2;
    tmp_demorgan_fu_256_p2 <= (tmp_i_fu_244_p2 and tmp_i_220_fu_250_p2);
    tmp_fu_328_p1 <= p_Val2_217_fu_218_p1(31 - 1 downto 0);
    tmp_i6_fu_268_p2 <= "0" when (loc_V_27_fu_214_p1 = ap_const_lv23_0) else "1";
    tmp_i7_fu_262_p2 <= "1" when (loc_V_fu_204_p4 = ap_const_lv8_FF) else "0";
    tmp_i8_fu_366_p2 <= "1" when (p_Result_249_fu_351_p3 = p_Result_248_fu_332_p3) else "0";
    tmp_i_220_fu_250_p2 <= "0" when (loc_V_29_fu_240_p1 = ap_const_lv23_0) else "1";
    tmp_i_fu_244_p2 <= "1" when (loc_V_28_fu_230_p4 = ap_const_lv8_FF) else "0";
    tmp_s_fu_280_p2 <= "1" when (loc_V_28_fu_230_p4 = ap_const_lv8_0) else "0";
end behav;
