TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/Triple_DES_Tester.v

TOPLEVEL=Triple_DES_Tester
MODULE=Triple_DES_Tester

include ../../../common/Makefile.sim
