-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rowt : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln144 : IN STD_LOGIC_VECTOR (14 downto 0);
    add_ln144 : IN STD_LOGIC_VECTOR (1 downto 0);
    row1_ce_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    row1_ce_out_ap_vld : OUT STD_LOGIC;
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv31_6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000110";
    constant ap_const_lv31_4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln149_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln146_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal row1_ce_reg_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal zext_ln146_fu_169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln146_reg_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln146_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln146_fu_179_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln146_reg_275 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln148_fu_213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row1_fu_68 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_row1_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal M_e_0_ce0_local : STD_LOGIC;
    signal M_e_1_ce0_local : STD_LOGIC;
    signal M_e_2_ce0_local : STD_LOGIC;
    signal M_e_3_ce0_local : STD_LOGIC;
    signal shl_ln148_fu_185_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln148_1_fu_191_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln148_1_fu_197_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln148_fu_203_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln148_fu_207_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal v_fu_221_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_fu_221_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal v_fu_221_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_221_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_221_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_221_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_sparsemux_9_2_32_1_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_x_U57 : component fmm_reduce_kernel_sparsemux_9_2_32_1_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 32,
        CASE1 => "10",
        din1_WIDTH => 32,
        CASE2 => "11",
        din2_WIDTH => 32,
        CASE3 => "00",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => M_e_0_q0,
        din1 => M_e_1_q0,
        din2 => M_e_2_q0,
        din3 => M_e_3_q0,
        def => v_fu_221_p9,
        sel => add_ln144,
        dout => v_fu_221_p11);

    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    row1_ce_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln146_reg_271 = ap_const_lv1_1) and (icmp_ln149_fu_244_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row1_ce_reg_149 <= zext_ln146_reg_266;
            elsif (((icmp_ln146_fu_173_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row1_ce_reg_149 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    row1_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                row1_fu_68 <= ap_const_lv31_0;
            elsif (((icmp_ln146_reg_271 = ap_const_lv1_1) and (icmp_ln149_fu_244_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                row1_fu_68 <= add_ln146_reg_275;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln146_reg_275 <= add_ln146_fu_179_p2;
                icmp_ln146_reg_271 <= icmp_ln146_fu_173_p2;
                    zext_ln146_reg_266(30 downto 0) <= zext_ln146_fu_169_p1(30 downto 0);
            end if;
        end if;
    end process;
    zext_ln146_reg_266(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    M_e_0_address0 <= zext_ln148_fu_213_p1(15 - 1 downto 0);
    M_e_0_ce0 <= M_e_0_ce0_local;

    M_e_0_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_0_ce0_local <= ap_const_logic_1;
        else 
            M_e_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_address0 <= zext_ln148_fu_213_p1(15 - 1 downto 0);
    M_e_1_ce0 <= M_e_1_ce0_local;

    M_e_1_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_1_ce0_local <= ap_const_logic_1;
        else 
            M_e_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_address0 <= zext_ln148_fu_213_p1(15 - 1 downto 0);
    M_e_2_ce0 <= M_e_2_ce0_local;

    M_e_2_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_2_ce0_local <= ap_const_logic_1;
        else 
            M_e_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_address0 <= zext_ln148_fu_213_p1(15 - 1 downto 0);
    M_e_3_ce0 <= M_e_3_ce0_local;

    M_e_3_ce0_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_e_3_ce0_local <= ap_const_logic_1;
        else 
            M_e_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln146_fu_179_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_row1_2) + unsigned(ap_const_lv31_1));
    add_ln148_1_fu_197_p2 <= std_logic_vector(unsigned(shl_ln148_fu_185_p2) + unsigned(shl_ln148_1_fu_191_p2));
    add_ln148_fu_207_p2 <= std_logic_vector(unsigned(trunc_ln148_fu_203_p1) + unsigned(zext_ln144));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_state2, icmp_ln149_fu_244_p2, icmp_ln146_reg_271)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((icmp_ln146_reg_271 = ap_const_lv1_0) or (icmp_ln149_fu_244_p2 = ap_const_lv1_1)))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state2, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_row1_2_assign_proc : process(ap_CS_fsm_state1, row1_fu_68, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_row1_2 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_row1_2 <= row1_fu_68;
        end if; 
    end process;

    icmp_ln146_fu_173_p2 <= "1" when (signed(zext_ln146_fu_169_p1) < signed(rowt)) else "0";
    icmp_ln149_fu_244_p2 <= "1" when (v_fu_221_p11 = ap_const_lv32_1) else "0";
    row1_ce_out <= row1_ce_reg_149;

    row1_ce_out_ap_vld_assign_proc : process(ap_CS_fsm_state2, icmp_ln149_fu_244_p2, icmp_ln146_reg_271, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((icmp_ln146_reg_271 = ap_const_lv1_0) or (icmp_ln149_fu_244_p2 = ap_const_lv1_1)))) then 
            row1_ce_out_ap_vld <= ap_const_logic_1;
        else 
            row1_ce_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln148_1_fu_191_p2 <= std_logic_vector(shift_left(unsigned(ap_sig_allocacmp_row1_2),to_integer(unsigned('0' & ap_const_lv31_4(31-1 downto 0)))));
    shl_ln148_fu_185_p2 <= std_logic_vector(shift_left(unsigned(ap_sig_allocacmp_row1_2),to_integer(unsigned('0' & ap_const_lv31_6(31-1 downto 0)))));
    trunc_ln148_fu_203_p1 <= add_ln148_1_fu_197_p2(15 - 1 downto 0);
    v_fu_221_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    zext_ln146_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_row1_2),32));
    zext_ln148_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln148_fu_207_p2),64));
end behav;
