<profile>

<section name = "Vivado HLS Report for 'wrapper'" level="0">
<item name = "Date">Fri Feb 26 20:29:31 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">FDTD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8504, 9360504, 85.040 us, 93.605 ms, 8504, 9360504, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Kernel64x64_fu_610">Kernel64x64, 1, 9352001, 10.000 ns, 93.520 ms, 1, 9352001, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">4104, 4104, 10, 1, 1, 4096, yes</column>
<column name="- Loop 2">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Loop 3">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Loop 4">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Loop 5">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Loop 6">4102, 4102, 8, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 566, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, 60, 12010, 14130, 0</column>
<column name="Memory">20, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1016, -</column>
<column name="Register">0, -, 1091, 160, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">25, 75, 37, 90, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_Kernel64x64_fu_610">Kernel64x64, 8, 60, 11120, 12934, 0</column>
<column name="wrapper_AXILiteS_s_axi_U">wrapper_AXILiteS_s_axi, 0, 0, 378, 616, 0</column>
<column name="wrapper_gmem_m_axi_U">wrapper_gmem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="array_buffer_0_0_U">wrapper_array_bufhbi, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="array_buffer_0_1_U">wrapper_array_bufhbi, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="array_buffer_1_0_U">wrapper_array_bufjbC, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="array_buffer_1_1_U">wrapper_array_bufjbC, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="bondary_n_buffer_0_U">wrapper_bondary_nlbW, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_n_buffer_1_U">wrapper_bondary_nlbW, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_s_buffer_0_U">wrapper_bondary_nlbW, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_s_buffer_1_U">wrapper_bondary_nlbW, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_w_buffer_0_U">wrapper_bondary_wpcA, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_w_buffer_1_U">wrapper_bondary_wpcA, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_e_buffer_0_U">wrapper_bondary_wpcA, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="bondary_e_buffer_1_U">wrapper_bondary_wpcA, 2, 0, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_fu_730_p2">+, 0, 0, 17, 13, 1</column>
<column name="add_ln38_1_fu_816_p2">+, 0, 0, 38, 31, 31</column>
<column name="add_ln38_2_fu_839_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln38_fu_806_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln78_fu_998_p2">+, 0, 0, 17, 13, 1</column>
<column name="add_ln83_1_fu_1084_p2">+, 0, 0, 38, 31, 31</column>
<column name="add_ln83_2_fu_1107_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln83_fu_1074_p2">+, 0, 0, 19, 14, 14</column>
<column name="i_2_fu_736_p2">+, 0, 0, 15, 1, 7</column>
<column name="i_3_fu_905_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_4_fu_936_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_6_fu_1004_p2">+, 0, 0, 15, 1, 7</column>
<column name="i_7_fu_967_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_fu_874_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_1_fu_1121_p2">+, 0, 0, 15, 1, 7</column>
<column name="j_fu_845_p2">+, 0, 0, 15, 7, 1</column>
<column name="and_ln83_1_fu_1160_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln83_2_fu_1173_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln83_fu_1142_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state55_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state56_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state61_pp5_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln33_fu_724_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln35_fu_742_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln42_fu_868_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln48_fu_899_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln54_fu_930_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln60_fu_961_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln78_fu_992_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="icmp_ln80_fu_1010_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp5_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln38_1_fu_756_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln38_fu_748_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln83_1_fu_1165_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln83_2_fu_1177_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln83_3_fu_1016_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln83_4_fu_1024_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln83_fu_1147_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp5">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp5_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln83_1_fu_1155_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln83_fu_1127_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp5_iter7">9, 2, 1, 2</column>
<column name="ap_phi_mux_i5_0_phi_fu_592_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_i_0_phi_fu_515_p4">9, 2, 7, 14</column>
<column name="array_buffer_0_0_address0">21, 4, 10, 40</column>
<column name="array_buffer_0_0_ce0">15, 3, 1, 3</column>
<column name="array_buffer_0_0_ce1">9, 2, 1, 2</column>
<column name="array_buffer_0_0_d0">15, 3, 32, 96</column>
<column name="array_buffer_0_0_we0">15, 3, 1, 3</column>
<column name="array_buffer_0_1_address0">21, 4, 10, 40</column>
<column name="array_buffer_0_1_ce0">15, 3, 1, 3</column>
<column name="array_buffer_0_1_ce1">9, 2, 1, 2</column>
<column name="array_buffer_0_1_d0">15, 3, 32, 96</column>
<column name="array_buffer_0_1_we0">15, 3, 1, 3</column>
<column name="array_buffer_1_0_address0">21, 4, 10, 40</column>
<column name="array_buffer_1_0_ce0">15, 3, 1, 3</column>
<column name="array_buffer_1_0_ce1">9, 2, 1, 2</column>
<column name="array_buffer_1_0_we1">9, 2, 1, 2</column>
<column name="array_buffer_1_1_address0">21, 4, 10, 40</column>
<column name="array_buffer_1_1_ce0">15, 3, 1, 3</column>
<column name="array_buffer_1_1_ce1">9, 2, 1, 2</column>
<column name="array_buffer_1_1_we1">9, 2, 1, 2</column>
<column name="bondary_e_buffer_0_address0">15, 3, 5, 15</column>
<column name="bondary_e_buffer_0_ce0">15, 3, 1, 3</column>
<column name="bondary_e_buffer_0_ce1">9, 2, 1, 2</column>
<column name="bondary_e_buffer_1_address0">15, 3, 5, 15</column>
<column name="bondary_e_buffer_1_ce0">15, 3, 1, 3</column>
<column name="bondary_e_buffer_1_ce1">9, 2, 1, 2</column>
<column name="bondary_n_buffer_0_address0">15, 3, 5, 15</column>
<column name="bondary_n_buffer_0_ce0">15, 3, 1, 3</column>
<column name="bondary_n_buffer_1_address0">15, 3, 5, 15</column>
<column name="bondary_n_buffer_1_ce0">15, 3, 1, 3</column>
<column name="bondary_s_buffer_0_address0">15, 3, 5, 15</column>
<column name="bondary_s_buffer_0_ce0">15, 3, 1, 3</column>
<column name="bondary_s_buffer_1_address0">15, 3, 5, 15</column>
<column name="bondary_s_buffer_1_ce0">15, 3, 1, 3</column>
<column name="bondary_w_buffer_0_address0">15, 3, 5, 15</column>
<column name="bondary_w_buffer_0_ce0">15, 3, 1, 3</column>
<column name="bondary_w_buffer_0_ce1">9, 2, 1, 2</column>
<column name="bondary_w_buffer_1_address0">15, 3, 5, 15</column>
<column name="bondary_w_buffer_1_ce0">15, 3, 1, 3</column>
<column name="bondary_w_buffer_1_ce1">9, 2, 1, 2</column>
<column name="gmem_ARADDR">33, 6, 32, 192</column>
<column name="gmem_ARLEN">15, 3, 32, 96</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i1_0_reg_533">9, 2, 7, 14</column>
<column name="i2_0_reg_544">9, 2, 7, 14</column>
<column name="i3_0_reg_555">9, 2, 7, 14</column>
<column name="i4_0_reg_566">9, 2, 7, 14</column>
<column name="i5_0_reg_588">9, 2, 7, 14</column>
<column name="i_0_reg_511">9, 2, 7, 14</column>
<column name="indvar_flatten6_reg_577">9, 2, 13, 26</column>
<column name="indvar_flatten_reg_500">9, 2, 13, 26</column>
<column name="j6_0_reg_599">9, 2, 7, 14</column>
<column name="j_0_reg_522">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln38_1_reg_1253">31, 0, 31, 0</column>
<column name="add_ln38_2_reg_1262">12, 0, 12, 0</column>
<column name="add_ln83_1_reg_1403">31, 0, 31, 0</column>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp5_iter7">1, 0, 1, 0</column>
<column name="coef_ti_read_reg_1195">32, 0, 32, 0</column>
<column name="coef_tij_read_reg_1200">32, 0, 32, 0</column>
<column name="coef_tj_read_reg_1190">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_1352">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1211">30, 0, 32, 2</column>
<column name="gmem_addr_2_read_reg_1328">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1217">30, 0, 32, 2</column>
<column name="gmem_addr_3_read_reg_1304">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1223">30, 0, 32, 2</column>
<column name="gmem_addr_4_read_reg_1278">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1376">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1205">30, 0, 32, 2</column>
<column name="grp_Kernel64x64_fu_610_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_0_reg_533">7, 0, 7, 0</column>
<column name="i2_0_reg_544">7, 0, 7, 0</column>
<column name="i3_0_reg_555">7, 0, 7, 0</column>
<column name="i4_0_reg_566">7, 0, 7, 0</column>
<column name="i5_0_reg_588">7, 0, 7, 0</column>
<column name="i_0_reg_511">7, 0, 7, 0</column>
<column name="icmp_ln33_reg_1235">1, 0, 1, 0</column>
<column name="icmp_ln78_reg_1382">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_577">13, 0, 13, 0</column>
<column name="indvar_flatten_reg_500">13, 0, 13, 0</column>
<column name="iter_read_reg_1185">32, 0, 32, 0</column>
<column name="j6_0_reg_599">7, 0, 7, 0</column>
<column name="j_0_reg_522">7, 0, 7, 0</column>
<column name="lshr_ln1_reg_1323">6, 0, 6, 0</column>
<column name="lshr_ln1_reg_1323_pp2_iter1_reg">6, 0, 6, 0</column>
<column name="lshr_ln2_reg_1347">6, 0, 6, 0</column>
<column name="lshr_ln2_reg_1347_pp3_iter1_reg">6, 0, 6, 0</column>
<column name="lshr_ln3_reg_1371">6, 0, 6, 0</column>
<column name="lshr_ln3_reg_1371_pp4_iter1_reg">6, 0, 6, 0</column>
<column name="lshr_ln_reg_1299">6, 0, 6, 0</column>
<column name="lshr_ln_reg_1299_pp1_iter1_reg">6, 0, 6, 0</column>
<column name="p_cast_reg_1229">30, 0, 31, 1</column>
<column name="select_ln38_1_reg_1244">7, 0, 7, 0</column>
<column name="select_ln83_2_reg_1446">32, 0, 32, 0</column>
<column name="select_ln83_4_reg_1391">7, 0, 7, 0</column>
<column name="trunc_ln38_1_reg_1258">1, 0, 1, 0</column>
<column name="trunc_ln38_reg_1249">1, 0, 1, 0</column>
<column name="trunc_ln45_reg_1295">1, 0, 1, 0</column>
<column name="trunc_ln45_reg_1295_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln51_reg_1319">1, 0, 1, 0</column>
<column name="trunc_ln51_reg_1319_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln57_reg_1343">1, 0, 1, 0</column>
<column name="trunc_ln57_reg_1343_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln63_reg_1367">1, 0, 1, 0</column>
<column name="trunc_ln63_reg_1367_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln83_1_reg_1408">1, 0, 1, 0</column>
<column name="trunc_ln83_reg_1396">1, 0, 1, 0</column>
<column name="add_ln38_2_reg_1262">64, 32, 12, 0</column>
<column name="icmp_ln33_reg_1235">64, 32, 1, 0</column>
<column name="icmp_ln78_reg_1382">64, 32, 1, 0</column>
<column name="trunc_ln38_1_reg_1258">64, 32, 1, 0</column>
<column name="trunc_ln38_reg_1249">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, wrapper, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, wrapper, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, wrapper, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
