
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -226.60

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.11    1.11   library removal time
                                  1.11   data required time
-----------------------------------------------------------------------------
                                  1.11   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.83    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.18    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.12    2.08   library recovery time
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.90    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.46    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.65    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.90    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   35.90    0.01    0.03    0.24 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   30.42    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.27 ^ _16566_/A (BUF_X4)
    19   49.60    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.32 ^ _18259_/A (BUF_X2)
    10   22.59    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   25.06    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   30.28    0.04    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.76    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.63    0.02    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   39.52    0.19    0.22    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.67    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   22.33    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    3.95    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    3.71    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.34    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    4.07    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.21    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    2.09    0.02    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.78 v _21502_/A (INV_X1)
     1    3.43    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.20    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.30    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.51    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.90    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.53    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.52    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    5.09    0.03    0.06    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    7.27    0.02    0.06    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    5.72    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   10.63    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   19.27    0.02    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.50 ^ _24523_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.52 v _24523_/ZN (OAI21_X1)
                                         _01559_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.74    0.61    1.05 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.05   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.12    2.08   library recovery time
                                  2.08   data required time
-----------------------------------------------------------------------------
                                  2.08   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.90    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.46    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.65    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   48.90    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.02    0.02    0.21 ^ _16519_/A (BUF_X16)
    10   35.90    0.01    0.03    0.24 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.24 ^ _16520_/A (BUF_X8)
    10   30.42    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.27 ^ _16566_/A (BUF_X4)
    19   49.60    0.03    0.05    0.31 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.32 ^ _18259_/A (BUF_X2)
    10   22.59    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   25.06    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   30.28    0.04    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    1.76    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.75    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.63    0.02    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   39.52    0.19    0.22    0.90 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.19    0.02    0.92 ^ _20600_/A (MUX2_X1)
     7   17.67    0.04    0.10    1.02 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.02 ^ _20998_/A (BUF_X1)
    10   22.33    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.13 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.13 v _30197_/B (FA_X1)
     1    3.95    0.02    0.13    1.26 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.26 ^ _30199_/A (FA_X1)
     1    3.71    0.02    0.09    1.35 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.35 v _30202_/B (FA_X1)
     1    4.34    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    4.07    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.21    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    2.09    0.02    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.78 v _21502_/A (INV_X1)
     1    3.43    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.01    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.64    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    4.20    0.04    0.07    1.98 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.98 ^ _23682_/A2 (NOR2_X1)
     1    3.30    0.01    0.02    2.00 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    2.00 v _23683_/B2 (AOI21_X2)
     5   11.51    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.90    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.53    0.01    0.01    2.14 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.14 v _23969_/B2 (AOI221_X2)
     2    4.52    0.05    0.08    2.22 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.22 ^ _23970_/B (XNOR2_X1)
     1    5.09    0.03    0.06    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    7.27    0.02    0.06    2.33 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.33 ^ _23972_/B2 (AOI221_X2)
     1    5.72    0.03    0.03    2.36 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.36 v _23981_/A1 (NOR4_X2)
     4   10.63    0.08    0.09    2.45 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.45 ^ _23982_/A (BUF_X2)
    10   19.27    0.02    0.05    2.50 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.50 ^ _24523_/B2 (OAI21_X1)
     1    1.29    0.01    0.02    2.52 v _24523_/ZN (OAI21_X1)
                                         _01559_ (net)
                  0.01    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_20328_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22176_/ZN                             23.23   39.25  -16.02 (VIOLATED)
_18303_/ZN                             25.33   40.90  -15.57 (VIOLATED)
_20440_/ZN                             10.47   25.87  -15.40 (VIOLATED)
_18977_/ZN                             26.02   41.19  -15.17 (VIOLATED)
_22344_/ZN                             23.23   37.68  -14.45 (VIOLATED)
_18471_/ZN                             25.33   39.52  -14.20 (VIOLATED)
_27512_/ZN                             23.23   36.84  -13.61 (VIOLATED)
_17048_/Z                              25.33   38.82  -13.49 (VIOLATED)
_19924_/ZN                             25.33   38.67  -13.34 (VIOLATED)
_22073_/ZN                             23.23   36.52  -13.29 (VIOLATED)
_27504_/ZN                             23.23   36.47  -13.24 (VIOLATED)
_20328_/ZN                             16.02   29.15  -13.13 (VIOLATED)
_22217_/ZN                             23.23   35.75  -12.52 (VIOLATED)
_22089_/ZN                             23.23   35.47  -12.24 (VIOLATED)
_18417_/ZN                             26.02   38.24  -12.22 (VIOLATED)
_22133_/ZN                             23.23   35.40  -12.17 (VIOLATED)
_22284_/ZN                             23.23   35.31  -12.08 (VIOLATED)
_24776_/ZN                             16.02   28.01  -11.99 (VIOLATED)
_18225_/ZN                             26.02   37.59  -11.58 (VIOLATED)
_19553_/ZN                             26.02   37.02  -11.00 (VIOLATED)
_27522_/ZN                             23.23   34.15  -10.92 (VIOLATED)
_18358_/ZN                             25.33   36.11  -10.78 (VIOLATED)
_19183_/ZN                             26.70   37.06  -10.35 (VIOLATED)
_19731_/ZN                             26.02   36.35  -10.34 (VIOLATED)
_22052_/ZN                             23.23   32.74   -9.51 (VIOLATED)
_18055_/ZN                             28.99   38.50   -9.51 (VIOLATED)
_22363_/ZN                             26.05   35.45   -9.40 (VIOLATED)
_18215_/ZN                             26.02   34.57   -8.56 (VIOLATED)
_19370_/ZN                             26.02   34.56   -8.54 (VIOLATED)
_18429_/ZN                             26.02   34.48   -8.46 (VIOLATED)
_20147_/ZN                             10.47   18.90   -8.43 (VIOLATED)
_20890_/ZN                             16.02   24.25   -8.23 (VIOLATED)
_22911_/ZN                             10.47   18.47   -8.00 (VIOLATED)
_20318_/Z                              25.33   33.10   -7.77 (VIOLATED)
_20319_/Z                              25.33   32.91   -7.58 (VIOLATED)
_25831_/ZN                             10.47   17.83   -7.36 (VIOLATED)
_18028_/ZN                             26.02   33.19   -7.17 (VIOLATED)
_18615_/ZN                             28.99   35.80   -6.81 (VIOLATED)
_19863_/ZN                             25.33   32.00   -6.67 (VIOLATED)
_23322_/ZN                             10.47   16.99   -6.52 (VIOLATED)
_19421_/ZN                             25.33   31.16   -5.83 (VIOLATED)
_22301_/ZN                             10.47   16.08   -5.61 (VIOLATED)
_19681_/ZN                             25.33   30.80   -5.47 (VIOLATED)
_19965_/ZN                             25.33   30.79   -5.46 (VIOLATED)
_22360_/ZN                             10.47   15.71   -5.24 (VIOLATED)
_18603_/ZN                             26.02   31.18   -5.17 (VIOLATED)
_17534_/ZN                             13.81   18.48   -4.67 (VIOLATED)
_19384_/ZN                             26.70   30.89   -4.19 (VIOLATED)
_19781_/ZN                             25.33   29.36   -4.03 (VIOLATED)
_22868_/ZN                             10.47   14.12   -3.65 (VIOLATED)
_17229_/ZN                             16.02   19.36   -3.34 (VIOLATED)
_22831_/ZN                             10.47   13.80   -3.33 (VIOLATED)
_20352_/ZN                             16.02   19.09   -3.07 (VIOLATED)
_21844_/ZN                             10.47   13.10   -2.63 (VIOLATED)
_23147_/ZN                             25.33   27.89   -2.56 (VIOLATED)
_23367_/ZN                             16.02   18.52   -2.50 (VIOLATED)
_17872_/ZN                             25.33   27.66   -2.33 (VIOLATED)
_20148_/ZN                             10.47   12.66   -2.19 (VIOLATED)
_27336_/ZN                             25.33   27.42   -2.09 (VIOLATED)
_21836_/ZN                             10.47   12.28   -1.80 (VIOLATED)
_23513_/ZN                             13.81   15.59   -1.78 (VIOLATED)
_22195_/ZN                             16.02   17.02   -0.99 (VIOLATED)
_17917_/ZN                             25.33   25.54   -0.21 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.06241568550467491

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3144

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.021940231323242

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6897

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1165

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 987

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.05    0.24 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.31 ^ _16566_/Z (BUF_X4)
   0.05    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _18432_/Z (MUX2_X1)
   0.03    0.60 ^ _18433_/ZN (NOR2_X1)
   0.01    0.62 v _18436_/ZN (NOR3_X1)
   0.05    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.22    0.90 ^ _18471_/ZN (AOI21_X1)
   0.12    1.02 ^ _20600_/Z (MUX2_X1)
   0.08    1.10 ^ _20998_/Z (BUF_X1)
   0.03    1.13 v _21067_/ZN (NAND2_X1)
   0.13    1.26 ^ _30197_/S (FA_X1)
   0.09    1.35 v _30199_/S (FA_X1)
   0.13    1.47 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.78 v _30212_/S (FA_X1)
   0.02    1.80 ^ _21502_/ZN (INV_X1)
   0.04    1.84 ^ _30538_/S (HA_X1)
   0.04    1.88 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.98 ^ _23633_/ZN (NOR3_X1)
   0.02    2.00 v _23682_/ZN (NOR2_X1)
   0.05    2.05 ^ _23683_/ZN (AOI21_X2)
   0.07    2.12 ^ _23908_/ZN (AND4_X1)
   0.01    2.14 v _23966_/ZN (NOR2_X1)
   0.08    2.22 ^ _23969_/ZN (AOI221_X2)
   0.06    2.27 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.33 ^ _23971_/Z (MUX2_X1)
   0.03    2.36 v _23972_/ZN (AOI221_X2)
   0.09    2.45 ^ _23981_/ZN (NOR4_X2)
   0.05    2.50 ^ _23982_/Z (BUF_X2)
   0.02    2.52 v _24523_/ZN (OAI21_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[351]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5232

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3647

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.453868

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.45e-03   1.56e-04   1.27e-02  16.3%
Combinational          2.99e-02   3.48e-02   4.29e-04   6.51e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.66e-02   5.85e-04   7.82e-02 100.0%
                          52.4%      46.8%       0.7%
