
---------- Begin Simulation Statistics ----------
final_tick                               787739548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 599294                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855988                       # Number of bytes of host memory used
host_op_rate                                   602415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2098.30                       # Real time elapsed on the host
host_tick_rate                              124755841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500005                       # Number of instructions simulated
sim_ops                                    1264048812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.261776                       # Number of seconds simulated
sim_ticks                                261775530000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7526162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15052317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.989545                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      21127039                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     21129248                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       168511                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     21276718                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            7                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          167                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          160                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      21279538                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           522                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        61105635                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       61188423                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       168153                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         20323898                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     17443626                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1786604                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250082928                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    251678896                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    523173163                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.481062                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.670515                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    463621838     88.62%     88.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     19604194      3.75%     92.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      5678104      1.09%     93.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      3898933      0.75%     94.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3901588      0.75%     94.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1804846      0.34%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5698133      1.09%     96.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1521901      0.29%     96.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     17443626      3.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    523173163                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          328                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       148277321                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            76341480                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     65219443     25.91%     25.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        44696      0.02%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     25236952     10.03%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          144      0.00%     35.96% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     30737780     12.21%     48.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     20688148      8.22%     56.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5279349      2.10%     58.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc       554131      0.22%     58.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt       529217      0.21%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     76341480     30.33%     89.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     27047363     10.75%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    251678896                       # Class of committed instruction
system.switch_cpus_1.commit.refs            103388843                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       184940595                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           251595970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.094204                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.094204                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    478550701                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     20499129                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    255118532                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10456729                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        18513370                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       170155                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1569                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     15802183                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          21279538                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        26114110                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           497155558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            258741782                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        341028                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.040645                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     26166805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     21127568                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.494205                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    523493149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.497382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.689954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      472936333     90.34%     90.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3383758      0.65%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5398809      1.03%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        5975302      1.14%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8252065      1.58%     94.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2945152      0.56%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4916516      0.94%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6446207      1.23%     97.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       13239007      2.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    523493149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 57911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       212000                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       20386237                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop               84423                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.628874                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          180750166                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         27066352                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     141902884                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     76938478                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        57986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     27240361                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    253407750                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    153683814                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       197511                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    329247837                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       917149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     66171808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       170155                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     67864903                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5182581                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        31623                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2623                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3111                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       596990                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       192990                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2623                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       210935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       264605646                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           251938516                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.713823                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       188881583                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.481211                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            251988073                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      422757070                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      45728497                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.477508                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.477508                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     65495400     19.88%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        45287      0.01%     19.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            6      0.00%     19.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     25238450      7.66%     27.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     27.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          180      0.00%     27.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     30742466      9.33%     36.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     20689188      6.28%     43.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5279373      1.60%     44.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc       556152      0.17%     44.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt       529218      0.16%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            8      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           16      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           18      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          140      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     45.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    153798180     46.68%     91.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     27071256      8.22%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    329445354                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          70300177                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.213389                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         14247      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          723      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             3      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       180771      0.26%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     19049761     27.10%     27.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      6248038      8.89%     36.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     16958665     24.12%     60.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      2505087      3.56%     63.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt      5629675      8.01%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     71.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     19667983     27.98%     99.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        45224      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     67928837                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    659131459                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     66968238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     67826471                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        253323324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       329445354                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      1727249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       179052                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5484629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    523493149                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.629321                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.328733                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    388148351     74.15%     74.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     52849872     10.10%     84.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31330752      5.98%     90.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     13908901      2.66%     92.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     22780137      4.35%     97.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      8287540      1.58%     98.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      4158446      0.79%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1534849      0.29%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       494301      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    523493149                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.629252                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    331816687                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    593731621                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    184970278                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    187226639                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      5537542                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5376670                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     76938478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     27240361                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     775906012                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes     82475507                       # number of misc regfile writes
system.switch_cpus_1.numCycles              523551060                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     230835904                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    348968063                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     45195659                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       16736153                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    205918825                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       219729                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1002554517                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    254017830                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    352084675                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        27132983                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     23206396                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       170155                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    248594275                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        3116418                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    271754946                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        23668                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          286                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       105903489                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    213215576                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          759195037                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         507251197                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      211784588                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     160155554                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8894869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2507618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17789739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2507618                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            5788347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2257342                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5268820                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1737768                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1737768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5788347                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            40                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22578432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22578432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    626141248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               626141248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7526155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7526155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7526155                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25540634000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        40121148250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 787739548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6681607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5324207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          807                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12070782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2213098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2213098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           807                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6680800                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26682188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26684609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    765488832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              765592128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8500927                       # Total snoops (count)
system.tol2bus.snoopTraffic                 144469888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17395797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14888179     85.58%     85.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2507618     14.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17395797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11962541500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13340929500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1210999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           76                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1368514                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1368590                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           76                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1368514                       # number of overall hits
system.l2.overall_hits::total                 1368590                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          731                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      7525384                       # number of demand (read+write) misses
system.l2.demand_misses::total                7526115                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          731                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      7525384                       # number of overall misses
system.l2.overall_misses::total               7526115                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     59959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 685493561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     685553520000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     59959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 685493561000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    685553520000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8893898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8894705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8893898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8894705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.905824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.846129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846134                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.905824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.846129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846134                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82023.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91090.841477                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91089.960757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82023.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91090.841477                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91089.960757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2257342                       # number of writebacks
system.l2.writebacks::total                   2257342                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      7525384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7526115                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      7525384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7526115                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 610239720002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 610292369002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 610239720002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 610292369002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.905824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.846129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.846134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.905824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.846129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.846134                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72023.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81090.841345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81089.960624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72023.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81090.841345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81089.960624                       # average overall mshr miss latency
system.l2.replacements                        8500927                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3066865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3066865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3066865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3066865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          807                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              807                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          807                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          807                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1532853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1532853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       475330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                475330                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1737768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1737768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 152305663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152305663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2213098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2213098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.785220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785220                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87644.417149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87644.417149                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1737768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1737768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 134927982502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134927982502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.785220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77644.416575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77644.416575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     59959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.905824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82023.255814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82023.255814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.905824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72023.255814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72023.255814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       893184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            893184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      5787616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5787616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 533187897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 533187897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      6680800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6680800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.866306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92125.651996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92125.651996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      5787616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5787616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 475311737500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 475311737500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.866306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82125.651996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82125.651996                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               125                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              40                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.242424                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.242424                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       767500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       767500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.242424                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.242424                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19187.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19187.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.997874                       # Cycle average of tags in use
system.l2.tags.total_refs                    16259192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8502076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.912379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.865834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.080162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.066192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   925.985686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.095572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.904283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 150818964                       # Number of tag accesses
system.l2.tags.data_accesses                150818964                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        46784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    481624576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          481671360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    144469888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       144469888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      7525384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7526115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2257342                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2257342                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       178718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1839838032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1840016750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       178718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           178718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      551884617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            551884617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      551884617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       178718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1839838032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2391901367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2256746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   7428095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002416640500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       138562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       138562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15625950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2122276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7526115                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2257342                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7526115                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2257342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   596                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            479037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            470946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            471336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            463668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            472422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            452901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            465110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            478371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            455361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            464595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           479461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           444654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           434054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           450748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           472310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           473852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            131546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            134762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            125456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            164927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            189649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            144279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            172497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           148027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           118680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           118642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           127192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           136124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           135924                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 161077309250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                37144130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            300367796750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21682.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40432.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5289248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1941701                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7526115                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2257342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2642914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2559378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1673550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  552931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 139584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 142968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 143441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 144112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 143861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 145708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 145754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 147840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 144772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 145607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 139453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 139559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2454591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.536749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.149953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.460697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1592274     64.87%     64.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       214930      8.76%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95984      3.91%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75605      3.08%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67243      2.74%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43649      1.78%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34823      1.42%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40226      1.64%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       289857     11.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2454591                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       138562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.613660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.304266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.863147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       138560    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        138562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       138562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.827806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           121398     87.61%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3108      2.24%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7550      5.45%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4705      3.40%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1614      1.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              172      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        138562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              475444864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6226496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               144430272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               481671360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            144469888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1816.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       551.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1840.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    551.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  261786690000                       # Total gap between requests
system.mem_ctrls.avgGap                      26758.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        46784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    475398080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    144430272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 178718.003168592579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1816052401.842143297195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 551733280.799775362015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      7525384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2257342                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     22504000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 300345292750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6472117916500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     30785.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39910.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2867141.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8700439860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4624378275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26239749900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5749125300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20664196800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     114477295200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4119870720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       184575056055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.089036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9114599500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8741200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 243919730500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8825404140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4690794570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26802067740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6030968760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20664196800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     114451272990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4141784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       185606489160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        709.029179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9156721750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8741200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 243877608250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     26113111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1033641034                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     26113111                       # number of overall hits
system.cpu.icache.overall_hits::total      1033641034                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total          4617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     74267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     74267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74267500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     26114108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1033645651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     26114108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1033645651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 74490.972919                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16085.661685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 74490.972919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16085.661685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1132                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3915                       # number of writebacks
system.cpu.icache.writebacks::total              3915                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          807                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          807                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          807                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          807                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     62018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     62018000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62018000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76850.061958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76850.061958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76850.061958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76850.061958                       # average overall mshr miss latency
system.cpu.icache.replacements                   3915                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     26113111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1033641034                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     74267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     26114108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1033645651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 74490.972919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16085.661685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          807                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          807                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     62018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76850.061958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76850.061958                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.929900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1033645461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          233486.663881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.360650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    50.569249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.899142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.098768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4134587031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4134587031                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2836887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     64849796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        419009752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2836887                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     64849805                       # number of overall hits
system.cpu.dcache.overall_hits::total       419009939                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       227316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     38940263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       94424204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       227316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     38940263                       # number of overall misses
system.cpu.dcache.overall_misses::total      94424213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13128005500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 2398786289682                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2411914295182                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13128005500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 2398786289682                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2411914295182                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3064203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    103790059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    513433956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3064203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    103790068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    513434152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.375183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.183907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.074184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.375183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.183907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57752.228176                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 61601.697186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25543.390286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57752.228176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 61601.697186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25543.387851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    238231082                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     20470712                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5106240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          156404                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.654893                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.883558                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     25955820                       # number of writebacks
system.cpu.dcache.writebacks::total          25955820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     30046200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     30046200                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     30046200                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     30046200                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       227316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      8894063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9121379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       227316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      8894063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9121379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12900689500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 715249207267                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 728149896767                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12900689500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 715249207267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 728149896767                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.085693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017765                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.074184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.085693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017765                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56752.228176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80418.725083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79828.926829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56752.228176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80418.725083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79828.926829                       # average overall mshr miss latency
system.cpu.dcache.replacements               64377504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2078057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     50518805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       294287847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       176308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     26223891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      61776106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10901991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1618909199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1629811190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2254365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     76742696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356063953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.078207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.341712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61834.919573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 61734.133924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26382.549752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     19543079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     19543079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       176308                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      6680812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6857120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10725683000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 553616594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 564342277000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.078207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.087055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60834.919573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 82866.662615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82300.189730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       758830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     14330991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      124721861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        51008                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     12716372                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     32647971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2226014500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 779877090682                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 782103105182                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       809838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     27047363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    157369832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.062985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.470152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.207460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43640.497569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 61328.584181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23955.641996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     10503121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10503121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        51008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2213251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2264259                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2175006500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 161632613267                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 163807619767                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.062985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.081829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42640.497569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 73029.499712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72344.912736                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            9                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           187                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.978467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           483388282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          64378016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.508592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   326.612567                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    15.228650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   170.137249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.637915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.332299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2118115944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2118115944                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 787739548000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 285251347500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
