<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/impl/gwsynthesis/Functional_60FPS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tallguydesi/Documents/Dino-Game-128x64-OLED-using-FPGA/src/Functional_60FPS.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec  5 06:37:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>666</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>529</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>7</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">28.444(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>frameNumbers[0]</td>
<td>50.000(MHz)</td>
<td>76.118(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>score_tick</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">34.634(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-110.295</td>
<td>8</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frameNumbers[0]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>score_tick</td>
<td>Setup</td>
<td>-95.762</td>
<td>14</td>
</tr>
<tr>
<td>score_tick</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-37.195</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_4_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>59.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-37.035</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_1_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>59.266</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-36.485</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_7_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>58.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-35.624</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_2_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>57.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-35.525</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_3_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>57.756</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-35.375</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_0_s8/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>57.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-35.117</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_5_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>57.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-34.787</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/currentState_0_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>54.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-34.787</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/currentState_1_s0/CE</td>
<td>score_tick:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>54.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-34.250</td>
<td>patternGen/score_12_s4/Q</td>
<td>driver/dataToSend_6_s7/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-2.661</td>
<td>56.481</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.873</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_12_s4/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.798</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_8_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.213</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_11_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.813</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.089</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_10_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.032</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_9_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.014</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_7_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.949</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_13_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.004</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_6_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.773</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_5_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.810</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_4_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>25.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.381</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_3_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.951</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_2_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.415</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_1_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.461</td>
<td>patternGen/score_12_s4/Q</td>
<td>patternGen/score_0_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>23.061</td>
</tr>
<tr>
<td>25</td>
<td>3.389</td>
<td>driver/frameWaitCounter_4_s0/Q</td>
<td>patternGen/n95_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.551</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.967</td>
<td>score_counter_only/n45_s2/I0</td>
<td>score_counter_only/score_clock_s1/D</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.099</td>
<td>driver/n947_s14/I0</td>
<td>driver/frameNumber_0_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>1.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.244</td>
<td>driver/n947_s14/I0</td>
<td>patternGen/n95_s0/A[0]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.555</td>
<td>driver/n946_s14/I2</td>
<td>driver/frameNumber_1_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.786</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.385</td>
<td>driver/n945_s14/I1</td>
<td>driver/frameNumber_2_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>2.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.137</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_5_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.077</td>
<td>driver/n945_s14/I1</td>
<td>patternGen/n95_s0/A[2]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.188</td>
</tr>
<tr>
<td>8</td>
<td>0.055</td>
<td>driver/n946_s14/I2</td>
<td>patternGen/n95_s0/A[1]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.320</td>
</tr>
<tr>
<td>9</td>
<td>0.085</td>
<td>driver/n944_s15/I1</td>
<td>driver/frameNumber_3_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.426</td>
</tr>
<tr>
<td>10</td>
<td>0.094</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_4_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.435</td>
</tr>
<tr>
<td>11</td>
<td>0.560</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_3_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>12</td>
<td>0.560</td>
<td>driver/dataToSend_0_s3/Q</td>
<td>driver/dataToSend_1_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>13</td>
<td>0.606</td>
<td>driver/n943_s15/I1</td>
<td>driver/frameNumber_6_s1/D</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.947</td>
</tr>
<tr>
<td>14</td>
<td>0.645</td>
<td>patternGen/score_13_s3/Q</td>
<td>patternGen/numerics_numerics_0_0_s/AD[9]</td>
<td>score_tick:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.010</td>
<td>2.839</td>
</tr>
<tr>
<td>15</td>
<td>0.683</td>
<td>driver/n943_s15/I1</td>
<td>patternGen/n95_s0/A[5]</td>
<td>frameNumbers[0]:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-3.311</td>
<td>3.947</td>
</tr>
<tr>
<td>16</td>
<td>0.690</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>patternGen/prevFrame_0_s0/D</td>
<td>frameNumbers[0]:[R]</td>
<td>frameNumbers[0]:[R]</td>
<td>0.000</td>
<td>-1.301</td>
<td>1.992</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>jump_inst/jumpCounter_0_s0/Q</td>
<td>jump_inst/jumpCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>driver/cs_s4/Q</td>
<td>driver/cs_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>driver/frameWaitCounter_0_s1/Q</td>
<td>driver/frameWaitCounter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>patternGen/score_1_s3/Q</td>
<td>patternGen/score_1_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>patternGen/score_5_s3/Q</td>
<td>patternGen/score_5_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>score_counter_only/counter_0_s0/Q</td>
<td>score_counter_only/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>driver/commandIndex_7_s1/Q</td>
<td>driver/commandIndex_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>patternGen/score_0_s3/Q</td>
<td>patternGen/score_0_s3/D</td>
<td>score_tick:[R]</td>
<td>score_tick:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>driver/commandIndex_5_s1/Q</td>
<td>driver/commandIndex_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/sdin_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>56.698</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>driver/n971_s20/I2</td>
</tr>
<tr>
<td>57.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">driver/n971_s20/F</td>
</tr>
<tr>
<td>58.618</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>driver/n971_s11/I3</td>
</tr>
<tr>
<td>59.650</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" background: #97FFFF;">driver/n971_s11/F</td>
</tr>
<tr>
<td>60.140</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/n971_s9/I1</td>
</tr>
<tr>
<td>61.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">driver/n971_s9/F</td>
</tr>
<tr>
<td>61.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_4_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_4_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_4_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>driver/dataToSend_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.868, 53.626%; route: 27.100, 45.603%; tC2Q: 0.458, 0.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>56.698</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>driver/n974_s16/I2</td>
</tr>
<tr>
<td>57.724</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">driver/n974_s16/F</td>
</tr>
<tr>
<td>58.143</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>driver/n974_s11/I0</td>
</tr>
<tr>
<td>59.242</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">driver/n974_s11/F</td>
</tr>
<tr>
<td>60.047</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>driver/n974_s9/I1</td>
</tr>
<tr>
<td>61.079</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">driver/n974_s9/F</td>
</tr>
<tr>
<td>61.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>driver/dataToSend_1_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_1_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>driver/dataToSend_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.795, 53.648%; route: 27.013, 45.579%; tC2Q: 0.458, 0.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-36.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>56.698</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>driver/n968_s15/I2</td>
</tr>
<tr>
<td>57.730</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">driver/n968_s15/F</td>
</tr>
<tr>
<td>58.067</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>driver/n968_s10/I3</td>
</tr>
<tr>
<td>58.693</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">driver/n968_s10/F</td>
</tr>
<tr>
<td>59.497</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>driver/n968_s9/I0</td>
</tr>
<tr>
<td>60.529</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">driver/n968_s9/F</td>
</tr>
<tr>
<td>60.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_7_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>driver/dataToSend_7_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_7_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>driver/dataToSend_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.328, 53.355%; route: 26.930, 45.865%; tC2Q: 0.458, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>57.998</td>
<td>2.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>driver/n973_s12/I2</td>
</tr>
<tr>
<td>58.623</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" background: #97FFFF;">driver/n973_s12/F</td>
</tr>
<tr>
<td>59.042</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>driver/n973_s9/I2</td>
</tr>
<tr>
<td>59.668</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">driver/n973_s9/F</td>
</tr>
<tr>
<td>59.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>driver/dataToSend_2_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_2_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>driver/dataToSend_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.889, 51.661%; route: 27.508, 47.547%; tC2Q: 0.458, 0.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>56.698</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>driver/n972_s16/I1</td>
</tr>
<tr>
<td>57.500</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">driver/n972_s16/F</td>
</tr>
<tr>
<td>57.919</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>driver/n972_s11/I3</td>
</tr>
<tr>
<td>58.741</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">driver/n972_s11/F</td>
</tr>
<tr>
<td>58.747</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>driver/n972_s9/I1</td>
</tr>
<tr>
<td>59.569</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">driver/n972_s9/F</td>
</tr>
<tr>
<td>59.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>driver/dataToSend_3_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_3_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>driver/dataToSend_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.084, 53.819%; route: 26.214, 45.387%; tC2Q: 0.458, 0.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>56.528</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>driver/n975_s18/I3</td>
</tr>
<tr>
<td>57.153</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">driver/n975_s18/F</td>
</tr>
<tr>
<td>57.572</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>driver/n975_s13/I0</td>
</tr>
<tr>
<td>58.374</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">driver/n975_s13/F</td>
</tr>
<tr>
<td>58.793</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>driver/n975_s9/I3</td>
</tr>
<tr>
<td>59.419</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">driver/n975_s9/F</td>
</tr>
<tr>
<td>59.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>driver/dataToSend_0_s8/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_0_s8</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>driver/dataToSend_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.691, 53.277%; route: 26.457, 45.927%; tC2Q: 0.458, 0.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>57.024</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>driver/n970_s13/I0</td>
</tr>
<tr>
<td>58.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">driver/n970_s13/F</td>
</tr>
<tr>
<td>58.128</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>driver/n970_s9/I3</td>
</tr>
<tr>
<td>59.160</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">driver/n970_s9/F</td>
</tr>
<tr>
<td>59.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_5_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>driver/dataToSend_5_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_5_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>driver/dataToSend_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.769, 53.653%; route: 26.121, 45.548%; tC2Q: 0.458, 0.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.083</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/currentState_1_s12/I2</td>
</tr>
<tr>
<td>51.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s12/F</td>
</tr>
<tr>
<td>51.941</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/currentState_1_s7/I1</td>
</tr>
<tr>
<td>53.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>53.046</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>patternGen/currentState_1_s91/I1</td>
</tr>
<tr>
<td>53.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s91/F</td>
</tr>
<tr>
<td>55.157</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>patternGen/currentState_1_s3/I1</td>
</tr>
<tr>
<td>56.183</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>56.526</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">patternGen/currentState_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>patternGen/currentState_0_s0/CLK</td>
</tr>
<tr>
<td>21.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_0_s0</td>
</tr>
<tr>
<td>21.739</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>patternGen/currentState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.444, 53.814%; route: 24.811, 45.348%; tC2Q: 0.458, 0.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>56.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.083</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>patternGen/currentState_1_s12/I2</td>
</tr>
<tr>
<td>51.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s12/F</td>
</tr>
<tr>
<td>51.941</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>patternGen/currentState_1_s7/I1</td>
</tr>
<tr>
<td>53.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s7/F</td>
</tr>
<tr>
<td>53.046</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>patternGen/currentState_1_s91/I1</td>
</tr>
<tr>
<td>53.868</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s91/F</td>
</tr>
<tr>
<td>55.157</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>patternGen/currentState_1_s3/I1</td>
</tr>
<tr>
<td>56.183</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s3/F</td>
</tr>
<tr>
<td>56.526</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">patternGen/currentState_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>patternGen/currentState_1_s0/CLK</td>
</tr>
<tr>
<td>21.783</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/currentState_1_s0</td>
</tr>
<tr>
<td>21.739</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>patternGen/currentState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.444, 53.814%; route: 24.811, 45.348%; tC2Q: 0.458, 0.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>28.289</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/B[6]</td>
</tr>
<tr>
<td>28.794</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n95_s0/DOUT[11]</td>
</tr>
<tr>
<td>29.625</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>patternGen/currentState_1_s42/I0</td>
</tr>
<tr>
<td>30.724</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s42/F</td>
</tr>
<tr>
<td>32.187</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>patternGen/currentState_1_s49/I0</td>
</tr>
<tr>
<td>33.248</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s49/F</td>
</tr>
<tr>
<td>33.679</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>patternGen/currentState_1_s63/I1</td>
</tr>
<tr>
<td>34.778</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s63/F</td>
</tr>
<tr>
<td>35.609</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][B]</td>
<td>patternGen/currentState_1_s54/I0</td>
</tr>
<tr>
<td>36.670</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C12[2][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s54/F</td>
</tr>
<tr>
<td>37.093</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>patternGen/currentState_1_s39/I3</td>
</tr>
<tr>
<td>38.125</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s39/F</td>
</tr>
<tr>
<td>38.461</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>patternGen/currentState_1_s27/I0</td>
</tr>
<tr>
<td>39.560</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s27/F</td>
</tr>
<tr>
<td>40.881</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>patternGen/currentState_1_s22/I1</td>
</tr>
<tr>
<td>41.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s22/F</td>
</tr>
<tr>
<td>42.006</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>driver/n969_s98/I0</td>
</tr>
<tr>
<td>42.828</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">driver/n969_s98/F</td>
</tr>
<tr>
<td>44.122</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>driver/n969_s80/I1</td>
</tr>
<tr>
<td>45.221</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C19[1][B]</td>
<td style=" background: #97FFFF;">driver/n969_s80/F</td>
</tr>
<tr>
<td>45.232</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>patternGen/currentState_1_s15/I3</td>
</tr>
<tr>
<td>46.331</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s15/F</td>
</tr>
<tr>
<td>47.659</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][B]</td>
<td>driver/n969_s51/I0</td>
</tr>
<tr>
<td>48.758</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C20[3][B]</td>
<td style=" background: #97FFFF;">driver/n969_s51/F</td>
</tr>
<tr>
<td>50.563</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>patternGen/currentState_1_s13/I1</td>
</tr>
<tr>
<td>51.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s13/F</td>
</tr>
<tr>
<td>52.174</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>patternGen/currentState_1_s8/I0</td>
</tr>
<tr>
<td>53.273</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">patternGen/currentState_1_s8/F</td>
</tr>
<tr>
<td>54.093</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>driver/n969_s17/I1</td>
</tr>
<tr>
<td>54.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">driver/n969_s17/F</td>
</tr>
<tr>
<td>54.725</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>driver/n969_s10/I3</td>
</tr>
<tr>
<td>55.547</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">driver/n969_s10/F</td>
</tr>
<tr>
<td>57.667</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>driver/n969_s9/I0</td>
</tr>
<tr>
<td>58.293</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">driver/n969_s9/F</td>
</tr>
<tr>
<td>58.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_6_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>driver/dataToSend_6_s7/CLK</td>
</tr>
<tr>
<td>24.444</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/dataToSend_6_s7</td>
</tr>
<tr>
<td>24.044</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>driver/dataToSend_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.264, 51.812%; route: 26.759, 47.376%; tC2Q: 0.458, 0.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.466</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>27.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>27.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>27.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>27.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>27.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>27.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>27.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C16[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>28.200</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/SUM</td>
</tr>
<tr>
<td>29.659</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/n361_s5/I0</td>
</tr>
<tr>
<td>30.285</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n361_s5/F</td>
</tr>
<tr>
<td>30.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.257, 53.585%; route: 12.757, 44.805%; tC2Q: 0.458, 1.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.972</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/SUM</td>
</tr>
<tr>
<td>29.111</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>patternGen/n365_s5/I1</td>
</tr>
<tr>
<td>30.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n365_s5/F</td>
</tr>
<tr>
<td>30.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>patternGen/score_8_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>patternGen/score_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.502, 54.589%; route: 12.437, 43.797%; tC2Q: 0.458, 1.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.466</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>27.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>27.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>27.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>27.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>27.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>28.108</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/SUM</td>
</tr>
<tr>
<td>28.527</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>patternGen/n362_s5/I1</td>
</tr>
<tr>
<td>29.626</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n362_s5/F</td>
</tr>
<tr>
<td>29.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>patternGen/score_11_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>patternGen/score_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.638, 56.225%; route: 11.717, 42.127%; tC2Q: 0.458, 1.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.466</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>27.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>27.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>27.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>28.051</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/SUM</td>
</tr>
<tr>
<td>28.470</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/n363_s5/I1</td>
</tr>
<tr>
<td>29.502</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n363_s5/F</td>
</tr>
<tr>
<td>29.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/score_10_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>patternGen/score_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.514, 56.029%; route: 11.717, 42.316%; tC2Q: 0.458, 1.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.466</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>27.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>27.994</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/SUM</td>
</tr>
<tr>
<td>28.413</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/n364_s5/I1</td>
</tr>
<tr>
<td>29.445</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n364_s5/F</td>
</tr>
<tr>
<td>29.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/score_9_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>patternGen/score_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.457, 55.938%; route: 11.717, 42.403%; tC2Q: 0.458, 1.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>26.670</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>27.220</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/COUT</td>
</tr>
<tr>
<td>27.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/CIN</td>
</tr>
<tr>
<td>27.783</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/SUM</td>
</tr>
<tr>
<td>28.604</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>patternGen/n366_s5/I1</td>
</tr>
<tr>
<td>29.426</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n366_s5/F</td>
</tr>
<tr>
<td>29.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>patternGen/score_7_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>patternGen/score_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.698, 56.849%; route: 11.457, 41.491%; tC2Q: 0.458, 1.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.408</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>patternGen/speedFactor_7_s2/I0</td>
</tr>
<tr>
<td>26.034</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s2/F</td>
</tr>
<tr>
<td>26.859</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td>patternGen/n351_s/I1</td>
</tr>
<tr>
<td>27.409</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n351_s/COUT</td>
</tr>
<tr>
<td>27.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td>patternGen/n350_s/CIN</td>
</tr>
<tr>
<td>27.466</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n350_s/COUT</td>
</tr>
<tr>
<td>27.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[1][B]</td>
<td>patternGen/n349_s/CIN</td>
</tr>
<tr>
<td>27.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n349_s/COUT</td>
</tr>
<tr>
<td>27.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][A]</td>
<td>patternGen/n348_s/CIN</td>
</tr>
<tr>
<td>27.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n348_s/COUT</td>
</tr>
<tr>
<td>27.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[2][B]</td>
<td>patternGen/n347_s/CIN</td>
</tr>
<tr>
<td>27.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n347_s/COUT</td>
</tr>
<tr>
<td>27.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C16[0][A]</td>
<td>patternGen/n346_s/CIN</td>
</tr>
<tr>
<td>27.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n346_s/COUT</td>
</tr>
<tr>
<td>27.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C16[0][B]</td>
<td>patternGen/n345_s/CIN</td>
</tr>
<tr>
<td>28.257</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n345_s/SUM</td>
</tr>
<tr>
<td>28.263</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/n360_s5/I1</td>
</tr>
<tr>
<td>29.362</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n360_s5/F</td>
</tr>
<tr>
<td>29.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/score_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.787, 57.305%; route: 11.304, 41.031%; tC2Q: 0.458, 1.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>patternGen/speedFactor_7_s7/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_7_s7/F</td>
</tr>
<tr>
<td>25.077</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>patternGen/speedFactor_6_s6/I1</td>
</tr>
<tr>
<td>26.176</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_6_s6/F</td>
</tr>
<tr>
<td>26.670</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C15[0][A]</td>
<td>patternGen/n352_s/I1</td>
</tr>
<tr>
<td>27.371</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n352_s/SUM</td>
</tr>
<tr>
<td>27.790</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/n367_s5/I1</td>
</tr>
<tr>
<td>28.416</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n367_s5/F</td>
</tr>
<tr>
<td>28.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">patternGen/score_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_6_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>patternGen/score_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.090, 56.722%; route: 11.055, 41.556%; tC2Q: 0.458, 1.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>21.394</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][A]</td>
<td>patternGen/speedFactor_4_s23/I2</td>
</tr>
<tr>
<td>22.019</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C17[3][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_4_s23/F</td>
</tr>
<tr>
<td>22.440</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>patternGen/speedFactor_5_s24/I3</td>
</tr>
<tr>
<td>23.472</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s24/F</td>
</tr>
<tr>
<td>23.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>patternGen/speedFactor_5_s25/I3</td>
</tr>
<tr>
<td>24.582</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s25/F</td>
</tr>
<tr>
<td>25.876</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[2][B]</td>
<td>patternGen/n353_s/I1</td>
</tr>
<tr>
<td>26.577</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n353_s/SUM</td>
</tr>
<tr>
<td>27.363</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/n368_s5/I1</td>
</tr>
<tr>
<td>28.185</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n368_s5/F</td>
</tr>
<tr>
<td>28.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/score_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.187, 53.795%; route: 11.727, 44.467%; tC2Q: 0.458, 1.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>23.049</td>
<td>2.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>patternGen/speedFactor_3_s29/I2</td>
</tr>
<tr>
<td>23.851</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s29/F</td>
</tr>
<tr>
<td>24.274</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>patternGen/n355_s/I1</td>
</tr>
<tr>
<td>24.824</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/COUT</td>
</tr>
<tr>
<td>24.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[2][A]</td>
<td>patternGen/n354_s/CIN</td>
</tr>
<tr>
<td>25.387</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/n354_s/SUM</td>
</tr>
<tr>
<td>26.191</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>patternGen/n369_s5/I1</td>
</tr>
<tr>
<td>27.223</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n369_s5/F</td>
</tr>
<tr>
<td>27.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>patternGen/score_4_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>patternGen/score_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.855, 50.589%; route: 12.097, 47.607%; tC2Q: 0.458, 1.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>23.049</td>
<td>2.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>patternGen/speedFactor_3_s29/I2</td>
</tr>
<tr>
<td>23.851</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s29/F</td>
</tr>
<tr>
<td>24.274</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][B]</td>
<td>patternGen/n355_s/I1</td>
</tr>
<tr>
<td>24.975</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n355_s/SUM</td>
</tr>
<tr>
<td>25.761</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>patternGen/n370_s5/I1</td>
</tr>
<tr>
<td>26.793</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n370_s5/F</td>
</tr>
<tr>
<td>26.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">patternGen/score_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>patternGen/score_3_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>patternGen/score_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.443, 49.811%; route: 12.079, 48.355%; tC2Q: 0.458, 1.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>22.564</td>
<td>2.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/speedFactor_1_s5/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_1_s5/F</td>
</tr>
<tr>
<td>23.608</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>patternGen/n357_s/I1</td>
</tr>
<tr>
<td>24.158</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n357_s/COUT</td>
</tr>
<tr>
<td>24.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[1][A]</td>
<td>patternGen/n356_s/CIN</td>
</tr>
<tr>
<td>24.721</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n356_s/SUM</td>
</tr>
<tr>
<td>25.542</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>patternGen/n371_s5/I1</td>
</tr>
<tr>
<td>26.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">patternGen/n371_s5/F</td>
</tr>
<tr>
<td>26.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">patternGen/score_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>patternGen/score_2_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>patternGen/score_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.468, 50.783%; route: 11.625, 47.350%; tC2Q: 0.458, 1.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>22.564</td>
<td>2.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][B]</td>
<td>patternGen/speedFactor_1_s5/I0</td>
</tr>
<tr>
<td>23.189</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C14[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_1_s5/F</td>
</tr>
<tr>
<td>23.608</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>patternGen/n357_s/I1</td>
</tr>
<tr>
<td>24.309</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n357_s/SUM</td>
</tr>
<tr>
<td>24.728</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/n372_s5/I1</td>
</tr>
<tr>
<td>25.827</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n372_s5/F</td>
</tr>
<tr>
<td>25.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/score_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.333, 51.356%; route: 11.223, 46.735%; tC2Q: 0.458, 1.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_12_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>patternGen/score_12_s4/CLK</td>
</tr>
<tr>
<td>2.271</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">patternGen/score_12_s4/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>patternGen/speedFactor_5_s21/I1</td>
</tr>
<tr>
<td>4.690</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s21/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>patternGen/speedFactor_5_s15/I3</td>
</tr>
<tr>
<td>5.794</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_5_s15/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>patternGen/speedFactor_3_s23/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C16[2][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s23/F</td>
</tr>
<tr>
<td>8.146</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>patternGen/speedFactor_3_s17/I2</td>
</tr>
<tr>
<td>9.178</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s17/F</td>
</tr>
<tr>
<td>10.494</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>patternGen/speedFactor_3_s11/I3</td>
</tr>
<tr>
<td>11.119</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_3_s11/F</td>
</tr>
<tr>
<td>11.544</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>patternGen/speedFactor_2_s20/I3</td>
</tr>
<tr>
<td>12.366</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s20/F</td>
</tr>
<tr>
<td>12.708</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][B]</td>
<td>patternGen/speedFactor_2_s11/I2</td>
</tr>
<tr>
<td>13.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C17[3][B]</td>
<td style=" background: #97FFFF;">patternGen/speedFactor_2_s11/F</td>
</tr>
<tr>
<td>14.824</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>patternGen/n79_s31/I1</td>
</tr>
<tr>
<td>15.850</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s31/F</td>
</tr>
<tr>
<td>16.275</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>patternGen/n79_s28/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s28/F</td>
</tr>
<tr>
<td>16.917</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>patternGen/n79_s23/I1</td>
</tr>
<tr>
<td>18.016</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s23/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>patternGen/n79_s22/I0</td>
</tr>
<tr>
<td>20.100</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R16C20[2][B]</td>
<td style=" background: #97FFFF;">patternGen/n79_s22/F</td>
</tr>
<tr>
<td>22.564</td>
<td>2.464</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>patternGen/n358_s/I1</td>
</tr>
<tr>
<td>23.265</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n358_s/SUM</td>
</tr>
<tr>
<td>24.052</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/n373_s5/I1</td>
</tr>
<tr>
<td>24.874</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n373_s5/F</td>
</tr>
<tr>
<td>24.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>21.813</td>
<td>1.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>21.413</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.431, 49.568%; route: 11.172, 48.444%; tC2Q: 0.458, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.813, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/frameWaitCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>driver/frameWaitCounter_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C36[2][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_4_s0/Q</td>
</tr>
<tr>
<td>5.352</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td>driver/n948_s14/I1</td>
</tr>
<tr>
<td>6.451</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td style=" background: #97FFFF;">driver/n948_s14/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>driver/n948_s12/I1</td>
</tr>
<tr>
<td>7.483</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">driver/n948_s12/F</td>
</tr>
<tr>
<td>7.902</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>driver/n948_s9/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">driver/n948_s9/F</td>
</tr>
<tr>
<td>8.533</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>driver/n948_s7/I0</td>
</tr>
<tr>
<td>9.559</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">driver/n948_s7/F</td>
</tr>
<tr>
<td>9.978</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>driver/n948_s6/I0</td>
</tr>
<tr>
<td>10.604</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">driver/n948_s6/F</td>
</tr>
<tr>
<td>11.914</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[3][A]</td>
<td>driver/n949_s18/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R18C35[3][A]</td>
<td style=" background: #97FFFF;">driver/n949_s18/F</td>
</tr>
<tr>
<td>14.060</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[3][A]</td>
<td>driver/n949_s17/I3</td>
</tr>
<tr>
<td>15.159</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R17C33[3][A]</td>
<td style=" background: #97FFFF;">driver/n949_s17/F</td>
</tr>
<tr>
<td>15.181</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][B]</td>
<td>driver/frameNumber_7_s3/I3</td>
</tr>
<tr>
<td>16.003</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R17C33[2][B]</td>
<td style=" background: #97FFFF;">driver/frameNumber_7_s3/F</td>
</tr>
<tr>
<td>21.025</td>
<td>5.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>24.414</td>
<td>-0.060</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.146, 43.175%; route: 8.947, 54.056%; tC2Q: 0.458, 2.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/n45_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">score_counter_only/n45_s2/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">score_counter_only/n45_s2/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">score_counter_only/score_clock_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>score_counter_only/score_clock_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.610</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_0_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.959%; route: 0.632, 50.908%; tC2Q: 0.238, 19.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n947_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>0.238</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">driver/n947_s14/I0</td>
</tr>
<tr>
<td>0.623</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">driver/n947_s14/F</td>
</tr>
<tr>
<td>2.021</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 19.052%; route: 1.398, 69.191%; tC2Q: 0.238, 11.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>2.163</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>2.786</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>driver/frameNumber_1_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_1_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>driver/frameNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 19.957%; route: 0.623, 22.376%; tC2Q: 1.607, 57.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>2.333</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver/frameNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_2_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>driver/frameNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 24.560%; route: 0.623, 21.089%; tC2Q: 1.607, 54.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.993</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.595</td>
<td>0.602</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.204</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver/frameNumber_5_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_5_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver/frameNumber_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.974, 30.400%; route: 0.622, 19.411%; tC2Q: 1.608, 50.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n945_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td style=" font-weight:bold;">driver/n945_s14/I1</td>
</tr>
<tr>
<td>2.333</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">driver/n945_s14/F</td>
</tr>
<tr>
<td>3.188</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 22.774%; route: 0.855, 26.827%; tC2Q: 1.607, 50.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n946_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">driver/n946_s14/I2</td>
</tr>
<tr>
<td>2.163</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">driver/n946_s14/F</td>
</tr>
<tr>
<td>3.320</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.749%; route: 1.157, 34.855%; tC2Q: 1.607, 48.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n944_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" font-weight:bold;">driver/n944_s15/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">driver/n944_s15/F</td>
</tr>
<tr>
<td>1.984</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>driver/n944_s14/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">driver/n944_s14/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">driver/frameNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>driver/frameNumber_3_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_3_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>driver/frameNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 27.087%; route: 0.890, 25.976%; tC2Q: 1.608, 46.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.993</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>driver/n943_s14/I2</td>
</tr>
<tr>
<td>2.549</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">driver/n943_s14/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>driver/frameNumber_4_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_4_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>driver/frameNumber_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 27.018%; route: 0.899, 26.165%; tC2Q: 1.608, 46.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">driver/dataToSend_3_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>driver/dataToSend_3_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>driver/dataToSend_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/dataToSend_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/dataToSend_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>driver/dataToSend_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_0_s3/Q</td>
</tr>
<tr>
<td>3.883</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">driver/dataToSend_1_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>driver/dataToSend_1_s4/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>driver/dataToSend_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 41.734%; tC2Q: 0.333, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>2.228</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>driver/n941_s15/I2</td>
</tr>
<tr>
<td>2.600</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" background: #97FFFF;">driver/n941_s15/F</td>
</tr>
<tr>
<td>2.605</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>driver/n941_s14/I1</td>
</tr>
<tr>
<td>3.336</td>
<td>0.731</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">driver/n941_s14/F</td>
</tr>
<tr>
<td>3.947</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">driver/frameNumber_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>driver/frameNumber_6_s1/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver/frameNumber_6_s1</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>driver/frameNumber_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 37.370%; route: 0.864, 21.890%; tC2Q: 1.608, 40.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][B]</td>
<td>patternGen/score_13_s3/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R15C16[2][B]</td>
<td style=" font-weight:bold;">patternGen/score_13_s3/Q</td>
</tr>
<tr>
<td>2.224</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>patternGen/score_thousands_3_s17/I3</td>
</tr>
<tr>
<td>2.780</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">patternGen/score_thousands_3_s17/F</td>
</tr>
<tr>
<td>4.140</td>
<td>1.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">patternGen/numerics_numerics_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>patternGen/numerics_numerics_0_0_s/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
<tr>
<td>3.495</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>patternGen/numerics_numerics_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 19.587%; route: 1.949, 68.670%; tC2Q: 0.333, 11.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/n943_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">driver/n943_s15/I1</td>
</tr>
<tr>
<td>1.980</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">driver/n943_s15/F</td>
</tr>
<tr>
<td>1.993</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>driver/n942_s14/I1</td>
</tr>
<tr>
<td>2.549</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[2][B]</td>
<td style=" background: #97FFFF;">driver/n942_s14/F</td>
</tr>
<tr>
<td>3.947</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">patternGen/n95_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0/CLK</td>
</tr>
<tr>
<td>3.341</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>patternGen/n95_s0</td>
</tr>
<tr>
<td>3.264</td>
<td>-0.076</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>patternGen/n95_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 23.509%; route: 1.411, 35.754%; tC2Q: 1.608, 40.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frameNumbers[0]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.992</td>
<td>1.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">patternGen/prevFrame_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frameNumbers[0]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>18</td>
<td>R15C32[2][B]</td>
<td>driver/frameNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>patternGen/prevFrame_0_s0/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>patternGen/prevFrame_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.992, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/n46_s2/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">jump_inst/n46_s2/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">jump_inst/jumpCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>jump_inst/jumpCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/cs_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>driver/n962_s14/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">driver/n962_s14/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">driver/cs_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>driver/cs_s4/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>driver/cs_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>driver/n835_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">driver/n835_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">driver/frameWaitCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>driver/frameWaitCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>driver/frameWaitCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/n372_s5/I2</td>
</tr>
<tr>
<td>2.009</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n372_s5/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/score_1_s3/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>patternGen/score_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/Q</td>
</tr>
<tr>
<td>1.637</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/n368_s5/I2</td>
</tr>
<tr>
<td>2.009</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n368_s5/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/score_5_s3/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>patternGen/score_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>score_counter_only/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">score_counter_only/counter_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>score_counter_only/n44_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">score_counter_only/n44_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">score_counter_only/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>score_counter_only/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>score_counter_only/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/commandIndex_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/commandIndex_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>driver/commandIndex_7_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_7_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>driver/n658_s0/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">driver/n658_s0/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>driver/commandIndex_7_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>driver/commandIndex_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>patternGen/score_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>score_tick:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>score_tick:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>1.634</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/n373_s5/I2</td>
</tr>
<tr>
<td>2.010</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">patternGen/n373_s5/F</td>
</tr>
<tr>
<td>2.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">patternGen/score_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>score_tick</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R15C37[0][A]</td>
<td>score_counter_only/score_clock_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>1.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_0_s3/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>patternGen/score_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.301, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver/commandIndex_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver/commandIndex_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/commandIndex_5_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_5_s1/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/n660_s0/I2</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">driver/n660_s0/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td style=" font-weight:bold;">driver/commandIndex_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/commandIndex_5_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>driver/commandIndex_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/frameWaitCounter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/frameWaitCounter_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/sdin_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/sdin_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>jump_inst/jumpCounter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>jump_inst/jumpCounter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>driver/counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>driver/counter_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>-15.157</td>
<td>0.262</td>
</tr>
<tr>
<td>84</td>
<td>pixelCounter_2_3</td>
<td>3.135</td>
<td>3.295</td>
</tr>
<tr>
<td>67</td>
<td>pixelCounter_1_3</td>
<td>3.448</td>
<td>3.943</td>
</tr>
<tr>
<td>51</td>
<td>pixelIndex[0]</td>
<td>4.271</td>
<td>3.470</td>
</tr>
<tr>
<td>48</td>
<td>state[2]</td>
<td>9.776</td>
<td>3.133</td>
</tr>
<tr>
<td>45</td>
<td>driver/n949_28</td>
<td>3.389</td>
<td>3.915</td>
</tr>
<tr>
<td>37</td>
<td>pixelCounter_3_3</td>
<td>2.345</td>
<td>4.590</td>
</tr>
<tr>
<td>35</td>
<td>jump_inst/n12_4</td>
<td>15.676</td>
<td>2.301</td>
</tr>
<tr>
<td>35</td>
<td>n79_33</td>
<td>-37.195</td>
<td>2.977</td>
</tr>
<tr>
<td>34</td>
<td>currentState[0]</td>
<td>8.416</td>
<td>5.286</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C40</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
