
---------- Begin Simulation Statistics ----------
final_tick                                66658085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 913588                       # Number of bytes of host memory used
host_seconds                                  1553.74                       # Real time elapsed on the host
host_tick_rate                               42901778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.066658                       # Number of seconds simulated
sim_ticks                                 66658085500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 190901583                       # number of cc regfile reads
system.cpu.cc_regfile_writes                150466954                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 76981343                       # Number of Instructions Simulated
system.cpu.committedInsts::total            176981343                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  161594377                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              308069052                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.333162                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.731798                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.753278                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1003903                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   779147                       # number of floating regfile writes
system.cpu.idleCycles                           41894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               875023                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7183480                       # Number of branches executed
system.cpu.iew.exec_branches::1              22059655                       # Number of branches executed
system.cpu.iew.exec_branches::total          29243135                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.355316                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22367817                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  37938725                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              60306542                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4333354                       # Number of stores executed
system.cpu.iew.exec_stores::1                17465917                       # Number of stores executed
system.cpu.iew.exec_stores::total            21799271                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                36474883                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39016888                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                541                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22677652                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           339357022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18034463                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           20472808                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       38507271                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            270027                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             314001708                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 131178                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 892507                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                271944                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6676                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       322868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         552155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              267276530                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              185854401                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          453130931                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149842112                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  163753475                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              313595587                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.468002                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.614883                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.528246                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              125085981                       # num instructions producing a value
system.cpu.iew.wb_producers::1              114278791                       # num instructions producing a value
system.cpu.iew.wb_producers::total          239364772                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.123961                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.228309                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.352270                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149855119                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   164028972                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               313884091                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                537789154                       # number of integer regfile reads
system.cpu.int_regfile_writes               262216848                       # number of integer regfile writes
system.cpu.ipc::0                            0.750097                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.577434                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.327531                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51360      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127621305     85.04%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 206      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  568      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  293      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 486      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 51      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17904531     11.93%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3925939      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132185      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         426988      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150064043                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           3964638      2.41%      2.41% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             121296169     73.85%     76.26% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               847640      0.52%     76.78% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  5823      0.00%     76.78% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               14788      0.01%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  741      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 6513      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  276      0.00%     76.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               27953      0.02%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              13      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           18079      0.01%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.82% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             19932563     12.14%     88.96% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            17007475     10.35%     99.31% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          630503      0.38%     99.69% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         501099      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              164254282                       # Type of FU issued
system.cpu.iq.FU_type::total                314318325      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                11142041                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            13380160                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1685617                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3490257                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 58149027                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 82155243                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            140304270                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.185000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.261376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.446376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               101252493     72.17%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 623118      0.44%     72.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    4109      0.00%     72.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                119547      0.09%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2839      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  22993      0.02%     72.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     72.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    268      0.00%     72.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 41620      0.03%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   19      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               144      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             26628      0.02%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                13      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               12      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     72.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               14636103     10.43%     83.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              19100377     13.61%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1849910      1.32%     98.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2624075      1.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              579763717                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1036502674                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    311909970                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         367161293                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  339355112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 314318325                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1910                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31287866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           7368477                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1204                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     78883775                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     133274278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.358432                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.306663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10208234      7.66%      7.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21435104     16.08%     23.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            46576359     34.95%     58.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30320615     22.75%     81.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16723266     12.55%     93.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6353650      4.77%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1495876      1.12%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              157304      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3870      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       133274278                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.357691                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            431945                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           150228                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17961469                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4341810                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3228053                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1958672                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             21055419                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            18335842                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               110590854                       # number of misc regfile reads
system.cpu.numCycles                        133316172                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       298800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       599191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            352                       # Total number of snoops made to the snoop filter.
sim_insts                                   176981343                       # Number of instructions simulated
sim_ops                                     308069052                       # Number of ops (including micro ops) simulated
host_inst_rate                                 113907                       # Simulator instruction rate (inst/s)
host_op_rate                                   198276                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32609620                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24717049                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            913131                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23409185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                23270204                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.406297                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2011883                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1143                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          219791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             127832                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            91959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         4448                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29664002                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            857978                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    133268571                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.311641                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.176646                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        20398108     15.31%     15.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        45233559     33.94%     49.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        23465430     17.61%     66.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14186124     10.64%     77.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         9068080      6.80%     84.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6397315      4.80%     89.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4278827      3.21%     92.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2514620      1.89%     94.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7726508      5.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    133268571                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          76981343                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     176981343                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           161594377                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       308069052                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 37181208                       # Number of memory references committed
system.cpu.commit.memRefs::total             59445555                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   19967921                       # Number of loads committed
system.cpu.commit.loads::total               37914278                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                21917019                       # Number of branches committed
system.cpu.commit.branches::total            29077517                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  825284                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1352613                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                157889676                       # Number of committed integer instructions.
system.cpu.commit.integer::total            304313484                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1839099                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1929417                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3665020      2.27%      2.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    119834172     74.16%     76.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       845113      0.52%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         5226      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        12536      0.01%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         6184      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        27279      0.02%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        16673      0.01%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     19586462     12.12%     89.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     16834666     10.42%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       381459      0.24%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       378621      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    161594377                       # Class of committed instruction
system.cpu.commit.committedInstType::total    308069052      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7726508                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     55996882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55996882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56085985                       # number of overall hits
system.cpu.dcache.overall_hits::total        56085985                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         234063                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       240268                       # number of overall misses
system.cpu.dcache.overall_misses::total        240268                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4061129998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4061129998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4061129998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4061129998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     56230945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56230945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     56326253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56326253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17350.585090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17350.585090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16902.500533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16902.500533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.272727                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       197298                       # number of writebacks
system.cpu.dcache.writebacks::total            197298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       193181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       193181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       198375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198375                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3538391499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3538391499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3612762999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3612762999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18316.457100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18316.457100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18211.785754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18211.785754                       # average overall mshr miss latency
system.cpu.dcache.replacements                 197298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34578752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34578752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       120731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        120731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1150037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34699483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34699483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9525.618938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9525.618938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        40844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        40844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        79887                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79887                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    741104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    741104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9276.909885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9276.909885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21418130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21418130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       113332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       113332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2911092498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2911092498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     21531462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21531462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25686.412470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25686.412470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       113294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       113294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2797286999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2797286999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24690.513169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24690.513169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        89103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         89103                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6205                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6205                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        95308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        95308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.065105                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.065105                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         5194                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5194                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     74371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     74371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.054497                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.054497                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14318.733154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14318.733154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.922420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56284367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            198322                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            283.802942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.922420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         112850828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        112850828                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 79710623                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              90515922                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  75614183                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              19815321                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 892507                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             22632147                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 55772                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              344087200                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3941871                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38513888                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21803771                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         15478                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         31127                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             733591                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      208640767                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32609620                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           25409919                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     132277893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  947781                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       6290                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15275                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  64076688                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 15044                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     5019                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          133274278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.663131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.071974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28734787     21.56%     21.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 28604040     21.46%     43.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  9267495      6.95%     49.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7483983      5.62%     55.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10583958      7.94%     63.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 48600015     36.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            133274278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.244604                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.565007                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     63972391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63972391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     63972391                       # number of overall hits
system.cpu.icache.overall_hits::total        63972391                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       104125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         104125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       104125                       # number of overall misses
system.cpu.icache.overall_misses::total        104125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1076753888                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1076753888                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1076753888                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1076753888                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64076516                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64076516                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64076516                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64076516                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001625                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001625                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001625                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001625                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 10340.973714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10340.973714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 10340.973714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10340.973714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       124164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          241                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3324                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.353791                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    48.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       101482                       # number of writebacks
system.cpu.icache.writebacks::total            101482                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2089                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2089                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2089                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2089                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       102036                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       102036                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       102036                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       102036                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    983930913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    983930913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    983930913                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    983930913                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001592                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001592                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  9642.978096                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9642.978096                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  9642.978096                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9642.978096                       # average overall mshr miss latency
system.cpu.icache.replacements                 101482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     63972391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63972391                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       104125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        104125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1076753888                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1076753888                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64076516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64076516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 10340.973714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10340.973714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2089                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2089                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       102036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       102036                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    983930913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    983930913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001592                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  9642.978096                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9642.978096                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.220942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64074427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            102036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            627.959024                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.220942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128255068                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128255068                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    64081874                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         31416                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      805630                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   15112                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 314                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  23820                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                82545                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2820794                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1087495                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1175                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                6362                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1122551                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 3334                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  66658085500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 892507                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 93611104                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                55566721                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            412                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  82683406                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              33794406                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              340704501                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1537722                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2716002                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               15084891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 475187                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4782464                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         8738025                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           460211087                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   922794745                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                583988033                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1436801                       # Number of floating rename lookups
system.cpu.rename.committedMaps             404745512                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 55465404                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  49753566                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1148832364                       # The number of ROB reads
system.cpu.rob.writes                       679580132                       # The number of ROB writes
system.cpu.thread0.numInsts                  76981343                       # Number of Instructions committed
system.cpu.thread0.numOps                   161594377                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                98755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               170334                       # number of demand (read+write) hits
system.l2.demand_hits::total                   269089                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               98755                       # number of overall hits
system.l2.overall_hits::.cpu.data              170334                       # number of overall hits
system.l2.overall_hits::total                  269089                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              27988                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3225                       # number of overall misses
system.l2.overall_misses::.cpu.data             27988                       # number of overall misses
system.l2.overall_misses::total                 31213                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    234363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2205715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2440078500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    234363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2205715500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2440078500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           101980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           198322                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               300302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          101980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          198322                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              300302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.031624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.141124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103939                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.031624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.141124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103939                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72670.697674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78809.328998                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78175.071284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72670.697674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78809.328998                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78175.071284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        25                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19620                       # number of writebacks
system.l2.writebacks::total                     19620                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  86                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 86                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         27902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31127                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        27902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87599                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    215013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2023586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2238599000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    215013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2023586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3466077968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5704676968                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.031624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.140690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.031624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.140690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66670.697674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72524.765250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71918.238185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66670.697674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72524.765250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61376.929593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65122.626605                       # average overall mshr miss latency
system.l2.replacements                          22357                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       185492                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           185492                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       185492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       185492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       113266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           113266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       113266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       113266                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56472                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56472                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3466077968                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3466077968                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61376.929593                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61376.929593                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   53                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             87078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87078                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26169                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2059969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2059969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        113247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            113247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.231079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78717.929611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78717.929611                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           84                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               84                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1888858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1888858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.230337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.230337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72411.654207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72411.654207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          98755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              98755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    234363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    234363000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       101980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         101980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.031624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72670.697674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72670.697674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    215013000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    215013000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.031624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66670.697674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66670.697674                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         83256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             83256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    145746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145746000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        85075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         85075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80124.244090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80124.244090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    134728000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    134728000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74148.596588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74148.596588                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  886643                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              886668                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   18                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 73452                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 55746.526700                       # Cycle average of tags in use
system.l2.tags.total_refs                      655499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87893                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.457920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      79.873664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2650.444902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10641.347356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 42374.860778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.040443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.162374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.646589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.850624                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         40358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        39907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25167                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.615814                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.384186                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9673701                       # Number of tag accesses
system.l2.tags.data_accesses                  9673701                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     56467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012982010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19620                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19620                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19620                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.312964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.293666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1628.486487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1210     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.595359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1109     91.58%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.17%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               94      7.76%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1211                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5606336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1255680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     84.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   66650312000                       # Total gap between requests
system.mem_ctrls.avgGap                     621627.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       206400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1785408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3613888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1253632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3096398.560681734234                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26784567.642585530877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 54215298.457679219544                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18806900.777250792831                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3225                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        27902                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        56472                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19620                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     95278392                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    990632649                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1709291373                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 972243722288                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29543.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35504.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30267.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49553706.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       206400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1785728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3614208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5606336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       206400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       206400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1255680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1255680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        27902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        56472                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19620                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19620                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3096399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26789368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     54220099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         84105866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3096399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3096399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18837625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18837625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18837625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3096399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26789368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     54220099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       102943491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87589                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19588                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1254                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1152908664                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             437945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2795202414                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13162.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31912.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77588                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10280                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   355.239940                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   204.199488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   370.608212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6208     32.15%     32.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5156     26.70%     58.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2286     11.84%     70.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          604      3.13%     73.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          349      1.81%     75.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          309      1.60%     77.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          333      1.72%     78.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          308      1.60%     80.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3756     19.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5605696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1253632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               84.096265                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.806901                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        64274280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        34162590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      306791520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      48180600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5261318400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5135344320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21272204640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32122276350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   481.896174                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55220722158                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2225600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9211763342                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73591980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39115065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      318593940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54068760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5261318400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5955687180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20581389600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32283764925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.318814                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  53421225184                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2225600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11011260316                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19620                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2385                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26085                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61514                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       197203                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       197203                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197203                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6862016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6862016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6862016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87599                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           230457515                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459672181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            187111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       205112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       113288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2737                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63639                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113247                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        102036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        85075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       305498                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       594048                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                899546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     13021568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25319680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38341248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           86052                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1259264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           386407                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 385909     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    498      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             386407                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66658085500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          598375500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153057992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         297513991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
