<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Library/PciSegmentLib.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_pci_segment_lib_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PciSegmentLib.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6cfc18ee7a988a898e6ccbdad3540d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a6cfc18ee7a988a898e6ccbdad3540d56">PCI_SEGMENT_LIB_ADDRESS</a>(Segment, Bus, <a class="el" href="_i2c_enumerate_8h.html#a72aa8392440f35be3ae18cccf2cccb1a">Device</a>, Function, Register)</td></tr>
<tr class="separator:a6cfc18ee7a988a898e6ccbdad3540d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a725a83e7b7c792a76d994cad3c7def72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_base_8h.html#ae30979abefc3ca8dc6f2135dc9cc40be">RETURN_STATUS</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a725a83e7b7c792a76d994cad3c7def72">PciSegmentRegisterForRuntimeAccess</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> Address)</td></tr>
<tr class="separator:a725a83e7b7c792a76d994cad3c7def72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001315cbcd1469a3310eba6e6f2a9799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a001315cbcd1469a3310eba6e6f2a9799">PciSegmentRead8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address)</td></tr>
<tr class="separator:a001315cbcd1469a3310eba6e6f2a9799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed095904b4116339f2f92e8b9bf2947d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aed095904b4116339f2f92e8b9bf2947d">PciSegmentWrite8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:aed095904b4116339f2f92e8b9bf2947d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932cb07ec8326272557ec990966410eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a932cb07ec8326272557ec990966410eb">PciSegmentOr8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a932cb07ec8326272557ec990966410eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38e14cbe98073c6fad562315872aa1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#ab38e14cbe98073c6fad562315872aa1a">PciSegmentAnd8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:ab38e14cbe98073c6fad562315872aa1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a8def88fa426d08ffc365146055c69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#ae8a8def88fa426d08ffc365146055c69">PciSegmentAndThenOr8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:ae8a8def88fa426d08ffc365146055c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92259b32e02fd1e192a44a1a896796a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a92259b32e02fd1e192a44a1a896796a0">PciSegmentBitFieldRead8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit)</td></tr>
<tr class="separator:a92259b32e02fd1e192a44a1a896796a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8472695dae7d0fc2cb4d15046c14f69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a8472695dae7d0fc2cb4d15046c14f69a">PciSegmentBitFieldWrite8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:a8472695dae7d0fc2cb4d15046c14f69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424fbccb47221314843c9468dde55c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a424fbccb47221314843c9468dde55c51">PciSegmentBitFieldOr8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:a424fbccb47221314843c9468dde55c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b0f05d23681a6347e1e9545a5faff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a48b0f05d23681a6347e1e9545a5faff3">PciSegmentBitFieldAnd8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData)</td></tr>
<tr class="separator:a48b0f05d23681a6347e1e9545a5faff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf7f31e5f1bb5199d6542cad1c29d67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#abdf7f31e5f1bb5199d6542cad1c29d67">PciSegmentBitFieldAndThenOr8</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> OrData)</td></tr>
<tr class="separator:abdf7f31e5f1bb5199d6542cad1c29d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb5291667553fa4d129f16a9489231a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a5eb5291667553fa4d129f16a9489231a">PciSegmentRead16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address)</td></tr>
<tr class="separator:a5eb5291667553fa4d129f16a9489231a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272c53bd955c1b0cb9a0e584addd3991"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a272c53bd955c1b0cb9a0e584addd3991">PciSegmentWrite16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:a272c53bd955c1b0cb9a0e584addd3991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aba07bde28e9850f3ef6856ca727952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a8aba07bde28e9850f3ef6856ca727952">PciSegmentOr16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a8aba07bde28e9850f3ef6856ca727952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d02c3c0f714dde20e74e3b63c445f4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a5d02c3c0f714dde20e74e3b63c445f4b">PciSegmentAnd16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:a5d02c3c0f714dde20e74e3b63c445f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3485d0ba574cc3c133cebfa7915cf37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#ae3485d0ba574cc3c133cebfa7915cf37">PciSegmentAndThenOr16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:ae3485d0ba574cc3c133cebfa7915cf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d03083490998d1feb4e77c32988f435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a9d03083490998d1feb4e77c32988f435">PciSegmentBitFieldRead16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit)</td></tr>
<tr class="separator:a9d03083490998d1feb4e77c32988f435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec895b7987ea2306c0a74496aaf2344e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aec895b7987ea2306c0a74496aaf2344e">PciSegmentBitFieldWrite16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:aec895b7987ea2306c0a74496aaf2344e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4351af761620ce16343b50b2091a7409"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a4351af761620ce16343b50b2091a7409">PciSegmentBitFieldOr16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a4351af761620ce16343b50b2091a7409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f709398b9e514acbca985d8a569cdf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a2f709398b9e514acbca985d8a569cdf9">PciSegmentBitFieldAnd16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData)</td></tr>
<tr class="separator:a2f709398b9e514acbca985d8a569cdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6af5492af9189c9883038291ddbe60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a9c6af5492af9189c9883038291ddbe60">PciSegmentBitFieldAndThenOr16</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> OrData)</td></tr>
<tr class="separator:a9c6af5492af9189c9883038291ddbe60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e125d090fc0163771caabf002c638e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aa5e125d090fc0163771caabf002c638e">PciSegmentRead32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address)</td></tr>
<tr class="separator:aa5e125d090fc0163771caabf002c638e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fd4685d24b0f724f4f25590334d093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a39fd4685d24b0f724f4f25590334d093">PciSegmentWrite32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:a39fd4685d24b0f724f4f25590334d093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbb7872b767f791e3e886c108bf65a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#afbbb7872b767f791e3e886c108bf65a3">PciSegmentOr32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> OrData)</td></tr>
<tr class="separator:afbbb7872b767f791e3e886c108bf65a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d0a44110e96e757ebcde96a1f192c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a09d0a44110e96e757ebcde96a1f192c4">PciSegmentAnd32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> AndData)</td></tr>
<tr class="separator:a09d0a44110e96e757ebcde96a1f192c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25d4b11a3f7af8878ebd0802e67adfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aa25d4b11a3f7af8878ebd0802e67adfe">PciSegmentAndThenOr32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> OrData)</td></tr>
<tr class="separator:aa25d4b11a3f7af8878ebd0802e67adfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5340430a06a7274d4f6e234972b8f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aed5340430a06a7274d4f6e234972b8f0">PciSegmentBitFieldRead32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit)</td></tr>
<tr class="separator:aed5340430a06a7274d4f6e234972b8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767ee0ca1d504ef566337737f6845149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a767ee0ca1d504ef566337737f6845149">PciSegmentBitFieldWrite32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_shell_8h.html#a9848be8ba9444a096ec17d473abbb5d1">Value</a>)</td></tr>
<tr class="separator:a767ee0ca1d504ef566337737f6845149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71481fe06d5767564a511bfe19be982"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#ad71481fe06d5767564a511bfe19be982">PciSegmentBitFieldOr32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> OrData)</td></tr>
<tr class="separator:ad71481fe06d5767564a511bfe19be982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a563f9c49450b34ffce98e030d02e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#ae5a563f9c49450b34ffce98e030d02e7">PciSegmentBitFieldAnd32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> AndData)</td></tr>
<tr class="separator:ae5a563f9c49450b34ffce98e030d02e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c250b8a45de929fd56f12a72d3c26f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a8c250b8a45de929fd56f12a72d3c26f2">PciSegmentBitFieldAndThenOr32</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> Address, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> StartBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> EndBit, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> AndData, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> OrData)</td></tr>
<tr class="separator:a8c250b8a45de929fd56f12a72d3c26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43581684cf9fd47adc3f53ac36ba0803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#a43581684cf9fd47adc3f53ac36ba0803">PciSegmentReadBuffer</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> StartAddress, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_erase_block_8h.html#a72bc0f4ec3949cb17265790875cbd0c4">Size</a>, <a class="el" href="_base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="_shell_8h.html#aa8ff5bd3c2d6cb377b1dd3bbe3e0cfa8">VOID</a> *<a class="el" href="_supplicant_8h.html#ac67e1217dfc7830023855fe9cade358e">Buffer</a>)</td></tr>
<tr class="separator:a43581684cf9fd47adc3f53ac36ba0803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed74524a9ef2243de1d43e51ce0e448a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pci_segment_lib_8h.html#aed74524a9ef2243de1d43e51ce0e448a">PciSegmentWriteBuffer</a> (<a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> StartAddress, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_erase_block_8h.html#a72bc0f4ec3949cb17265790875cbd0c4">Size</a>, <a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_shell_8h.html#aa8ff5bd3c2d6cb377b1dd3bbe3e0cfa8">VOID</a> *<a class="el" href="_supplicant_8h.html#ac67e1217dfc7830023855fe9cade358e">Buffer</a>)</td></tr>
<tr class="separator:aed74524a9ef2243de1d43e51ce0e448a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Provides services to access PCI Configuration Space on a platform with multiple PCI segments.</p>
<p>The PCI Segment Library function provide services to read, write, and modify the PCI configuration registers on PCI root bridges on any supported PCI segment. These library services take a single address parameter that encodes the PCI Segment, PCI Bus, PCI Device, PCI Function, and PCI Register. The layout of this address parameter is as follows: </p>
<pre class="fragment">      PCI Register: Bits 0..11
      PCI Function  Bits 12..14
      PCI Device  Bits 15..19
      PCI Bus Bits 20..27
      Reserved  Bits 28..31.  Must be 0.
      PCI Segment Bits 32..47
      Reserved  Bits 48..63.  Must be 0.
</pre><p>| Reserved (MBZ) | Segment | Reserved (MBZ) | Bus | Device | Function | Register | 63 48 47 32 31 28 27 20 19 15 14 12 11 0</p>
<p>These functions perform PCI configuration cycles using the default PCI configuration access method. This may use I/O ports 0xCF8 and 0xCFC to perform PCI configuration accesses, or it may use MMIO registers relative to the PcdPciExpressBaseAddress, or it may use some alternate access method. Modules will typically use the PCI Segment Library for its PCI configuration accesses when PCI Segments other than Segment #0 must be accessed.</p>
<p>Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a6cfc18ee7a988a898e6ccbdad3540d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCI_SEGMENT_LIB_ADDRESS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Segment, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Bus, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="_i2c_enumerate_8h.html#a72aa8392440f35be3ae18cccf2cccb1a">Device</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Function, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Register&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((Segment != 0) ? \</div>
<div class="line">    ( ((Register) &amp; 0xfff)                 | \</div>
<div class="line">      (((Function) &amp; 0x07) &lt;&lt; 12)          | \</div>
<div class="line">      (((<a class="code" href="_i2c_enumerate_8h.html#a72aa8392440f35be3ae18cccf2cccb1a">Device</a>) &amp; 0x1f) &lt;&lt; 15)            | \</div>
<div class="line">      (((Bus) &amp; 0xff) &lt;&lt; 20)               | \</div>
<div class="line">      (<a class="code" href="_base_lib_8h.html#ac11f862556922e955f34819af35148af">LShiftU64</a> ((Segment) &amp; 0xffff, 32))   \</div>
<div class="line">    ) :                                      \</div>
<div class="line">    ( ((Register) &amp; 0xfff)                 | \</div>
<div class="line">      (((Function) &amp; 0x07) &lt;&lt; 12)          | \</div>
<div class="line">      (((<a class="code" href="_i2c_enumerate_8h.html#a72aa8392440f35be3ae18cccf2cccb1a">Device</a>) &amp; 0x1f) &lt;&lt; 15)            | \</div>
<div class="line">      (((Bus) &amp; 0xff) &lt;&lt; 20)                 \</div>
<div class="line">    )                                        \</div>
<div class="line">  )</div>
<div class="ttc" id="_i2c_enumerate_8h_html_a72aa8392440f35be3ae18cccf2cccb1a"><div class="ttname"><a href="_i2c_enumerate_8h.html#a72aa8392440f35be3ae18cccf2cccb1a">Device</a></div><div class="ttdeci">IN OUT CONST EFI_I2C_DEVICE ** Device</div><div class="ttdef"><b>Definition:</b> I2cEnumerate.h:51</div></div>
<div class="ttc" id="_base_lib_8h_html_ac11f862556922e955f34819af35148af"><div class="ttname"><a href="_base_lib_8h.html#ac11f862556922e955f34819af35148af">LShiftU64</a></div><div class="ttdeci">UINT64 EFIAPI LShiftU64(IN UINT64 Operand, IN UINTN Count)</div></div>
</div><!-- fragment --><p>Macro that converts PCI Segment, PCI Bus, PCI Device, PCI Function, and PCI Register to an address that can be passed to the PCI Segment Library functions.</p>
<p>Computes an address that is compatible with the PCI Segment Library functions. The unused upper bits of Segment, Bus, Device, Function, and Register are stripped prior to the generation of the address.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Segment</td><td>PCI Segment number. Range 0..65535. </td></tr>
    <tr><td class="paramname">Bus</td><td>PCI Bus number. Range 0..255. </td></tr>
    <tr><td class="paramname">Device</td><td>PCI Device number. Range 0..31. </td></tr>
    <tr><td class="paramname">Function</td><td>PCI Function number. Range 0..7. </td></tr>
    <tr><td class="paramname">Register</td><td>PCI Register number. Range 0..255 for PCI. Range 0..4095 for PCI Express.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The address that is compatible with the PCI Segment Library functions. </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a5d02c3c0f714dde20e74e3b63c445f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit value.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a09d0a44110e96e757ebcde96a1f192c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit value.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="ab38e14cbe98073c6fad562315872aa1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit value.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="ae3485d0ba574cc3c133cebfa7915cf37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit value, followed a bitwise OR with another 16-bit value.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="aa25d4b11a3f7af8878ebd0802e67adfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit value, followed a bitwise OR with another 32-bit value.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="ae8a8def88fa426d08ffc365146055c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit value, followed a bitwise OR with another 8-bit value.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, performs a bitwise OR between the result of the AND operation and the value specified by OrData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a2f709398b9e514acbca985d8a569cdf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAnd16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit PCI configuration register, performs a bitwise AND, writes the result back to the bit field in the 16-bit register.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5a563f9c49450b34ffce98e030d02e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAnd32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit PCI configuration register, performs a bitwise AND, and writes the result back to the bit field in the 32-bit register.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in AndData are stripped. If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a48b0f05d23681a6347e1e9545a5faff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAnd8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit PCI configuration register, performs a bitwise AND, and writes the result back to the bit field in the 8-bit register.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise AND between the read result and the value specified by AndData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in AndData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c6af5492af9189c9883038291ddbe60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAndThenOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 16-bit port.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a8c250b8a45de929fd56f12a72d3c26f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAndThenOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 32-bit port.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="abdf7f31e5f1bb5199d6542cad1c29d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldAndThenOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>AndData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit port, performs a bitwise AND followed by a bitwise OR, and writes the result back to the bit field in the 8-bit port.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise AND followed by a bitwise OR between the read result and the value specified by AndData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in both AndData and OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If AndData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">AndData</td><td>The value to AND with the PCI configuration register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the result of the AND operation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a4351af761620ce16343b50b2091a7409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 16-bit PCI configuration, performs a bitwise OR, writes the result back to the bit field in the 16-bit port.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="ad71481fe06d5767564a511bfe19be982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in a 32-bit PCI configuration, performs a bitwise OR, and writes the result back to the bit field in the 32-bit port.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a424fbccb47221314843c9468dde55c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field in an 8-bit PCI configuration, performs a bitwise OR, and writes the result back to the bit field in the 8-bit port.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized. Extra left bits in OrData are stripped.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If OrData is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d03083490998d1feb4e77c32988f435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a PCI configuration register.</p>
<p>Reads the bit field in a 16-bit PCI configuration register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of the bit field read from the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="aed5340430a06a7274d4f6e234972b8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a PCI configuration register.</p>
<p>Reads the bit field in a 32-bit PCI configuration register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of the bit field read from the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a92259b32e02fd1e192a44a1a896796a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a bit field of a PCI configuration register.</p>
<p>Reads the bit field in an 8-bit PCI configuration register. The bit field is specified by the StartBit and the EndBit. The value of the bit field is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to read. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of the bit field read from the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="aec895b7987ea2306c0a74496aaf2344e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a PCI configuration register.</p>
<p>Writes Value to the bit field of the PCI configuration register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination PCI configuration register are preserved. The new value of the 16-bit register is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 15, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..15. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a767ee0ca1d504ef566337737f6845149"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a PCI configuration register.</p>
<p>Writes Value to the bit field of the PCI configuration register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination PCI configuration register are preserved. The new value of the 32-bit register is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 31, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..31. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a8472695dae7d0fc2cb4d15046c14f69a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentBitFieldWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>StartBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>EndBit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a bit field to a PCI configuration register.</p>
<p>Writes Value to the bit field of the PCI configuration register. The bit field is specified by the StartBit and the EndBit. All other bits in the destination PCI configuration register are preserved. The new value of the 8-bit register is returned.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If StartBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is greater than 7, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If EndBit is less than StartBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Value is larger than the bitmask value range specified by StartBit and EndBit, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>PCI configuration register to write. </td></tr>
    <tr><td class="paramname">StartBit</td><td>The ordinal of the least significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">EndBit</td><td>The ordinal of the most significant bit in the bit field. Range 0..7. </td></tr>
    <tr><td class="paramname">Value</td><td>New value of the bit field.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a8aba07bde28e9850f3ef6856ca727952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentOr16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise OR of a 16-bit PCI configuration register with a 16-bit value.</p>
<p>Reads the 16-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 16-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function and Register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written back to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="afbbb7872b767f791e3e886c108bf65a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentOr32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise OR of a 32-bit PCI configuration register with a 32-bit value.</p>
<p>Reads the 32-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 32-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a932cb07ec8326272557ec990966410eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentOr8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>OrData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Performs a bitwise OR of an 8-bit PCI configuration register with an 8-bit value.</p>
<p>Reads the 8-bit PCI configuration register specified by Address, performs a bitwise OR between the read result and the value specified by OrData, and writes the result to the 8-bit PCI configuration register specified by Address. The value written to the PCI configuration register is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">OrData</td><td>The value to OR with the PCI configuration register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="a5eb5291667553fa4d129f16a9489231a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentRead16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 16-bit PCI configuration register.</p>
<p>Reads and returns the 16-bit PCI configuration register specified by Address. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 16-bit PCI configuration register specified by Address. </dd></dl>

</div>
</div>
<a class="anchor" id="aa5e125d090fc0163771caabf002c638e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentRead32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a 32-bit PCI configuration register.</p>
<p>Reads and returns the 32-bit PCI configuration register specified by Address. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit PCI configuration register specified by Address. </dd></dl>

</div>
</div>
<a class="anchor" id="a001315cbcd1469a3310eba6e6f2a9799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentRead8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads an 8-bit PCI configuration register.</p>
<p>Reads and returns the 8-bit PCI configuration register specified by Address. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 8-bit PCI configuration register specified by Address. </dd></dl>

</div>
</div>
<a class="anchor" id="a43581684cf9fd47adc3f53ac36ba0803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentReadBuffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a> <a class="el" href="_shell_8h.html#aa8ff5bd3c2d6cb377b1dd3bbe3e0cfa8">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reads a range of PCI configuration registers into a caller supplied buffer.</p>
<p>Reads the range of PCI configuration registers specified by StartAddress and Size into the buffer specified by Buffer. This function only allows the PCI configuration registers from a single PCI function to be read. Size is returned. When possible 32-bit PCI configuration read cycles are used to read from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit and 16-bit PCI configuration read cycles may be used at the beginning and the end of the range.</p>
<p>If any reserved bits in StartAddress are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If ((StartAddress &amp; 0xFFF) + Size) &gt; 0x1000, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Size &gt; 0 and Buffer is NULL, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address that encodes the PCI Segment, Bus, Device, Function and Register. </td></tr>
    <tr><td class="paramname">Size</td><td>Size in bytes of the transfer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a buffer receiving the data read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Size </dd></dl>

</div>
</div>
<a class="anchor" id="a725a83e7b7c792a76d994cad3c7def72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_base_8h.html#ae30979abefc3ca8dc6f2135dc9cc40be">RETURN_STATUS</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentRegisterForRuntimeAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>Address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register a PCI device so PCI configuration registers may be accessed after SetVirtualAddressMap().</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Bus, Device, Function and Register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">RETURN_SUCCESS</td><td>The PCI device was registered for runtime access. </td></tr>
    <tr><td class="paramname">RETURN_UNSUPPORTED</td><td>An attempt was made to call this function after ExitBootServices(). </td></tr>
    <tr><td class="paramname">RETURN_UNSUPPORTED</td><td>The resources required to access the PCI device at runtime could not be mapped. </td></tr>
    <tr><td class="paramname">RETURN_OUT_OF_RESOURCES</td><td>There are not enough resources available to complete the registration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a272c53bd955c1b0cb9a0e584addd3991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentWrite16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 16-bit PCI configuration register.</p>
<p>Writes the 16-bit PCI configuration register specified by Address with the value specified by Value. Value is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 16-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The parameter of Value. </dd></dl>

</div>
</div>
<a class="anchor" id="a39fd4685d24b0f724f4f25590334d093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentWrite32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes a 32-bit PCI configuration register.</p>
<p>Writes the 32-bit PCI configuration register specified by Address with the value specified by Value. Value is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Address is not aligned on a 32-bit boundary, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The parameter of Value. </dd></dl>

</div>
</div>
<a class="anchor" id="aed095904b4116339f2f92e8b9bf2947d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentWrite8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes an 8-bit PCI configuration register.</p>
<p>Writes the 8-bit PCI configuration register specified by Address with the value specified by Value. Value is returned. This function must guarantee that all PCI read and write operations are serialized.</p>
<p>If any reserved bits in Address are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Address</td><td>Address that encodes the PCI Segment, Bus, Device, Function, and Register. </td></tr>
    <tr><td class="paramname">Value</td><td>The value to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value written to the PCI configuration register. </dd></dl>

</div>
</div>
<a class="anchor" id="aed74524a9ef2243de1d43e51ce0e448a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a> <a class="el" href="_ebc_2_processor_bind_8h.html#aa3998ed6456694d79e9a45f821f379ed">EFIAPI</a> PciSegmentWriteBuffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td>
          <td class="paramname"><em>StartAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_ia32_2_processor_bind_8h.html#ac0b1ca9b01db611e0f7f2080a2699135">UINTN</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_base_8h.html#ac2bbd6d630a06a980d9a92ddb9a49928">IN</a> <a class="el" href="_shell_8h.html#aa8ff5bd3c2d6cb377b1dd3bbe3e0cfa8">VOID</a> *&#160;</td>
          <td class="paramname"><em>Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Copies the data in a caller supplied buffer to a specified range of PCI configuration space.</p>
<p>Writes the range of PCI configuration registers specified by StartAddress and Size from the buffer specified by Buffer. This function only allows the PCI configuration registers from a single PCI function to be written. Size is returned. When possible 32-bit PCI configuration write cycles are used to write from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit and 16-bit PCI configuration write cycles may be used at the beginning and the end of the range.</p>
<p>If any reserved bits in StartAddress are set, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If ((StartAddress &amp; 0xFFF) + Size) &gt; 0x1000, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>. If Size &gt; 0 and Buffer is NULL, then <a class="el" href="_debug_lib_8h.html#a76b4aae2259415ea4b7e2c9b34ede0bb">ASSERT()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">StartAddress</td><td>Starting address that encodes the PCI Segment, Bus, Device, Function and Register. </td></tr>
    <tr><td class="paramname">Size</td><td>Size in bytes of the transfer. </td></tr>
    <tr><td class="paramname">Buffer</td><td>Pointer to a buffer containing the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The parameter of Size. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_97c67ff71616e8583917a2589d2dcedf.html">Library</a></li><li class="navelem"><a class="el" href="_pci_segment_lib_8h.html">PciSegmentLib.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:12:46 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
