

================================================================
== Vitis HLS Report for 'compute_Pipeline_UPDATE_UPDATE_INNER'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UPDATE_UPDATE_INNER  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|       36|      247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_51_1_1_U16  |mul_32s_32s_51_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln196_1_fu_146_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln196_fu_120_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln199_fu_188_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln200_fu_176_p2       |         +|   0|  0|  17|          10|          10|
    |ret_V_fu_227_p2           |         +|   0|  0|  58|          51|          51|
    |icmp_ln196_fu_114_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln199_fu_132_p2      |      icmp|   0|  0|  10|           6|           7|
    |select_ln196_1_fu_152_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln196_fu_138_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 155|         104|          92|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |i_fu_58                                 |   9|          2|    6|         12|
    |indvar_flatten19_fu_62                  |   9|          2|   11|         22|
    |j_fu_54                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |i_fu_58                     |   6|   0|    6|          0|
    |indvar_flatten19_fu_62      |  11|   0|   11|          0|
    |j_fu_54                     |   6|   0|    6|          0|
    |theta_local_V_addr_reg_273  |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  36|   0|   36|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_UPDATE_UPDATE_INNER|  return value|
|gradient_V_address0     |  out|   10|   ap_memory|                            gradient_V|         array|
|gradient_V_ce0          |  out|    1|   ap_memory|                            gradient_V|         array|
|gradient_V_q0           |   in|   32|   ap_memory|                            gradient_V|         array|
|theta_local_V_address0  |  out|   10|   ap_memory|                         theta_local_V|         array|
|theta_local_V_ce0       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_we0       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_d0        |  out|   32|   ap_memory|                         theta_local_V|         array|
|theta_local_V_address1  |  out|   10|   ap_memory|                         theta_local_V|         array|
|theta_local_V_ce1       |  out|    1|   ap_memory|                         theta_local_V|         array|
|theta_local_V_q1        |   in|   32|   ap_memory|                         theta_local_V|         array|
+------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten19"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i11 %indvar_flatten19" [sgd.cpp:196]   --->   Operation 12 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%icmp_ln196 = icmp_eq  i11 %indvar_flatten19_load, i11 1024" [sgd.cpp:196]   --->   Operation 14 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln196 = add i11 %indvar_flatten19_load, i11 1" [sgd.cpp:196]   --->   Operation 15 'add' 'add_ln196' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %icmp_ln196, void %for.cond.cleanup3.i.i.i, void %compute.exit.exitStub" [sgd.cpp:196]   --->   Operation 16 'br' 'br_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [sgd.cpp:199]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [sgd.cpp:196]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln199 = icmp_eq  i6 %j_load, i6 32" [sgd.cpp:199]   --->   Operation 19 'icmp' 'icmp_ln199' <Predicate = (!icmp_ln196)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.29ns)   --->   "%select_ln196 = select i1 %icmp_ln199, i6 0, i6 %j_load" [sgd.cpp:196]   --->   Operation 20 'select' 'select_ln196' <Predicate = (!icmp_ln196)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%add_ln196_1 = add i6 %i_load, i6 1" [sgd.cpp:196]   --->   Operation 21 'add' 'add_ln196_1' <Predicate = (!icmp_ln196)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln196_1 = select i1 %icmp_ln199, i6 %add_ln196_1, i6 %i_load" [sgd.cpp:196]   --->   Operation 22 'select' 'select_ln196_1' <Predicate = (!icmp_ln196)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i6 %select_ln196_1" [sgd.cpp:196]   --->   Operation 23 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln196, i5 0" [sgd.cpp:196]   --->   Operation 24 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2_cast_i_i = zext i6 %select_ln196" [sgd.cpp:196]   --->   Operation 25 'zext' 'j_2_cast_i_i' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.72ns)   --->   "%add_ln200 = add i10 %p_mid1, i10 %j_2_cast_i_i" [sgd.cpp:200]   --->   Operation 26 'add' 'add_ln200' <Predicate = (!icmp_ln196)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i10 %add_ln200"   --->   Operation 27 'zext' 'zext_ln1273' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gradient_V_addr = getelementptr i32 %gradient_V, i64 0, i64 %zext_ln1273"   --->   Operation 28 'getelementptr' 'gradient_V_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.20ns)   --->   "%gradient_V_load = load i10 %gradient_V_addr"   --->   Operation 29 'load' 'gradient_V_load' <Predicate = (!icmp_ln196)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%theta_local_V_addr = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln1273"   --->   Operation 30 'getelementptr' 'theta_local_V_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%lhs_V = load i10 %theta_local_V_addr"   --->   Operation 31 'load' 'lhs_V' <Predicate = (!icmp_ln196)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln199 = add i6 %select_ln196, i6 1" [sgd.cpp:199]   --->   Operation 32 'add' 'add_ln199' <Predicate = (!icmp_ln196)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln199 = store i11 %add_ln196, i11 %indvar_flatten19" [sgd.cpp:199]   --->   Operation 33 'store' 'store_ln199' <Predicate = (!icmp_ln196)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln199 = store i6 %select_ln196_1, i6 %i" [sgd.cpp:199]   --->   Operation 34 'store' 'store_ln199' <Predicate = (!icmp_ln196)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln199 = store i6 %add_ln199, i6 %j" [sgd.cpp:199]   --->   Operation 35 'store' 'store_ln199' <Predicate = (!icmp_ln196)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln196)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UPDATE_UPDATE_INNER_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sgd.cpp:199]   --->   Operation 39 'specloopname' 'specloopname_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.20ns)   --->   "%gradient_V_load = load i10 %gradient_V_addr"   --->   Operation 40 'load' 'gradient_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %gradient_V_load"   --->   Operation 41 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.17ns)   --->   "%r_V = mul i51 %sext_ln1273, i51 2251798421176320"   --->   Operation 42 'mul' 'r_V' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (1.20ns)   --->   "%lhs_V = load i10 %theta_local_V_addr"   --->   Operation 43 'load' 'lhs_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_V, i19 0"   --->   Operation 44 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%ret_V = add i51 %lhs_V_1, i51 %r_V"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50"   --->   Operation 46 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.20ns)   --->   "%store_ln818 = store i32 %trunc_ln818_1, i10 %theta_local_V_addr"   --->   Operation 47 'store' 'store_ln818' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.body4.i.i.i" [sgd.cpp:199]   --->   Operation 48 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradient_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ theta_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten19      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten19_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln196            (icmp             ) [ 010]
add_ln196             (add              ) [ 000]
br_ln196              (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
icmp_ln199            (icmp             ) [ 000]
select_ln196          (select           ) [ 000]
add_ln196_1           (add              ) [ 000]
select_ln196_1        (select           ) [ 000]
trunc_ln196           (trunc            ) [ 000]
p_mid1                (bitconcatenate   ) [ 000]
j_2_cast_i_i          (zext             ) [ 000]
add_ln200             (add              ) [ 000]
zext_ln1273           (zext             ) [ 000]
gradient_V_addr       (getelementptr    ) [ 011]
theta_local_V_addr    (getelementptr    ) [ 011]
add_ln199             (add              ) [ 000]
store_ln199           (store            ) [ 000]
store_ln199           (store            ) [ 000]
store_ln199           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln199    (specloopname     ) [ 000]
gradient_V_load       (load             ) [ 000]
sext_ln1273           (sext             ) [ 000]
r_V                   (mul              ) [ 000]
lhs_V                 (load             ) [ 000]
lhs_V_1               (bitconcatenate   ) [ 000]
ret_V                 (add              ) [ 000]
trunc_ln818_1         (partselect       ) [ 000]
store_ln818           (store            ) [ 000]
br_ln199              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradient_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="theta_local_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UPDATE_UPDATE_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i32.i19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten19_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="gradient_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_V_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradient_V_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="theta_local_V_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_local_V_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs_V/1 store_ln818/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten19_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln196_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln196_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln199_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln196_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln196_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln196_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln196_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln196/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_mid1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_2_cast_i_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast_i_i/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln200_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="0"/>
<pin id="179" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln1273_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln199_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln199_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln199_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln199_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln1273_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lhs_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="51" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="51" slack="0"/>
<pin id="229" dir="0" index="1" bw="51" slack="0"/>
<pin id="230" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln818_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="51" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten19_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="268" class="1005" name="gradient_V_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gradient_V_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="theta_local_V_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="1"/>
<pin id="275" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="theta_local_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="129" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="138" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="164" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="192"><net_src comp="138" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="120" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="152" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="73" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="86" pin="7"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="213" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="233" pin="4"/><net_sink comp="86" pin=1"/></net>

<net id="247"><net_src comp="54" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="254"><net_src comp="58" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="261"><net_src comp="62" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="271"><net_src comp="66" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="276"><net_src comp="79" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: theta_local_V | {2 }
 - Input state : 
	Port: compute_Pipeline_UPDATE_UPDATE_INNER : gradient_V | {1 2 }
	Port: compute_Pipeline_UPDATE_UPDATE_INNER : theta_local_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten19_load : 1
		icmp_ln196 : 2
		add_ln196 : 2
		br_ln196 : 3
		j_load : 1
		i_load : 1
		icmp_ln199 : 2
		select_ln196 : 3
		add_ln196_1 : 2
		select_ln196_1 : 3
		trunc_ln196 : 4
		p_mid1 : 5
		j_2_cast_i_i : 4
		add_ln200 : 6
		zext_ln1273 : 7
		gradient_V_addr : 8
		gradient_V_load : 9
		theta_local_V_addr : 8
		lhs_V : 9
		add_ln199 : 4
		store_ln199 : 3
		store_ln199 : 4
		store_ln199 : 5
	State 2
		sext_ln1273 : 1
		r_V : 2
		lhs_V_1 : 1
		ret_V : 3
		trunc_ln818_1 : 4
		store_ln818 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln196_fu_120   |    0    |    0    |    18   |
|          |   add_ln196_1_fu_146  |    0    |    0    |    13   |
|    add   |    add_ln200_fu_176   |    0    |    0    |    17   |
|          |    add_ln199_fu_188   |    0    |    0    |    13   |
|          |      ret_V_fu_227     |    0    |    0    |    58   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       r_V_fu_213      |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln196_fu_114   |    0    |    0    |    11   |
|          |   icmp_ln199_fu_132   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln196_fu_138  |    0    |    0    |    6    |
|          | select_ln196_1_fu_152 |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln196_fu_160  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     p_mid1_fu_164     |    0    |    0    |    0    |
|          |     lhs_V_1_fu_219    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |  j_2_cast_i_i_fu_172  |    0    |    0    |    0    |
|          |   zext_ln1273_fu_182  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1273_fu_209  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|  trunc_ln818_1_fu_233 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |   172   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  gradient_V_addr_reg_268 |   10   |
|         i_reg_251        |    6   |
| indvar_flatten19_reg_258 |   11   |
|         j_reg_244        |    6   |
|theta_local_V_addr_reg_273|   10   |
+--------------------------+--------+
|           Total          |   43   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   172  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   43   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   43   |   190  |
+-----------+--------+--------+--------+--------+
