// Seed: 1014832506
module module_0 ();
  reg id_1;
  always @(posedge 1 or 1 < (-1 && id_1)) begin : LABEL_0
    id_1 <= (-1'b0);
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri1 id_4;
  output wor id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = !id_2;
  assign id_3 = -1;
  assign id_4 = -1;
  assign id_5 = id_2;
  wire id_6;
  module_0 modCall_1 ();
  logic id_7;
  ;
endmodule
