{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618164045991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618164045996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 20:00:45 2021 " "Processing started: Sun Apr 11 20:00:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618164045996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164045996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FontDisplay -c FontDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off FontDisplay -c FontDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164045997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618164046284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618164046284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_ch13_03_font_test_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file list_ch13_03_font_test_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_top-arch " "Found design unit 1: font_test_top-arch" {  } { { "list_ch13_03_font_test_top.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_03_font_test_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054673 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_top " "Found entity 1: font_test_top" {  } { { "list_ch13_03_font_test_top.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_03_font_test_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_ch13_04_text_scr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file list_ch13_04_text_scr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_screen_gen-arch " "Found design unit 1: text_screen_gen-arch" {  } { { "list_ch13_04_text_scr_gen.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_04_text_scr_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054674 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_screen_gen " "Found entity 1: text_screen_gen" {  } { { "list_ch13_04_text_scr_gen.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_04_text_scr_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_ch13_05_text_scr_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file list_ch13_05_text_scr_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_screen_top-arch " "Found design unit 1: text_screen_top-arch" {  } { { "list_ch13_05_text_scr_top.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_05_text_scr_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054676 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_screen_top " "Found entity 1: text_screen_top" {  } { { "list_ch13_05_text_scr_top.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_05_text_scr_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_ch13_01_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file list_ch13_01_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "list_ch13_01_font_rom.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_01_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054678 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "list_ch13_01_font_rom.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_01_font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_ch13_02_font_test_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file list_ch13_02_font_test_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_test_gen-arch " "Found design unit 1: font_test_gen-arch" {  } { { "list_ch13_02_font_test_gen.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_02_font_test_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054680 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_test_gen " "Found entity 1: font_test_gen" {  } { { "list_ch13_02_font_test_gen.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_02_font_test_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618164054680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054680 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "vga_sync work list_ch13_03_font_test_top.vhd(19) " "VHDL Use Clause error at list_ch13_03_font_test_top.vhd(19): design library \"work\" does not contain primary unit \"vga_sync\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "list_ch13_03_font_test_top.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/FontDisplay/list_ch13_03_font_test_top.vhd" 19 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1618164054680 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618164054900 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 11 20:00:54 2021 " "Processing ended: Sun Apr 11 20:00:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618164054900 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618164054900 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618164054900 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618164054900 ""}
