/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [20:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [20:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [20:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_81z;
  wire [29:0] celloutsig_0_82z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = in_data[23] ? celloutsig_0_1z : in_data[7];
  assign celloutsig_1_0z = in_data[153] ? in_data[188] : in_data[191];
  assign celloutsig_0_1z = in_data[18] ? celloutsig_0_0z : in_data[24];
  assign celloutsig_1_18z = celloutsig_1_3z[18] ? celloutsig_1_10z[0] : celloutsig_1_11z;
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_7z : celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_25z ? in_data[95] : celloutsig_0_19z;
  assign celloutsig_0_33z = celloutsig_0_11z[7] ? celloutsig_0_14z[2] : celloutsig_0_29z[7];
  assign celloutsig_0_50z = ~(celloutsig_0_39z & celloutsig_0_6z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_39z = ~(celloutsig_0_10z | celloutsig_0_28z);
  assign celloutsig_0_43z = ~(celloutsig_0_4z | celloutsig_0_29z[7]);
  assign celloutsig_1_11z = ~(celloutsig_1_6z[2] | celloutsig_1_8z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z[1] | celloutsig_0_17z[9]);
  assign celloutsig_0_38z = { celloutsig_0_17z[18:7], celloutsig_0_0z, celloutsig_0_29z } & { celloutsig_0_29z[4:2], celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_37z, celloutsig_0_22z };
  assign celloutsig_0_70z = { celloutsig_0_9z[2:1], celloutsig_0_12z, celloutsig_0_40z } & { celloutsig_0_44z[8:3], celloutsig_0_33z, celloutsig_0_43z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_7z } & { celloutsig_0_6z[4], celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z[15:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z } & { in_data[136:132], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_6z[2:0] & { celloutsig_0_6z[3:2], celloutsig_0_4z };
  assign celloutsig_0_37z = celloutsig_0_34z[4:1] / { 1'h1, celloutsig_0_29z[2:0] };
  assign celloutsig_0_40z = { celloutsig_0_11z[11], celloutsig_0_2z, celloutsig_0_18z } / { 1'h1, celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_44z = { celloutsig_0_29z[1], celloutsig_0_25z, celloutsig_0_9z } / { 1'h1, celloutsig_0_11z[10:0] };
  assign celloutsig_0_82z = { celloutsig_0_6z[3:0], celloutsig_0_25z, celloutsig_0_50z, celloutsig_0_40z, celloutsig_0_38z } / { 1'h1, celloutsig_0_70z[5:3], celloutsig_0_26z, celloutsig_0_46z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[111:109] / { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_22z = { celloutsig_0_20z[2:1], celloutsig_0_12z } / { 1'h1, celloutsig_0_20z[6:4], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[60:54], celloutsig_0_0z } <= { in_data[5:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[168:159], celloutsig_1_2z } | { in_data[147], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_2z[7:5] | in_data[136:134];
  assign celloutsig_1_10z = { celloutsig_1_9z[6:4], celloutsig_1_8z } | { celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_4z[17:9] | in_data[180:172];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z } | celloutsig_0_5z[19:7];
  assign celloutsig_0_15z = celloutsig_0_9z[8:4] | celloutsig_0_9z[4:0];
  assign celloutsig_0_17z = { celloutsig_0_5z[17:0], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_4z } | { in_data[41:27], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z } | { celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[94] };
  assign celloutsig_0_16z = & { celloutsig_0_14z[2], celloutsig_0_6z };
  assign celloutsig_0_25z = & { celloutsig_0_21z, celloutsig_0_17z[10:1] };
  assign celloutsig_0_26z = & { celloutsig_0_20z, celloutsig_0_14z[2], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_28z = & celloutsig_0_20z[6:1];
  assign celloutsig_0_30z = & { celloutsig_0_24z[5:4], celloutsig_0_18z };
  assign celloutsig_0_0z = | in_data[78:72];
  assign celloutsig_0_36z = | { celloutsig_0_17z[20:2], in_data[33:31] };
  assign celloutsig_0_18z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_11z[6:0], celloutsig_0_10z, celloutsig_0_3z, in_data[78:72] };
  assign celloutsig_0_19z = | celloutsig_0_17z[18:9];
  assign celloutsig_0_23z = | in_data[33:31];
  assign celloutsig_0_31z = | { celloutsig_0_30z, celloutsig_0_29z[6:1], celloutsig_0_12z };
  assign celloutsig_0_5z = { in_data[57:45], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } >> { in_data[65:49], celloutsig_0_3z };
  assign celloutsig_0_81z = celloutsig_0_46z[5:1] >> { celloutsig_0_34z[4:1], celloutsig_0_34z[1] };
  assign celloutsig_0_9z = { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z } >> { in_data[56:53], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_11z[12:10] >> celloutsig_0_8z[4:2];
  assign celloutsig_0_20z = celloutsig_0_17z[19:12] >> { in_data[34:31], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } - { in_data[37:35], celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_11z } - { celloutsig_0_38z[11:3], celloutsig_0_25z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_34z[4:1], celloutsig_0_34z[1] };
  assign celloutsig_1_3z = { in_data[111:96], celloutsig_1_1z } - in_data[133:115];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = in_data[75:71];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_17z[8:3], celloutsig_0_19z };
  assign { celloutsig_0_34z[2], celloutsig_0_34z[4:3], celloutsig_0_34z[1] } = { celloutsig_0_27z, celloutsig_0_22z[2:1], celloutsig_0_16z } & { celloutsig_0_14z[0], celloutsig_0_14z[2:1], celloutsig_0_18z };
  assign celloutsig_0_34z[0] = celloutsig_0_34z[1];
  assign { out_data[128], out_data[104:96], out_data[36:32], out_data[29:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
