INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/final_project/final_project.srcs/sources_1/imports/Downloads/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/final_project/final_project.srcs/sim_1/imports/Downloads/timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
