Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 20:59:44 2024
| Host         : 0b61f16633a5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab32_timing_summary_routed.rpt -pb lab32_timing_summary_routed.pb -rpx lab32_timing_summary_routed.rpx -warn_on_violation
| Design       : lab32
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: addr[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: addr[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 4.089ns (62.626%)  route 2.440ns (37.374%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  dout_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dout_reg[1]/Q
                         net (fo=1, routed)           2.440     2.999    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.529 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.529    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 4.266ns (69.392%)  route 1.882ns (30.608%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  dout_reg[0]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  dout_reg[0]/Q
                         net (fo=1, routed)           1.882     2.643    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.147 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.147    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 4.276ns (69.774%)  route 1.852ns (30.226%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  dout_reg[3]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  dout_reg[3]/Q
                         net (fo=1, routed)           1.852     2.619    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.128 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.128    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.060ns (68.447%)  route 1.872ns (31.553%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  dout_reg[2]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dout_reg[2]/Q
                         net (fo=1, routed)           1.872     2.431    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.932 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.932    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.676ns  (logic 1.464ns (54.701%)  route 1.212ns (45.299%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF_inst/O
                         net (fo=4, routed)           1.212     2.676    din_IBUF
    SLICE_X0Y13          LDCE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.670ns  (logic 1.464ns (54.821%)  route 1.206ns (45.179%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF_inst/O
                         net (fo=4, routed)           1.206     2.670    din_IBUF
    SLICE_X1Y13          LDCE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 1.464ns (57.943%)  route 1.062ns (42.057%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF_inst/O
                         net (fo=4, routed)           1.062     2.526    din_IBUF
    SLICE_X0Y12          LDCE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.376ns  (logic 1.464ns (61.620%)  route 0.912ns (38.380%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF_inst/O
                         net (fo=4, routed)           0.912     2.376    din_IBUF
    SLICE_X0Y11          LDCE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.232ns (38.793%)  route 0.366ns (61.207%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF_inst/O
                         net (fo=4, routed)           0.366     0.598    din_IBUF
    SLICE_X0Y11          LDCE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.232ns (35.001%)  route 0.430ns (64.999%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF_inst/O
                         net (fo=4, routed)           0.430     0.662    din_IBUF
    SLICE_X0Y12          LDCE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.232ns (32.188%)  route 0.488ns (67.812%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.720    din_IBUF
    SLICE_X1Y13          LDCE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.232ns (31.928%)  route 0.494ns (68.072%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  din_IBUF_inst/O
                         net (fo=4, routed)           0.494     0.726    din_IBUF
    SLICE_X0Y13          LDCE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.360ns (75.997%)  route 0.430ns (24.003%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  dout_reg[2]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dout_reg[2]/Q
                         net (fo=1, routed)           0.430     0.588    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.790 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.790    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.435ns (77.681%)  route 0.412ns (22.319%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  dout_reg[3]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  dout_reg[3]/Q
                         net (fo=1, routed)           0.412     0.637    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.847 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.847    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.426ns (76.766%)  route 0.432ns (23.234%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  dout_reg[0]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  dout_reg[0]/Q
                         net (fo=1, routed)           0.432     0.652    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.857 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.857    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.389ns (68.380%)  route 0.642ns (31.620%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  dout_reg[1]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dout_reg[1]/Q
                         net (fo=1, routed)           0.642     0.800    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.031 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.031    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------





